<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308')">rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.74</td>
<td class="s10 cl rt"><a href="mod101.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod101.html#Toggle" > 30.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/rtl_regression_02_03_2023/gemini_ddr3_lpddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod101.html#inst_tag_11534"  onclick="showContent('inst_tag_11534')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></td>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11534_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11534_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11534_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod101.html#inst_tag_11535"  onclick="showContent('inst_tag_11535')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></td>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11535_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11535_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11535_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod101.html#inst_tag_11536"  onclick="showContent('inst_tag_11536')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></td>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11536_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11536_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11536_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod101.html#inst_tag_11537"  onclick="showContent('inst_tag_11537')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></td>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11537_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11537_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11537_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod101.html#inst_tag_11538"  onclick="showContent('inst_tag_11538')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></td>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11538_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11538_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11538_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod101.html#inst_tag_11539"  onclick="showContent('inst_tag_11539')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></td>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11539_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11539_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11539_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod101.html#inst_tag_11540"  onclick="showContent('inst_tag_11540')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></td>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11540_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11540_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11540_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod101.html#inst_tag_11541"  onclick="showContent('inst_tag_11541')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></td>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11541_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11541_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11541_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_11534'>
<hr>
<a name="inst_tag_11534"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_11534" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11534_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11534_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11534_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.90</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.63</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.10</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod706.html#inst_tag_39026" >fpga_axi_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1833.html#inst_tag_175560" id="tag_urg_inst_175560">Ofp</a></td>
<td class="s5 cl rt"> 56.24</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93064" id="tag_urg_inst_93064">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod595.html#inst_tag_33673" id="tag_urg_inst_33673">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33511" id="tag_urg_inst_33511">urs41</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33510" id="tag_urg_inst_33510">urs42</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_0.html#inst_tag_256342" id="tag_urg_inst_256342">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77364" id="tag_urg_inst_77364">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11535'>
<hr>
<a name="inst_tag_11535"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_11535" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11535_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11535_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11535_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.90</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.63</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.55</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod676.html#inst_tag_38851" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1833.html#inst_tag_175561" id="tag_urg_inst_175561">Ofp</a></td>
<td class="s5 cl rt"> 56.24</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93085" id="tag_urg_inst_93085">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod595.html#inst_tag_33687" id="tag_urg_inst_33687">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33556" id="tag_urg_inst_33556">urs41</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33555" id="tag_urg_inst_33555">urs42</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_3.html#inst_tag_256600" id="tag_urg_inst_256600">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77392" id="tag_urg_inst_77392">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11536'>
<hr>
<a name="inst_tag_11536"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_11536" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11536_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11536_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11536_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.90</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.63</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1826.html#inst_tag_175521" >FPGA1_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1833.html#inst_tag_175562" id="tag_urg_inst_175562">Ofp</a></td>
<td class="s5 cl rt"> 56.24</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93094" id="tag_urg_inst_93094">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod595.html#inst_tag_33688" id="tag_urg_inst_33688">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33574" id="tag_urg_inst_33574">urs41</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33573" id="tag_urg_inst_33573">urs42</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_3.html#inst_tag_256610" id="tag_urg_inst_256610">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77409" id="tag_urg_inst_77409">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11537'>
<hr>
<a name="inst_tag_11537"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_11537" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11537_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11537_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11537_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.90</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.63</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1980.html#inst_tag_192585" >FPGA0_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1833.html#inst_tag_175563" id="tag_urg_inst_175563">Ofp</a></td>
<td class="s5 cl rt"> 56.24</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93108" id="tag_urg_inst_93108">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod595.html#inst_tag_33696" id="tag_urg_inst_33696">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33604" id="tag_urg_inst_33604">urs41</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33603" id="tag_urg_inst_33603">urs42</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_3.html#inst_tag_256631" id="tag_urg_inst_256631">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77429" id="tag_urg_inst_77429">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11538'>
<hr>
<a name="inst_tag_11538"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_11538" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11538_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11538_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11538_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.37</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.51</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod652.html#inst_tag_37679" >Switch33_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1833.html#inst_tag_175564" id="tag_urg_inst_175564">Ofp</a></td>
<td class="s5 cl rt"> 58.02</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93116" id="tag_urg_inst_93116">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod595.html#inst_tag_33699" id="tag_urg_inst_33699">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33622" id="tag_urg_inst_33622">urs41</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33621" id="tag_urg_inst_33621">urs42</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_4.html#inst_tag_256653" id="tag_urg_inst_256653">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77442" id="tag_urg_inst_77442">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11539'>
<hr>
<a name="inst_tag_11539"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_11539" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11539_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11539_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11539_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.37</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.51</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod652.html#inst_tag_37679" >Switch33_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1833.html#inst_tag_175565" id="tag_urg_inst_175565">Ofp</a></td>
<td class="s5 cl rt"> 58.02</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93117" id="tag_urg_inst_93117">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod595.html#inst_tag_33700" id="tag_urg_inst_33700">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33624" id="tag_urg_inst_33624">urs41</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33623" id="tag_urg_inst_33623">urs42</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_4.html#inst_tag_256654" id="tag_urg_inst_256654">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77443" id="tag_urg_inst_77443">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11540'>
<hr>
<a name="inst_tag_11540"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_11540" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11540_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11540_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11540_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.37</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.51</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 23.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2560.html#inst_tag_256801" >Switch29_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1833.html#inst_tag_175566" id="tag_urg_inst_175566">Ofp</a></td>
<td class="s5 cl rt"> 58.02</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93118" id="tag_urg_inst_93118">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod595.html#inst_tag_33701" id="tag_urg_inst_33701">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33627" id="tag_urg_inst_33627">urs41</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33626" id="tag_urg_inst_33626">urs42</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_4.html#inst_tag_256662" id="tag_urg_inst_256662">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77444" id="tag_urg_inst_77444">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11541'>
<hr>
<a name="inst_tag_11541"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy47.html#tag_urg_inst_11541" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11541_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod101.html#inst_tag_11541_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod101.html#inst_tag_11541_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.37</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.51</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 23.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2560.html#inst_tag_256801" >Switch29_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1833.html#inst_tag_175567" id="tag_urg_inst_175567">Ofp</a></td>
<td class="s5 cl rt"> 58.02</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1343.html#inst_tag_93119" id="tag_urg_inst_93119">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod595.html#inst_tag_33702" id="tag_urg_inst_33702">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33629" id="tag_urg_inst_33629">urs41</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_33628" id="tag_urg_inst_33628">urs42</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2550_4.html#inst_tag_256663" id="tag_urg_inst_256663">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_77445" id="tag_urg_inst_77445">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod101.html" >rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod101.html" >rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">29</td>
<td class="rt">30.21 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">15</td>
<td class="rt">31.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">29</td>
<td class="rt">30.21 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">15</td>
<td class="rt">31.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod101.html" >rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11534'>
<a name="inst_tag_11534_Line"></a>
<b>Line Coverage for Instance : <a href="mod101.html#inst_tag_11534" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11534_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod101.html#inst_tag_11534" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11534_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod101.html#inst_tag_11534" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11535'>
<a name="inst_tag_11535_Line"></a>
<b>Line Coverage for Instance : <a href="mod101.html#inst_tag_11535" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11535_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod101.html#inst_tag_11535" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11535_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod101.html#inst_tag_11535" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11536'>
<a name="inst_tag_11536_Line"></a>
<b>Line Coverage for Instance : <a href="mod101.html#inst_tag_11536" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11536_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod101.html#inst_tag_11536" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11536_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod101.html#inst_tag_11536" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11537'>
<a name="inst_tag_11537_Line"></a>
<b>Line Coverage for Instance : <a href="mod101.html#inst_tag_11537" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11537_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod101.html#inst_tag_11537" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11537_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod101.html#inst_tag_11537" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11538'>
<a name="inst_tag_11538_Line"></a>
<b>Line Coverage for Instance : <a href="mod101.html#inst_tag_11538" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11538_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod101.html#inst_tag_11538" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11538_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod101.html#inst_tag_11538" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11539'>
<a name="inst_tag_11539_Line"></a>
<b>Line Coverage for Instance : <a href="mod101.html#inst_tag_11539" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11539_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod101.html#inst_tag_11539" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11539_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod101.html#inst_tag_11539" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11540'>
<a name="inst_tag_11540_Line"></a>
<b>Line Coverage for Instance : <a href="mod101.html#inst_tag_11540" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11540_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod101.html#inst_tag_11540" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11540_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod101.html#inst_tag_11540" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11541'>
<a name="inst_tag_11541_Line"></a>
<b>Line Coverage for Instance : <a href="mod101.html#inst_tag_11541" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11541_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod101.html#inst_tag_11541" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11541_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod101.html#inst_tag_11541" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_11534">
    <li>
      <a href="#inst_tag_11534_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11534_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11534_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11535">
    <li>
      <a href="#inst_tag_11535_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11535_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11535_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11536">
    <li>
      <a href="#inst_tag_11536_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11536_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11536_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11537">
    <li>
      <a href="#inst_tag_11537_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11537_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11537_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11538">
    <li>
      <a href="#inst_tag_11538_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11538_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11538_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11539">
    <li>
      <a href="#inst_tag_11539_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11539_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11539_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11540">
    <li>
      <a href="#inst_tag_11540_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11540_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11540_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11541">
    <li>
      <a href="#inst_tag_11541_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11541_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11541_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
