#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd032c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcc5320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xccc8a0 .functor NOT 1, L_0xd36790, C4<0>, C4<0>, C4<0>;
L_0xd36570 .functor XOR 2, L_0xd36410, L_0xd364d0, C4<00>, C4<00>;
L_0xd36680 .functor XOR 2, L_0xd36570, L_0xd365e0, C4<00>, C4<00>;
v0xd2e820_0 .net *"_ivl_10", 1 0, L_0xd365e0;  1 drivers
v0xd2e920_0 .net *"_ivl_12", 1 0, L_0xd36680;  1 drivers
v0xd2ea00_0 .net *"_ivl_2", 1 0, L_0xd31b40;  1 drivers
v0xd2eac0_0 .net *"_ivl_4", 1 0, L_0xd36410;  1 drivers
v0xd2eba0_0 .net *"_ivl_6", 1 0, L_0xd364d0;  1 drivers
v0xd2ecd0_0 .net *"_ivl_8", 1 0, L_0xd36570;  1 drivers
v0xd2edb0_0 .net "a", 0 0, v0xd298c0_0;  1 drivers
v0xd2ee50_0 .net "b", 0 0, v0xd29960_0;  1 drivers
v0xd2eef0_0 .net "c", 0 0, v0xd29a00_0;  1 drivers
v0xd2ef90_0 .var "clk", 0 0;
v0xd2f030_0 .net "d", 0 0, v0xd29b40_0;  1 drivers
v0xd2f0d0_0 .net "out_pos_dut", 0 0, L_0xd360a0;  1 drivers
v0xd2f170_0 .net "out_pos_ref", 0 0, L_0xd306a0;  1 drivers
v0xd2f210_0 .net "out_sop_dut", 0 0, L_0xd33a40;  1 drivers
v0xd2f2b0_0 .net "out_sop_ref", 0 0, L_0xd047d0;  1 drivers
v0xd2f350_0 .var/2u "stats1", 223 0;
v0xd2f3f0_0 .var/2u "strobe", 0 0;
v0xd2f490_0 .net "tb_match", 0 0, L_0xd36790;  1 drivers
v0xd2f560_0 .net "tb_mismatch", 0 0, L_0xccc8a0;  1 drivers
v0xd2f600_0 .net "wavedrom_enable", 0 0, v0xd29e10_0;  1 drivers
v0xd2f6d0_0 .net "wavedrom_title", 511 0, v0xd29eb0_0;  1 drivers
L_0xd31b40 .concat [ 1 1 0 0], L_0xd306a0, L_0xd047d0;
L_0xd36410 .concat [ 1 1 0 0], L_0xd306a0, L_0xd047d0;
L_0xd364d0 .concat [ 1 1 0 0], L_0xd360a0, L_0xd33a40;
L_0xd365e0 .concat [ 1 1 0 0], L_0xd306a0, L_0xd047d0;
L_0xd36790 .cmp/eeq 2, L_0xd31b40, L_0xd36680;
S_0xcc95d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xcc5320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xcccc80 .functor AND 1, v0xd29a00_0, v0xd29b40_0, C4<1>, C4<1>;
L_0xccd060 .functor NOT 1, v0xd298c0_0, C4<0>, C4<0>, C4<0>;
L_0xccd440 .functor NOT 1, v0xd29960_0, C4<0>, C4<0>, C4<0>;
L_0xccd6c0 .functor AND 1, L_0xccd060, L_0xccd440, C4<1>, C4<1>;
L_0xce61b0 .functor AND 1, L_0xccd6c0, v0xd29a00_0, C4<1>, C4<1>;
L_0xd047d0 .functor OR 1, L_0xcccc80, L_0xce61b0, C4<0>, C4<0>;
L_0xd2fb20 .functor NOT 1, v0xd29960_0, C4<0>, C4<0>, C4<0>;
L_0xd2fb90 .functor OR 1, L_0xd2fb20, v0xd29b40_0, C4<0>, C4<0>;
L_0xd2fca0 .functor AND 1, v0xd29a00_0, L_0xd2fb90, C4<1>, C4<1>;
L_0xd2fd60 .functor NOT 1, v0xd298c0_0, C4<0>, C4<0>, C4<0>;
L_0xd2fe30 .functor OR 1, L_0xd2fd60, v0xd29960_0, C4<0>, C4<0>;
L_0xd2fea0 .functor AND 1, L_0xd2fca0, L_0xd2fe30, C4<1>, C4<1>;
L_0xd30020 .functor NOT 1, v0xd29960_0, C4<0>, C4<0>, C4<0>;
L_0xd30090 .functor OR 1, L_0xd30020, v0xd29b40_0, C4<0>, C4<0>;
L_0xd2ffb0 .functor AND 1, v0xd29a00_0, L_0xd30090, C4<1>, C4<1>;
L_0xd30220 .functor NOT 1, v0xd298c0_0, C4<0>, C4<0>, C4<0>;
L_0xd30320 .functor OR 1, L_0xd30220, v0xd29b40_0, C4<0>, C4<0>;
L_0xd303e0 .functor AND 1, L_0xd2ffb0, L_0xd30320, C4<1>, C4<1>;
L_0xd30590 .functor XNOR 1, L_0xd2fea0, L_0xd303e0, C4<0>, C4<0>;
v0xccc1d0_0 .net *"_ivl_0", 0 0, L_0xcccc80;  1 drivers
v0xccc5d0_0 .net *"_ivl_12", 0 0, L_0xd2fb20;  1 drivers
v0xccc9b0_0 .net *"_ivl_14", 0 0, L_0xd2fb90;  1 drivers
v0xcccd90_0 .net *"_ivl_16", 0 0, L_0xd2fca0;  1 drivers
v0xccd170_0 .net *"_ivl_18", 0 0, L_0xd2fd60;  1 drivers
v0xccd550_0 .net *"_ivl_2", 0 0, L_0xccd060;  1 drivers
v0xccd7d0_0 .net *"_ivl_20", 0 0, L_0xd2fe30;  1 drivers
v0xd27e30_0 .net *"_ivl_24", 0 0, L_0xd30020;  1 drivers
v0xd27f10_0 .net *"_ivl_26", 0 0, L_0xd30090;  1 drivers
v0xd27ff0_0 .net *"_ivl_28", 0 0, L_0xd2ffb0;  1 drivers
v0xd280d0_0 .net *"_ivl_30", 0 0, L_0xd30220;  1 drivers
v0xd281b0_0 .net *"_ivl_32", 0 0, L_0xd30320;  1 drivers
v0xd28290_0 .net *"_ivl_36", 0 0, L_0xd30590;  1 drivers
L_0x7f3940641018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd28350_0 .net *"_ivl_38", 0 0, L_0x7f3940641018;  1 drivers
v0xd28430_0 .net *"_ivl_4", 0 0, L_0xccd440;  1 drivers
v0xd28510_0 .net *"_ivl_6", 0 0, L_0xccd6c0;  1 drivers
v0xd285f0_0 .net *"_ivl_8", 0 0, L_0xce61b0;  1 drivers
v0xd286d0_0 .net "a", 0 0, v0xd298c0_0;  alias, 1 drivers
v0xd28790_0 .net "b", 0 0, v0xd29960_0;  alias, 1 drivers
v0xd28850_0 .net "c", 0 0, v0xd29a00_0;  alias, 1 drivers
v0xd28910_0 .net "d", 0 0, v0xd29b40_0;  alias, 1 drivers
v0xd289d0_0 .net "out_pos", 0 0, L_0xd306a0;  alias, 1 drivers
v0xd28a90_0 .net "out_sop", 0 0, L_0xd047d0;  alias, 1 drivers
v0xd28b50_0 .net "pos0", 0 0, L_0xd2fea0;  1 drivers
v0xd28c10_0 .net "pos1", 0 0, L_0xd303e0;  1 drivers
L_0xd306a0 .functor MUXZ 1, L_0x7f3940641018, L_0xd2fea0, L_0xd30590, C4<>;
S_0xd28d90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xcc5320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd298c0_0 .var "a", 0 0;
v0xd29960_0 .var "b", 0 0;
v0xd29a00_0 .var "c", 0 0;
v0xd29aa0_0 .net "clk", 0 0, v0xd2ef90_0;  1 drivers
v0xd29b40_0 .var "d", 0 0;
v0xd29c30_0 .var/2u "fail", 0 0;
v0xd29cd0_0 .var/2u "fail1", 0 0;
v0xd29d70_0 .net "tb_match", 0 0, L_0xd36790;  alias, 1 drivers
v0xd29e10_0 .var "wavedrom_enable", 0 0;
v0xd29eb0_0 .var "wavedrom_title", 511 0;
E_0xcd9bb0/0 .event negedge, v0xd29aa0_0;
E_0xcd9bb0/1 .event posedge, v0xd29aa0_0;
E_0xcd9bb0 .event/or E_0xcd9bb0/0, E_0xcd9bb0/1;
S_0xd290c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd28d90;
 .timescale -12 -12;
v0xd29300_0 .var/2s "i", 31 0;
E_0xcd9a50 .event posedge, v0xd29aa0_0;
S_0xd29400 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd28d90;
 .timescale -12 -12;
v0xd29600_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd296e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd28d90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd2a090 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xcc5320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd30850 .functor NOT 1, v0xd29960_0, C4<0>, C4<0>, C4<0>;
L_0xd309f0 .functor AND 1, v0xd298c0_0, L_0xd30850, C4<1>, C4<1>;
L_0xd30ad0 .functor NOT 1, v0xd29a00_0, C4<0>, C4<0>, C4<0>;
L_0xd30c50 .functor AND 1, L_0xd309f0, L_0xd30ad0, C4<1>, C4<1>;
L_0xd30d90 .functor NOT 1, v0xd29b40_0, C4<0>, C4<0>, C4<0>;
L_0xd30f10 .functor AND 1, L_0xd30c50, L_0xd30d90, C4<1>, C4<1>;
L_0xd31060 .functor NOT 1, v0xd298c0_0, C4<0>, C4<0>, C4<0>;
L_0xd311e0 .functor AND 1, L_0xd31060, v0xd29960_0, C4<1>, C4<1>;
L_0xd312f0 .functor NOT 1, v0xd29a00_0, C4<0>, C4<0>, C4<0>;
L_0xd31360 .functor AND 1, L_0xd311e0, L_0xd312f0, C4<1>, C4<1>;
L_0xd314d0 .functor NOT 1, v0xd29b40_0, C4<0>, C4<0>, C4<0>;
L_0xd31540 .functor AND 1, L_0xd31360, L_0xd314d0, C4<1>, C4<1>;
L_0xd31670 .functor OR 1, L_0xd30f10, L_0xd31540, C4<0>, C4<0>;
L_0xd31780 .functor NOT 1, v0xd298c0_0, C4<0>, C4<0>, C4<0>;
L_0xd31600 .functor NOT 1, v0xd29960_0, C4<0>, C4<0>, C4<0>;
L_0xd31870 .functor AND 1, L_0xd31780, L_0xd31600, C4<1>, C4<1>;
L_0xd31a10 .functor AND 1, L_0xd31870, v0xd29a00_0, C4<1>, C4<1>;
L_0xd31ad0 .functor NOT 1, v0xd29b40_0, C4<0>, C4<0>, C4<0>;
L_0xd31be0 .functor AND 1, L_0xd31a10, L_0xd31ad0, C4<1>, C4<1>;
L_0xd31cf0 .functor OR 1, L_0xd31670, L_0xd31be0, C4<0>, C4<0>;
L_0xd31eb0 .functor NOT 1, v0xd298c0_0, C4<0>, C4<0>, C4<0>;
L_0xd31f20 .functor NOT 1, v0xd29960_0, C4<0>, C4<0>, C4<0>;
L_0xd32050 .functor AND 1, L_0xd31eb0, L_0xd31f20, C4<1>, C4<1>;
L_0xd32160 .functor NOT 1, v0xd29a00_0, C4<0>, C4<0>, C4<0>;
L_0xd322a0 .functor AND 1, L_0xd32050, L_0xd32160, C4<1>, C4<1>;
L_0xd323b0 .functor AND 1, L_0xd322a0, v0xd29b40_0, C4<1>, C4<1>;
L_0xd32550 .functor OR 1, L_0xd31cf0, L_0xd323b0, C4<0>, C4<0>;
L_0xd32660 .functor NOT 1, v0xd298c0_0, C4<0>, C4<0>, C4<0>;
L_0xd327c0 .functor NOT 1, v0xd29960_0, C4<0>, C4<0>, C4<0>;
L_0xd32830 .functor AND 1, L_0xd32660, L_0xd327c0, C4<1>, C4<1>;
L_0xd32a40 .functor NOT 1, v0xd29a00_0, C4<0>, C4<0>, C4<0>;
L_0xd32ab0 .functor AND 1, L_0xd32830, L_0xd32a40, C4<1>, C4<1>;
L_0xd32cd0 .functor NOT 1, v0xd29b40_0, C4<0>, C4<0>, C4<0>;
L_0xd32d40 .functor AND 1, L_0xd32ab0, L_0xd32cd0, C4<1>, C4<1>;
L_0xd32f70 .functor OR 1, L_0xd32550, L_0xd32d40, C4<0>, C4<0>;
L_0xd33080 .functor AND 1, v0xd298c0_0, v0xd29960_0, C4<1>, C4<1>;
L_0xd33220 .functor AND 1, L_0xd33080, v0xd29a00_0, C4<1>, C4<1>;
L_0xd332e0 .functor NOT 1, v0xd29b40_0, C4<0>, C4<0>, C4<0>;
L_0xd330f0 .functor AND 1, L_0xd33220, L_0xd332e0, C4<1>, C4<1>;
L_0xd33490 .functor OR 1, L_0xd32f70, L_0xd330f0, C4<0>, C4<0>;
L_0xd336f0 .functor AND 1, v0xd298c0_0, v0xd29960_0, C4<1>, C4<1>;
L_0xd33760 .functor AND 1, L_0xd336f0, v0xd29a00_0, C4<1>, C4<1>;
L_0xd33980 .functor AND 1, L_0xd33760, v0xd29b40_0, C4<1>, C4<1>;
L_0xd33a40 .functor OR 1, L_0xd33490, L_0xd33980, C4<0>, C4<0>;
L_0xd33d10 .functor NOT 1, v0xd298c0_0, C4<0>, C4<0>, C4<0>;
L_0xd33d80 .functor NOT 1, v0xd29960_0, C4<0>, C4<0>, C4<0>;
L_0xd33f70 .functor OR 1, L_0xd33d10, L_0xd33d80, C4<0>, C4<0>;
L_0xd34080 .functor NOT 1, v0xd29a00_0, C4<0>, C4<0>, C4<0>;
L_0xd34280 .functor OR 1, L_0xd33f70, L_0xd34080, C4<0>, C4<0>;
L_0xd34390 .functor NOT 1, v0xd29b40_0, C4<0>, C4<0>, C4<0>;
L_0xd345a0 .functor OR 1, L_0xd34280, L_0xd34390, C4<0>, C4<0>;
L_0xd346b0 .functor NOT 1, v0xd298c0_0, C4<0>, C4<0>, C4<0>;
L_0xd348d0 .functor OR 1, L_0xd346b0, v0xd29960_0, C4<0>, C4<0>;
L_0xd34990 .functor NOT 1, v0xd29a00_0, C4<0>, C4<0>, C4<0>;
L_0xd34dd0 .functor OR 1, L_0xd348d0, L_0xd34990, C4<0>, C4<0>;
L_0xd34ee0 .functor NOT 1, v0xd29b40_0, C4<0>, C4<0>, C4<0>;
L_0xd35330 .functor OR 1, L_0xd34dd0, L_0xd34ee0, C4<0>, C4<0>;
L_0xd35440 .functor NOT 1, v0xd29960_0, C4<0>, C4<0>, C4<0>;
L_0xd35690 .functor OR 1, v0xd298c0_0, L_0xd35440, C4<0>, C4<0>;
L_0xd35960 .functor NOT 1, v0xd29a00_0, C4<0>, C4<0>, C4<0>;
L_0xd35bc0 .functor OR 1, L_0xd35690, L_0xd35960, C4<0>, C4<0>;
L_0xd35cd0 .functor OR 1, L_0xd35bc0, v0xd29b40_0, C4<0>, C4<0>;
L_0xd35f90 .functor OR 1, L_0xd345a0, L_0xd35330, C4<0>, C4<0>;
L_0xd360a0 .functor OR 1, L_0xd35f90, L_0xd35cd0, C4<0>, C4<0>;
v0xd2a250_0 .net *"_ivl_0", 0 0, L_0xd30850;  1 drivers
v0xd2a330_0 .net *"_ivl_10", 0 0, L_0xd30f10;  1 drivers
v0xd2a410_0 .net *"_ivl_102", 0 0, L_0xd346b0;  1 drivers
v0xd2a500_0 .net *"_ivl_104", 0 0, L_0xd348d0;  1 drivers
v0xd2a5e0_0 .net *"_ivl_106", 0 0, L_0xd34990;  1 drivers
v0xd2a710_0 .net *"_ivl_108", 0 0, L_0xd34dd0;  1 drivers
v0xd2a7f0_0 .net *"_ivl_110", 0 0, L_0xd34ee0;  1 drivers
v0xd2a8d0_0 .net *"_ivl_114", 0 0, L_0xd35440;  1 drivers
v0xd2a9b0_0 .net *"_ivl_116", 0 0, L_0xd35690;  1 drivers
v0xd2ab20_0 .net *"_ivl_118", 0 0, L_0xd35960;  1 drivers
v0xd2ac00_0 .net *"_ivl_12", 0 0, L_0xd31060;  1 drivers
v0xd2ace0_0 .net *"_ivl_120", 0 0, L_0xd35bc0;  1 drivers
v0xd2adc0_0 .net *"_ivl_124", 0 0, L_0xd35f90;  1 drivers
v0xd2aea0_0 .net *"_ivl_14", 0 0, L_0xd311e0;  1 drivers
v0xd2af80_0 .net *"_ivl_16", 0 0, L_0xd312f0;  1 drivers
v0xd2b060_0 .net *"_ivl_18", 0 0, L_0xd31360;  1 drivers
v0xd2b140_0 .net *"_ivl_2", 0 0, L_0xd309f0;  1 drivers
v0xd2b330_0 .net *"_ivl_20", 0 0, L_0xd314d0;  1 drivers
v0xd2b410_0 .net *"_ivl_22", 0 0, L_0xd31540;  1 drivers
v0xd2b4f0_0 .net *"_ivl_24", 0 0, L_0xd31670;  1 drivers
v0xd2b5d0_0 .net *"_ivl_26", 0 0, L_0xd31780;  1 drivers
v0xd2b6b0_0 .net *"_ivl_28", 0 0, L_0xd31600;  1 drivers
v0xd2b790_0 .net *"_ivl_30", 0 0, L_0xd31870;  1 drivers
v0xd2b870_0 .net *"_ivl_32", 0 0, L_0xd31a10;  1 drivers
v0xd2b950_0 .net *"_ivl_34", 0 0, L_0xd31ad0;  1 drivers
v0xd2ba30_0 .net *"_ivl_36", 0 0, L_0xd31be0;  1 drivers
v0xd2bb10_0 .net *"_ivl_38", 0 0, L_0xd31cf0;  1 drivers
v0xd2bbf0_0 .net *"_ivl_4", 0 0, L_0xd30ad0;  1 drivers
v0xd2bcd0_0 .net *"_ivl_40", 0 0, L_0xd31eb0;  1 drivers
v0xd2bdb0_0 .net *"_ivl_42", 0 0, L_0xd31f20;  1 drivers
v0xd2be90_0 .net *"_ivl_44", 0 0, L_0xd32050;  1 drivers
v0xd2bf70_0 .net *"_ivl_46", 0 0, L_0xd32160;  1 drivers
v0xd2c050_0 .net *"_ivl_48", 0 0, L_0xd322a0;  1 drivers
v0xd2c340_0 .net *"_ivl_50", 0 0, L_0xd323b0;  1 drivers
v0xd2c420_0 .net *"_ivl_52", 0 0, L_0xd32550;  1 drivers
v0xd2c500_0 .net *"_ivl_54", 0 0, L_0xd32660;  1 drivers
v0xd2c5e0_0 .net *"_ivl_56", 0 0, L_0xd327c0;  1 drivers
v0xd2c6c0_0 .net *"_ivl_58", 0 0, L_0xd32830;  1 drivers
v0xd2c7a0_0 .net *"_ivl_6", 0 0, L_0xd30c50;  1 drivers
v0xd2c880_0 .net *"_ivl_60", 0 0, L_0xd32a40;  1 drivers
v0xd2c960_0 .net *"_ivl_62", 0 0, L_0xd32ab0;  1 drivers
v0xd2ca40_0 .net *"_ivl_64", 0 0, L_0xd32cd0;  1 drivers
v0xd2cb20_0 .net *"_ivl_66", 0 0, L_0xd32d40;  1 drivers
v0xd2cc00_0 .net *"_ivl_68", 0 0, L_0xd32f70;  1 drivers
v0xd2cce0_0 .net *"_ivl_70", 0 0, L_0xd33080;  1 drivers
v0xd2cdc0_0 .net *"_ivl_72", 0 0, L_0xd33220;  1 drivers
v0xd2cea0_0 .net *"_ivl_74", 0 0, L_0xd332e0;  1 drivers
v0xd2cf80_0 .net *"_ivl_76", 0 0, L_0xd330f0;  1 drivers
v0xd2d060_0 .net *"_ivl_78", 0 0, L_0xd33490;  1 drivers
v0xd2d140_0 .net *"_ivl_8", 0 0, L_0xd30d90;  1 drivers
v0xd2d220_0 .net *"_ivl_80", 0 0, L_0xd336f0;  1 drivers
v0xd2d300_0 .net *"_ivl_82", 0 0, L_0xd33760;  1 drivers
v0xd2d3e0_0 .net *"_ivl_84", 0 0, L_0xd33980;  1 drivers
v0xd2d4c0_0 .net *"_ivl_88", 0 0, L_0xd33d10;  1 drivers
v0xd2d5a0_0 .net *"_ivl_90", 0 0, L_0xd33d80;  1 drivers
v0xd2d680_0 .net *"_ivl_92", 0 0, L_0xd33f70;  1 drivers
v0xd2d760_0 .net *"_ivl_94", 0 0, L_0xd34080;  1 drivers
v0xd2d840_0 .net *"_ivl_96", 0 0, L_0xd34280;  1 drivers
v0xd2d920_0 .net *"_ivl_98", 0 0, L_0xd34390;  1 drivers
v0xd2da00_0 .net "a", 0 0, v0xd298c0_0;  alias, 1 drivers
v0xd2daa0_0 .net "b", 0 0, v0xd29960_0;  alias, 1 drivers
v0xd2db90_0 .net "c", 0 0, v0xd29a00_0;  alias, 1 drivers
v0xd2dc80_0 .net "d", 0 0, v0xd29b40_0;  alias, 1 drivers
v0xd2dd70_0 .net "out_pos", 0 0, L_0xd360a0;  alias, 1 drivers
v0xd2de30_0 .net "out_sop", 0 0, L_0xd33a40;  alias, 1 drivers
v0xd2e300_0 .net "w1", 0 0, L_0xd345a0;  1 drivers
v0xd2e3c0_0 .net "w2", 0 0, L_0xd35330;  1 drivers
v0xd2e480_0 .net "w3", 0 0, L_0xd35cd0;  1 drivers
S_0xd2e600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xcc5320;
 .timescale -12 -12;
E_0xcc19f0 .event anyedge, v0xd2f3f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd2f3f0_0;
    %nor/r;
    %assign/vec4 v0xd2f3f0_0, 0;
    %wait E_0xcc19f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd28d90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd29c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd29cd0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd28d90;
T_4 ;
    %wait E_0xcd9bb0;
    %load/vec4 v0xd29d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd29c30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd28d90;
T_5 ;
    %wait E_0xcd9a50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %wait E_0xcd9a50;
    %load/vec4 v0xd29c30_0;
    %store/vec4 v0xd29cd0_0, 0, 1;
    %fork t_1, S_0xd290c0;
    %jmp t_0;
    .scope S_0xd290c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd29300_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd29300_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xcd9a50;
    %load/vec4 v0xd29300_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd29300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd29300_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd28d90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcd9bb0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd29b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd29960_0, 0;
    %assign/vec4 v0xd298c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd29c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd29cd0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xcc5320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd2f3f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xcc5320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd2ef90_0;
    %inv;
    %store/vec4 v0xd2ef90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xcc5320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd29aa0_0, v0xd2f560_0, v0xd2edb0_0, v0xd2ee50_0, v0xd2eef0_0, v0xd2f030_0, v0xd2f2b0_0, v0xd2f210_0, v0xd2f170_0, v0xd2f0d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xcc5320;
T_9 ;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xcc5320;
T_10 ;
    %wait E_0xcd9bb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd2f350_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f350_0, 4, 32;
    %load/vec4 v0xd2f490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f350_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd2f350_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f350_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd2f2b0_0;
    %load/vec4 v0xd2f2b0_0;
    %load/vec4 v0xd2f210_0;
    %xor;
    %load/vec4 v0xd2f2b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f350_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f350_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd2f170_0;
    %load/vec4 v0xd2f170_0;
    %load/vec4 v0xd2f0d0_0;
    %xor;
    %load/vec4 v0xd2f170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f350_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd2f350_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd2f350_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/ece241_2013_q2/iter1/response2/top_module.sv";
