{
   ExpandedHierarchyInLayout: "",
   commentid: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port C1_SYS_CLK -pg 1 -y 80 -defaultsOSRD
preplace port M_AXI_MM_FROM_HLS_PR_NORTH -pg 1 -y 660 -defaultsOSRD
preplace port clk_out_PROG -pg 1 -y 450 -defaultsOSRD
preplace port M_AXI_LITE_TO_HLS_PR_NORTH -pg 1 -y 970 -defaultsOSRD
preplace port sys_clk -pg 1 -y 1060 -defaultsOSRD
preplace port pcie_mgt -pg 1 -y 1050 -defaultsOSRD
preplace port sys_clk_gt -pg 1 -y 1080 -defaultsOSRD
preplace port c1_ddr4 -pg 1 -y 50 -defaultsOSRD
preplace port sys_rst_n -pg 1 -y 1100 -defaultsOSRD
preplace port DDR4_sys_rst -pg 1 -y 160 -defaultsOSRD
preplace port clk_out_125M -pg 1 -y 860 -defaultsOSRD
preplace port clk_out_250M -pg 1 -y 1070 -defaultsOSRD
preplace portBus axi_reset_n_out -pg 1 -y 1090 -defaultsOSRD
preplace inst rst_125M -pg 1 -lvl 3 -y 1170 -defaultsOSRD
preplace inst clk_wiz_PROG -pg 1 -lvl 4 -y 460 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -y 560 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 1150 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 610 -defaultsOSRD
preplace inst FROM_SH_AXI_LITE_NORTH -pg 1 -lvl 4 -y 970 -defaultsOSRD
preplace inst system_ila_AXI_MM -pg 1 -lvl 4 -y 320 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 2 -y 1090 -defaultsOSRD
preplace inst rst_ddr4_0_300M -pg 1 -lvl 2 -y 330 -defaultsOSRD
preplace inst system_ila_AXIL -pg 1 -lvl 2 -y 860 -defaultsOSRD
preplace inst ddr4_1 -pg 1 -lvl 4 -y 120 -defaultsOSRD
preplace inst axi_pcie3_0_axi_periph -pg 1 -lvl 3 -y 390 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -y 760 -defaultsOSRD
preplace inst axi_hwicap_0 -pg 1 -lvl 4 -y 770 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -y 980 -defaultsOSRD
preplace inst system_management_wiz_0 -pg 1 -lvl 5 -y 300 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 560 -defaultsOSRD
preplace inst TO_SH_AXI_MM_NORTH -pg 1 -lvl 2 -y 690 -defaultsOSRD
preplace netloc axi_pcie3_0_axi_periph_M03_AXI 1 3 1 1080
preplace netloc sys_rst_1 1 0 4 -60J 150 NJ 150 NJ 150 1160J
preplace netloc C0_SYS_CLK_1 1 0 4 NJ 80 NJ 80 NJ 80 NJ
preplace netloc FROM_SH_AXI_LITE_rp_AXI_LITE_TO_HLS_PR_0 1 4 3 NJ 970 N 970 N
preplace netloc fifo_generator_1_M_AXI 1 2 1 N
preplace netloc axi_pcie3_0_axi_aresetn 1 1 2 190 600 670
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 5 1 N
preplace netloc xdma_0_user_lnk_up 1 2 1 620
preplace netloc clk_wiz_0_clk_out_62_5M 1 3 1 1160
preplace netloc sys_clk_1 1 0 2 NJ 1060 NJ
preplace netloc sys_rst_n_1 1 0 2 NJ 1100 NJ
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 4 180 -60 NJ -60 NJ -60 1600
preplace netloc axi_pcie3_0_axi_periph_M00_AXI 1 3 1 1080
preplace netloc rst_ddr4_0_300M1_peripheral_aresetn 1 2 5 700 130 1150 0 1610J 650 NJ 650 2230
preplace netloc axi_pcie3_0_axi_periph_M04_AXI 1 3 1 1120
preplace netloc xlconstant_0_dout 1 1 3 190 1220 680J 1080 1170
preplace netloc S00_AXI_1 1 1 2 210 790 620
preplace netloc clk_wiz_1_clk_out1 1 4 3 NJ 450 N 450 N
preplace netloc S00_AXI_2 1 2 1 640
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1140
preplace netloc ddr4_1_addn_ui_clkout1 1 2 3 680 -40 NJ -40 1590
preplace netloc axi_pcie3_0_axi_aclk 1 1 6 180 590 630 1070 NJ 1070 NJ 1070 NJ 1070 N
preplace netloc axi_pcie3_0_axi_periph_M06_AXI 1 3 2 1060J 250 1620
preplace netloc xdma_0_pcie_mgt 1 2 5 NJ 1050 NJ 1050 NJ 1050 NJ 1050 N
preplace netloc axi_pcie3_0_axi_periph_M05_AXI 1 3 2 1110 240 1630J
preplace netloc clk_wiz_0_clk_out_125M 1 2 5 690 120 1090 -10 1640J 640 NJ 640 2240
preplace netloc ddr4_0_C0_DDR4 1 4 3 NJ 50 N 50 N
preplace netloc sys_clk_gt_1 1 0 2 NJ 1080 NJ
preplace netloc rst_ddr4_0_300M_peripheral_aresetn 1 2 2 660 140 1180
preplace netloc M_AXI_MM_FROM_HLS_PR_0_1 1 0 2 NJ 660 NJ
preplace netloc axi_pcie3_0_axi_periph_M02_AXI 1 3 1 1130
preplace netloc axi_pcie3_0_axi_periph_M01_AXI 1 3 1 1100
preplace netloc xlslice_0_Dout 1 1 4 200 930 650J 920 1180 860 1580
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 1 4 210 240 650 100 1070 -30 1580
levelinfo -pg 1 -80 100 440 880 1380 1800 2100 2260 -top -200 -bot 1260
",
}
{
   da_axi4_cnt: "6",
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "4",
}
