 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 20 15:57:46 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0102    0.0060     0.5060 f                   
  tdi (net)                      6                 0.0000     0.5060 f                   
  U286/Z (BUFFD5BWP16P90CPD)             0.0801    0.0639 *   0.5698 f                   0.80
  dbg_datm_si[0] (net)           1                 0.0000     0.5698 f                   
  dbg_datm_si[0] (out)                   0.0801    0.0081 *   0.5780 f                   
  data arrival time                                           0.5780                     

  clock clock (rise edge)                          1.1740     1.1740                     
  clock network delay (ideal)                      0.0000     1.1740                     
  clock uncertainty                               -0.0700     1.1040                     
  output external delay                           -0.5000     0.6040                     
  data required time                                          0.6040                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6040                     
  data arrival time                                          -0.5780                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0260                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0052    0.0011     0.5011 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5011 f                   
  U282/ZN (AOI22D1BWP16P90CPDULVT)                      0.0075    0.0071 *   0.5081 r                   0.80
  n463 (net)                                    1                 0.0000     0.5081 r                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0065    0.0063 *   0.5144 f                   0.80
  n256 (net)                                    1                 0.0000     0.5144 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0065    0.0001 *   0.5145 f                   0.80
  data arrival time                                                          0.5145                     

  clock clock (fall edge)                                         0.5870     0.5870                     
  clock network delay (ideal)                                     0.0000     0.5870                     
  clock uncertainty                                              -0.0700     0.5170                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5170 f                   
  library setup time                                             -0.0052     0.5118                     
  data required time                                                         0.5118                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5118                     
  data arrival time                                                         -0.5145                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0026                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5870     0.5870                     
  clock network delay (ideal)                                     0.0000     0.5870                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)   0.0400   0.0000    0.5870 f    i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)   0.0091    0.0496     0.6366 r                   0.80
  n401 (net)                                    1                 0.0000     0.6366 r                   
  U293/Z (CKBD14BWP16P90CPDULVT)                        0.0216    0.0227 *   0.6592 r                   0.80
  tdo (net)                                     1                 0.0000     0.6592 r                   
  tdo (out)                                             0.0225    0.0061 *   0.6653 r                   
  data arrival time                                                          0.6653                     

  clock clock (rise edge)                                         1.1740     1.1740                     
  clock network delay (ideal)                                     0.0000     1.1740                     
  clock uncertainty                                              -0.0700     1.1040                     
  output external delay                                          -0.5000     0.6040                     
  data required time                                                         0.6040                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6040                     
  data arrival time                                                         -0.6653                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0613                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0331   0.0842   0.0842 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0842 r                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0330    0.0346 *   0.1188 f                   0.80
  n392 (net)                                    8                 0.0000     0.1188 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0203    0.0234 *   0.1422 r                   0.80
  n219 (net)                                    3                 0.0000     0.1422 r                   
  U273/ZN (IND2D1BWP16P90CPD)                           0.0516    0.0417 *   0.1839 f                   0.80
  n217 (net)                                    7                 0.0000     0.1839 f                   
  U271/ZN (OAI211D1BWP16P90CPD)                         0.0248    0.0225 *   0.2064 r                   0.80
  n141 (net)                                    2                 0.0000     0.2064 r                   
  U260/ZN (NR3SKPBD1BWP16P90CPD)                        0.0181    0.0215 *   0.2279 f                   0.80
  n143 (net)                                    1                 0.0000     0.2279 f                   
  U256/ZN (IAO21D1BWP16P90CPD)                          0.0238    0.0219 *   0.2499 r                   0.80
  n146 (net)                                    4                 0.0000     0.2499 r                   
  U255/Z (OA21D1BWP16P90CPD)                            0.0098    0.0279 *   0.2778 r                   0.80
  n449 (net)                                    1                 0.0000     0.2778 r                   
  U278/ZN (AOI21D2BWP16P90CPDULVT)                      0.0079    0.0053 *   0.2831 f                   0.80
  n448 (net)                                    1                 0.0000     0.2831 f                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0087    0.0082 *   0.2912 r                   0.80
  n256 (net)                                    1                 0.0000     0.2912 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0087    0.0001 *   0.2913 r                   0.80
  data arrival time                                                          0.2913                     

  clock clock (fall edge)                                         0.5870     0.5870                     
  clock network delay (ideal)                                     0.0000     0.5870                     
  clock uncertainty                                              -0.0700     0.5170                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5170 f                   
  library setup time                                              0.0022     0.5192                     
  data required time                                                         0.5192                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5192                     
  data arrival time                                                         -0.2913                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2279                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0073    0.0045     0.5045 f                   
  tdi (net)                      6                 0.0000     0.5045 f                   
  U286/Z (BUFFD5BWP16P90CPD)             0.0576    0.0489 *   0.5534 f                   0.88
  dbg_datm_si[0] (net)           1                 0.0000     0.5534 f                   
  dbg_datm_si[0] (out)                   0.0576    0.0030 *   0.5564 f                   
  data arrival time                                           0.5564                     

  clock clock (rise edge)                          1.1740     1.1740                     
  clock network delay (ideal)                      0.0000     1.1740                     
  clock uncertainty                               -0.0100     1.1640                     
  output external delay                           -0.5000     0.6640                     
  data required time                                          0.6640                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6640                     
  data arrival time                                          -0.5564                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1076                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0038    0.0008     0.5008 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5008 f                   
  U282/ZN (AOI22D1BWP16P90CPDULVT)                      0.0058    0.0062 *   0.5070 r                   0.88
  n463 (net)                                    1                 0.0000     0.5070 r                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0044    0.0045 *   0.5115 f                   0.88
  n256 (net)                                    1                 0.0000     0.5115 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0044    0.0000 *   0.5116 f                   0.88
  data arrival time                                                          0.5116                     

  clock clock (fall edge)                                         0.5870     0.5870                     
  clock network delay (ideal)                                     0.0000     0.5870                     
  clock uncertainty                                              -0.0100     0.5770                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5770 f                   
  library setup time                                             -0.0014     0.5756                     
  data required time                                                         0.5756                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5756                     
  data arrival time                                                         -0.5116                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0640                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5870     0.5870                     
  clock network delay (ideal)                                     0.0000     0.5870                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)   0.0600   0.0000    0.5870 f    i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)   0.0067    0.0426     0.6296 r                   0.88
  n401 (net)                                    1                 0.0000     0.6296 r                   
  U293/Z (CKBD14BWP16P90CPDULVT)                        0.0176    0.0187 *   0.6483 r                   0.88
  tdo (net)                                     1                 0.0000     0.6483 r                   
  tdo (out)                                             0.0176    0.0018 *   0.6501 r                   
  data arrival time                                                          0.6501                     

  clock clock (rise edge)                                         1.1740     1.1740                     
  clock network delay (ideal)                                     0.0000     1.1740                     
  clock uncertainty                                              -0.0100     1.1640                     
  output external delay                                          -0.5000     0.6640                     
  data required time                                                         0.6640                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6640                     
  data arrival time                                                         -0.6501                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0139                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0253   0.0693   0.0693 r 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0693 r                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0228    0.0247 *   0.0940 f                   0.88
  n392 (net)                                    8                 0.0000     0.0940 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0147    0.0188 *   0.1128 r                   0.88
  n219 (net)                                    3                 0.0000     0.1128 r                   
  U273/ZN (IND2D1BWP16P90CPD)                           0.0332    0.0283 *   0.1411 f                   0.88
  n217 (net)                                    7                 0.0000     0.1411 f                   
  U271/ZN (OAI211D1BWP16P90CPD)                         0.0178    0.0168 *   0.1579 r                   0.88
  n141 (net)                                    2                 0.0000     0.1579 r                   
  U260/ZN (NR3SKPBD1BWP16P90CPD)                        0.0131    0.0148 *   0.1728 f                   0.88
  n143 (net)                                    1                 0.0000     0.1728 f                   
  U256/ZN (IAO21D1BWP16P90CPD)                          0.0177    0.0172 *   0.1900 r                   0.88
  n146 (net)                                    4                 0.0000     0.1900 r                   
  U255/Z (OA21D1BWP16P90CPD)                            0.0074    0.0203 *   0.2103 r                   0.88
  n449 (net)                                    1                 0.0000     0.2103 r                   
  U278/ZN (AOI21D2BWP16P90CPDULVT)                      0.0057    0.0039 *   0.2143 f                   0.88
  n448 (net)                                    1                 0.0000     0.2143 f                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0073    0.0070 *   0.2213 r                   0.88
  n256 (net)                                    1                 0.0000     0.2213 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0073    0.0000 *   0.2213 r                   0.88
  data arrival time                                                          0.2213                     

  clock clock (fall edge)                                         0.5870     0.5870                     
  clock network delay (ideal)                                     0.0000     0.5870                     
  clock uncertainty                                              -0.0100     0.5770                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5770 f                   
  library setup time                                              0.0063     0.5833                     
  data required time                                                         0.5833                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5833                     
  data arrival time                                                         -0.2213                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3620                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0142    0.0083     0.5083 f                   
  tdi (net)                      6                 0.0000     0.5083 f                   
  U286/Z (BUFFD5BWP16P90CPD)             0.1093    0.0881 *   0.5963 f                   0.72
  dbg_datm_si[0] (net)           1                 0.0000     0.5963 f                   
  dbg_datm_si[0] (out)                   0.1099    0.0147 *   0.6110 f                   
  data arrival time                                           0.6110                     

  clock clock (rise edge)                          1.1740     1.1740                     
  clock network delay (ideal)                      0.0000     1.1740                     
  clock uncertainty                               -0.0100     1.1640                     
  output external delay                           -0.5000     0.6640                     
  data required time                                          0.6640                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6640                     
  data arrival time                                          -0.6110                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0530                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0073    0.0015     0.5015 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5015 f                   
  U282/ZN (AOI22D1BWP16P90CPDULVT)                      0.0094    0.0091 *   0.5106 r                   0.72
  n463 (net)                                    1                 0.0000     0.5106 r                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0082    0.0082 *   0.5188 f                   0.72
  n256 (net)                                    1                 0.0000     0.5188 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0082    0.0001 *   0.5189 f                   0.72
  data arrival time                                                          0.5189                     

  clock clock (fall edge)                                         0.5870     0.5870                     
  clock network delay (ideal)                                     0.0000     0.5870                     
  clock uncertainty                                              -0.0100     0.5770                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5770 f                   
  library setup time                                             -0.0031     0.5739                     
  data required time                                                         0.5739                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5739                     
  data arrival time                                                         -0.5189                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0550                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5870     0.5870                     
  clock network delay (ideal)                                     0.0000     0.5870                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)   0.0700   0.0000    0.5870 f    i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)   0.0115    0.0700     0.6570 r                   0.72
  n401 (net)                                    1                 0.0000     0.6570 r                   
  U293/Z (CKBD14BWP16P90CPDULVT)                        0.0262    0.0283 *   0.6853 r                   0.72
  tdo (net)                                     1                 0.0000     0.6853 r                   
  tdo (out)                                             0.0293    0.0120 *   0.6973 r                   
  data arrival time                                                          0.6973                     

  clock clock (rise edge)                                         1.1740     1.1740                     
  clock network delay (ideal)                                     0.0000     1.1740                     
  clock uncertainty                                              -0.0100     1.1640                     
  output external delay                                          -0.5000     0.6640                     
  data required time                                                         0.6640                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6640                     
  data arrival time                                                         -0.6973                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0333                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0468   0.1352   0.1352 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.1352 r                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0471    0.0518 *   0.1869 f                   0.72
  n392 (net)                                    8                 0.0000     0.1869 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0292    0.0361 *   0.2230 r                   0.72
  n219 (net)                                    3                 0.0000     0.2230 r                   
  U273/ZN (IND2D1BWP16P90CPD)                           0.0760    0.0632 *   0.2862 f                   0.72
  n217 (net)                                    7                 0.0000     0.2862 f                   
  U271/ZN (OAI211D1BWP16P90CPD)                         0.0370    0.0362 *   0.3224 r                   0.72
  n141 (net)                                    2                 0.0000     0.3224 r                   
  U260/ZN (NR3SKPBD1BWP16P90CPD)                        0.0261    0.0347 *   0.3570 f                   0.72
  n143 (net)                                    1                 0.0000     0.3570 f                   
  U256/ZN (IAO21D1BWP16P90CPD)                          0.0352    0.0335 *   0.3905 r                   0.72
  n146 (net)                                    4                 0.0000     0.3905 r                   
  U255/Z (OA21D1BWP16P90CPD)                            0.0142    0.0439 *   0.4345 r                   0.72
  n449 (net)                                    1                 0.0000     0.4345 r                   
  U278/ZN (AOI21D2BWP16P90CPDULVT)                      0.0103    0.0071 *   0.4416 f                   0.72
  n448 (net)                                    1                 0.0000     0.4416 f                   
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                    0.0110    0.0107 *   0.4523 r                   0.72
  n256 (net)                                    1                 0.0000     0.4523 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)   0.0110    0.0001 *   0.4524 r                   0.72
  data arrival time                                                          0.4524                     

  clock clock (fall edge)                                         0.5870     0.5870                     
  clock network delay (ideal)                                     0.0000     0.5870                     
  clock uncertainty                                              -0.0100     0.5770                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)           0.0000     0.5770 f                   
  library setup time                                              0.0087     0.5857                     
  data required time                                                         0.5857                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5857                     
  data arrival time                                                         -0.4524                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.1332                     


1
