// Seed: 2995296315
module module_0 (
    input tri1 id_0
);
  tri1 id_2 = 1;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input logic id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5
    , id_16,
    output wor id_6,
    input wire id_7,
    input wire id_8,
    input logic id_9,
    input wire id_10,
    input wire id_11,
    output tri0 id_12,
    input supply0 id_13,
    input tri1 id_14
);
  always @(*) begin : LABEL_0
    if (1 | 1) begin : LABEL_0
      id_0  = id_9;
      id_12 = id_3;
      cover (1);
      id_0 <= id_2;
    end
  end
  module_0 modCall_1 (id_14);
  assign modCall_1.type_0 = 0;
endmodule
