<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Computer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="alu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="alu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="alu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="alu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="counter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="counter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="counter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="counter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="counter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="counter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="counter_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="counter_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cpu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cpu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cpu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_file.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_file.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="reg_file.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsCnt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tsCnt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tsCnt_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tsCnt_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tstALU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tstALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tstALU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tstALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tst_computer_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tst_computer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tst_computer_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tst_computer_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tst_cpu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tst_cpu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tst_mem_ctrl_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tstregfile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tstregfile_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1487167627" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1487167626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488009224" xil_pn:in_ck="3558047754919067080" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1488009224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="computer.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="memory_controller.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="reg_file.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="tsCnt.v"/>
      <outfile xil_pn:name="tstALU.v"/>
      <outfile xil_pn:name="tst_computer.v"/>
      <outfile xil_pn:name="tst_cpu.v"/>
      <outfile xil_pn:name="tst_mem_ctrl.v"/>
      <outfile xil_pn:name="tstregfile.v"/>
    </transform>
    <transform xil_pn:end_ts="1488009234" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7995717736567370944" xil_pn:start_ts="1488009234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488009234" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5334509018410573058" xil_pn:start_ts="1488009234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488009234" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4911932035264124211" xil_pn:start_ts="1488009234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488009234" xil_pn:in_ck="3558047754919067080" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1488009234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="computer.v"/>
      <outfile xil_pn:name="counter.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="memory_controller.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="reg_file.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="tsCnt.v"/>
      <outfile xil_pn:name="tstALU.v"/>
      <outfile xil_pn:name="tst_computer.v"/>
      <outfile xil_pn:name="tst_cpu.v"/>
      <outfile xil_pn:name="tst_mem_ctrl.v"/>
      <outfile xil_pn:name="tstregfile.v"/>
    </transform>
    <transform xil_pn:end_ts="1488009245" xil_pn:in_ck="3558047754919067080" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-528642804582137441" xil_pn:start_ts="1488009234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tst_computer_beh.prj"/>
      <outfile xil_pn:name="tst_computer_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1488009246" xil_pn:in_ck="-7188081403168510028" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4044862473732429630" xil_pn:start_ts="1488009245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tst_computer_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1487167343" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1487167343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
