//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4_param_4,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4_param_5
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<42>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<15>;
	.loc	1 19 0                          // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:19:0

// %bb.0:
	ld.param.u64 	%rd6, [triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4_param_0];
	ld.param.u64 	%rd7, [triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4_param_1];
$L__tmp0:
	.loc	1 21 28                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:21:33
	shl.b32 	%r7, %r1, 7;
	ld.param.u64 	%rd8, [triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4_param_2];
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4_param_3];
	.loc	1 22 36                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:22:36
	mov.u32 	%r8, %tid.x;
	and.b32  	%r9, %r8, 127;
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_add_clone_mul_sigmoid_4_param_4];
	.loc	1 22 23                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:22:23
	or.b32  	%r10, %r7, %r9;
	.loc	1 23 21                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:23:21
	setp.lt.s32 	%p1, %r10, 256;
	.loc	1 25 19                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:25:19
	bfe.s32 	%r11, %r1, 24, 1;
	shr.u32 	%r12, %r11, 26;
	add.s32 	%r13, %r10, %r12;
	shr.s32 	%r14, %r13, 6;
	.loc	1 28 19                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:28:19
	shr.s32 	%r16, %r10, 31;
	shr.u32 	%r17, %r16, 28;
	add.s32 	%r18, %r10, %r17;
	shr.s32 	%r19, %r18, 4;
	.loc	1 26 19                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:26:19
	and.b32  	%r20, %r18, -16;
	sub.s32 	%r21, %r10, %r20;
	.loc	1 29 21                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:29:21
	shr.u32 	%r22, %r16, 30;
	add.s32 	%r23, %r10, %r22;
	shr.s32 	%r24, %r23, 2;
	.loc	1 27 19                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:27:19
	and.b32  	%r25, %r23, -4;
	sub.s32 	%r26, %r10, %r25;
	.loc	1 29 26                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:29:26
	shr.u32 	%r27, %r24, 30;
	add.s32 	%r28, %r24, %r27;
	and.b32  	%r29, %r28, 1073741820;
	sub.s32 	%r30, %r24, %r29;
	.loc	1 30 27                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:30:27
	shr.u32 	%r31, %r19, 30;
	add.s32 	%r32, %r19, %r31;
	and.b32  	%r33, %r32, -4;
	sub.s32 	%r34, %r19, %r33;
	.loc	1 31 30                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:31:30
	mul.wide.s32 	%rd11, %r10, 4;
	add.s64 	%rd1, %rd6, %rd11;
	.loc	1 31 35                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:31:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	.loc	1 32 38                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:32:38
	shl.b32 	%r35, %r14, 4;
	.loc	1 32 35                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:32:35
	add.s32 	%r36, %r35, %r21;
	.loc	1 32 30                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:32:30
	mul.wide.s32 	%rd12, %r36, 4;
	add.s64 	%rd2, %rd7, %rd12;
	.loc	1 32 43                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:32:43
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r3;
	.loc	1 33 37                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:33:37
	shl.b32 	%r37, %r19, 2;
	.loc	1 33 35                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:33:35
	add.s32 	%r38, %r37, %r26;
	.loc	1 33 30                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:33:30
	mul.wide.s32 	%rd13, %r38, 4;
	add.s64 	%rd3, %rd8, %rd13;
	.loc	1 33 42                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:33:42
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r4;
	.loc	1 34 37                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:34:37
	shl.b32 	%r39, %r30, 2;
	.loc	1 34 35                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:34:35
	add.s32 	%r40, %r35, %r34;
	.loc	1 34 42                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:34:42
	add.s32 	%r41, %r40, %r39;
	.loc	1 34 30                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:34:30
	mul.wide.s32 	%rd14, %r41, 4;
	add.s64 	%rd4, %rd9, %rd14;
	.loc	1 34 50                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:34:50
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r5;
	.loc	1 36 18                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:36:18
	mul.f32 	%f5, %f1, %f3;
	.loc	1 37 18                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:37:18
	fma.rn.f32 	%f6, %f1, %f2, %f5;
	.loc	1 39 18                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:39:18
	fma.rn.f32 	%f7, %f1, %f4, %f6;
	.loc	1 41 19                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:41:19
	mul.f32 	%f8, %f7, 0f3EAAAAAB;
	.loc	1 42 25                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:42:25
	add.s64 	%rd5, %rd10, %rd11;
	.loc	1 42 37                         // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:42:37
	mov.b32 	%r6, %f8;
	// begin inline asm
	@%p1 st.global.b32 [ %rd5 + 0 ], { %r6 };
	// end inline asm
	.loc	1 42 4                          // csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py:42:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/sc/csctcpcggr7kswms5cv7kfsuvjqqvmwdooutfjzpssr4dj6sic6n.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 115
.b8 99
.b8 116
.b8 99
.b8 112
.b8 99
.b8 103
.b8 103
.b8 114
.b8 55
.b8 107
.b8 115
.b8 119
.b8 109
.b8 115
.b8 53
.b8 99
.b8 118
.b8 55
.b8 107
.b8 102
.b8 115
.b8 117
.b8 118
.b8 106
.b8 113
.b8 113
.b8 118
.b8 109
.b8 119
.b8 100
.b8 111
.b8 111
.b8 117
.b8 116
.b8 102
.b8 106
.b8 122
.b8 112
.b8 115
.b8 115
.b8 114
.b8 52
.b8 100
.b8 106
.b8 54
.b8 115
.b8 105
.b8 99
.b8 54
.b8 110
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 115
.b8 99
.b8 0
	}
	.section	.debug_macinfo	{	}
