# Setup driver type
adapter driver ftdi
ftdi vid_pid 0x0403 0x6011
# Select interface channel (0 = Port A, or 1 = Port B, Port C and D can not be set for MPSSE mode)
ftdi channel 0
transport select jtag
# Each channel has 8 bits (FT4232H = 32 bit) number corresponding to the concatenation of the high and low FTDI GPIO registers.
# ftdi_layout_init <output_value> <direction>
# output_value: 8-bit value (bits 0â€“7) that sets the default output states of each FTDI pin.
# direction: 8-bit value defining which pins are outputs (1) and which are inputs (0).
ftdi layout_init 0x0018 0x003b
ftdi layout_signal nTRST -data 0x0010
ftdi layout_signal nSRST -data 0x0020
ftdi layout_signal RTCK -data 0x0040
reset_config separate trst_and_srst trst_push_pull srst_push_pull
#reset_config none
adapter srst pulse_width 50
adapter srst delay 800
jtag_ntrst_assert_width 50
jtag_ntrst_delay 50
# Value (0x18 = 0001 1000). This sets Port A:
    # TMS  (bit 3) = HIGH (1)
    # TRST (bit 4) = HIGH (1)
    # SRST (bit 5) = LOW  (0)
    # RTCK (bit 7) = LOW  (0)
# Direction (0x3b = 0011 1011). This sets:
    # TCK  (bit 0) = OUTPUT (1)
    # TDI  (bit 1) = OUTPUT (1)
    # TDO  (bit 2) = INPUT  (0)
    # TMS  (bit 3) = OUTPUT (1)
    # TRST (bit 4) = OUTPUT (1)
    # SRST (bit 5) = OUTPUT (1)
    #      (bit 6) = not used
    # RTCK (bit 7) = INPUT  (0)

# List of connections (default physical pin numbers for FT4232H in 64-pin LQFP package):
#	Bit	FT4232H ADx	JTAG	FT4232H Pinnr   Raspberry GPIO   Header pin nr   Description             Direction (seen from Raspberry)
#	0	ADBUS0		TCK	/ TXD    16          25 (ALT4)              22       ARM JTAG clock              out     1
#	1	ADBUS1		TDI/DO / RXD 17          26 (ALT4)              37       ARM JTAG data               out     1
#	2	ADBUS2		TDO/DI / RTS 18          24 (ALT4)              18       ARM JTAG data               in      0
#	3	ADBUS3		TMS / CTS    19          27 (ALT4)              13       ARM JTAG mode               out     1
#	4	ADBUS4		TRST / DTR   21          22 (ALT4)              15       ARM JTAG TAP reset          out     1
#	5	ADBUS5		SRST / DSR   22          RUN Pin (not on P1)			 ARM JTAG CPU reset			 out	 1
#	6	BDBUS6		DCD	         45 
#	7	BDBUS7		RI			 46          23 (ALT4)              16       ARM JTAG return clock       in      0   pull up,see note below on adaptive clocking          

# see https://pinout.xyz/




