INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/acets/project_9/project_9.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/acets/project_9/project_9.srcs/sources_1/new/ALU.sv:37]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/acets/project_9/project_9.srcs/sources_1/new/MUX2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/acets/project_9/project_9.srcs/sources_1/new/MUX4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/acets/project_9/project_9.srcs/sources_1/new/NbitFulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NbitFulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/acets/project_9/project_9.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/acets/project_9/project_9.srcs/sim_1/new/ALU_Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Test
