$date
	Mon Oct 13 05:48:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module one_bit_mc_tb $end
$var wire 1 ! less_than $end
$var wire 1 " greater_than $end
$var wire 1 # equalto $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module inst $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var reg 1 # equalto $end
$var reg 1 " greater_than $end
$var reg 1 ! less_than $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#5
1"
0#
1%
#10
1!
0"
0%
1$
#15
1#
0!
1%
#20
