// Seed: 4176669548
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  assign id_1 = (id_2);
  assign id_0 = id_3;
  logic id_4;
  logic id_5;
  assign id_5 = (id_5);
  logic id_6;
endmodule
