
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035766                       # Number of seconds simulated
sim_ticks                                 35765893593                       # Number of ticks simulated
final_tick                               565330273530                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 280222                       # Simulator instruction rate (inst/s)
host_op_rate                                   360435                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2312735                       # Simulator tick rate (ticks/s)
host_mem_usage                               16921152                       # Number of bytes of host memory used
host_seconds                                 15464.76                       # Real time elapsed on the host
sim_insts                                  4333558888                       # Number of instructions simulated
sim_ops                                    5574034559                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2737408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2371584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2968192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1019264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9103616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2057088                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2057088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21386                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18528                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        23189                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7963                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 71122                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16071                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16071                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     76536827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     66308535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     82989455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        60840                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28498211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               254533442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46525                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        60840                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             200414                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57515353                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57515353                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57515353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     76536827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     66308535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     82989455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        60840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28498211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              312048795                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85769530                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30991570                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25417862                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017987                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13106062                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12086492                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157410                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87186                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32039241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170358820                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30991570                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15243902                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36602175                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10817935                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6848281                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15674568                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84256920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.484597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47654745     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3657701      4.34%     60.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3193717      3.79%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441671      4.08%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3000885      3.56%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575411      1.87%     74.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026002      1.22%     75.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716532      3.22%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17990256     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84256920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361335                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.986239                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33697072                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6434260                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34823532                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       541276                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8760771                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078878                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6478                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202039945                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51050                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8760771                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35373835                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2886943                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       862397                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33659082                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2713884                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195171035                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13628                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1687486                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751457                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           92                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271111103                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910130690                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910130690                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102851839                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33973                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17951                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7239968                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19234286                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10027733                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243467                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3348649                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183982722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33959                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147833099                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280472                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61042062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186557157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1915                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84256920                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.754551                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907903                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30013661     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17812308     21.14%     56.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12058463     14.31%     71.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7639755      9.07%     80.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7514109      8.92%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4431880      5.26%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3391755      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       741678      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653311      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84256920                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084236     70.14%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202404     13.09%     83.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259205     16.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121621738     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018840      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15754256     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8422243      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147833099                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723609                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545888                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010457                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381749474                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245059808                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143690290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149378987                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263619                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7022157                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          423                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1095                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286060                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          573                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8760771                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2110477                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       165221                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184016681                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       316437                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19234286                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10027733                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120584                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8056                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1095                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235273                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2362893                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145257206                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14801698                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575889                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22987784                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588326                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8186086                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.693576                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143837339                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143690290                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93743921                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261822321                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.675307                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358044                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61598113                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043503                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75496149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169868                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30185260     39.98%     39.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450851     27.09%     67.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8368537     11.08%     78.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290470      5.68%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3696407      4.90%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1816481      2.41%     91.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1999799      2.65%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010994      1.34%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3677350      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75496149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3677350                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255838832                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376809078                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1512610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857695                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857695                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165915                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165915                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655863795                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197125451                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189479657                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85769530                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31123052                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27217464                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1967313                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15625909                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14973372                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2238624                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62303                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36698567                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173167680                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31123052                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17211996                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35651482                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9659744                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4330183                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18093694                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       782140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84361479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.362725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48709997     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1765991      2.09%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3230289      3.83%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3031884      3.59%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4997984      5.92%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5201691      6.17%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1231017      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          926735      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15265891     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84361479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362868                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018988                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37864686                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4181882                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34502654                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136693                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7675563                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3378908                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5667                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193735608                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1397                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7675563                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39454544                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1505140                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       467145                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33037824                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2221262                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188640426                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        750876                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       910315                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250416319                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    858580036                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    858580036                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163149280                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87267008                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22233                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10867                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5922833                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29065239                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6303793                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104021                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1883212                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178558081                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21712                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150793617                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200184                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53388561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146634599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84361479                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787470                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841089                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29194955     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15827451     18.76%     53.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13619907     16.14%     69.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8398378      9.96%     79.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8827997     10.46%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5180371      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2288358      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605269      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418793      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84361479                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590207     66.18%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190086     21.31%     87.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       111525     12.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118240308     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1186679      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10847      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25988561     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5367222      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150793617                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.758126                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891818                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005914                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387040714                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231968813                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145901761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151685435                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368256                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8271784                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          941                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          460                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1540380                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7675563                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         830013                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        67851                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178579797                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208509                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29065239                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6303793                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10866                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33714                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          245                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          460                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1049537                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1156835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2206372                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147993699                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24987089                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2799917                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30222089                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22374152                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5235000                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.725481                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146063670                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145901761                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89618774                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218574155                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701091                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410015                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109645931                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124527154                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54053374                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1972533                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76685916                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623860                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321445                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35278782     46.00%     46.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16250785     21.19%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9100896     11.87%     79.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3078354      4.01%     83.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2945986      3.84%     86.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1219332      1.59%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3290304      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954729      1.24%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4566748      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76685916                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109645931                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124527154                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25556866                       # Number of memory references committed
system.switch_cpus1.commit.loads             20793453                       # Number of loads committed
system.switch_cpus1.commit.membars              10846                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19503582                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108696370                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1680762                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4566748                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250699696                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364843103                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1408051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109645931                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124527154                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109645931                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.782241                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.782241                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.278379                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.278379                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684699342                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191182549                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199770840                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21692                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85769530                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30790909                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25023985                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2104573                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13033717                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12016729                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3252521                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89054                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30925833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170782011                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30790909                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15269250                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37568690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11289508                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6366182                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15147565                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       906578                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83999021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.512129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.305085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46430331     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3303685      3.93%     59.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2662332      3.17%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6487035      7.72%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1752587      2.09%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2267207      2.70%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1636143      1.95%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          913959      1.09%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18545742     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83999021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.358996                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.991173                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32355696                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6177936                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36123777                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       245478                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9096125                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5259846                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42499                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204192241                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        83181                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9096125                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34724724                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1412494                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1268936                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33942548                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3554186                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196967054                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        35149                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1472758                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1103122                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2588                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275799525                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    919532304                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    919532304                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169031100                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106768363                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40007                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22332                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9733008                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18374935                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9340970                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146865                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3046827                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186275894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147977002                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       287148                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64371274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196596481                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5671                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83999021                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761652                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886345                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29143147     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18106013     21.56%     56.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11847766     14.10%     70.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8766828     10.44%     80.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7540846      8.98%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3907332      4.65%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3347539      3.99%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       626705      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       712845      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83999021                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         867933     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176521     14.47%     85.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175855     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123297349     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2105517      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16373      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14695783      9.93%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7861980      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147977002                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.725286                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1220316                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008247                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381460485                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250686241                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144201425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149197318                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       554818                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7250543                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2922                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          654                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2383725                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9096125                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         567825                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81375                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186314315                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       408106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18374935                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9340970                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22045                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72851                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          654                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1261010                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1180144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2441154                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145616577                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13777298                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2360421                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21433268                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20538654                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7655970                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.697766                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144297772                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144201425                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93968613                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265361473                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.681266                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354116                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99024399                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121611418                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64703826                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32748                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2108632                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74902896                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623588                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.139541                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29125457     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20753603     27.71%     66.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8448981     11.28%     77.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4738650      6.33%     84.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3883062      5.18%     89.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1575263      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1874132      2.50%     93.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       939436      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3564312      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74902896                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99024399                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121611418                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18081631                       # Number of memory references committed
system.switch_cpus2.commit.loads             11124389                       # Number of loads committed
system.switch_cpus2.commit.membars              16374                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17473186                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109576323                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2475801                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3564312                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257653828                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381732412                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46949                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1770509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99024399                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121611418                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99024399                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.866145                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.866145                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.154541                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.154541                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       655091184                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199336153                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188396096                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32748                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85769530                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32194730                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26269181                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2150168                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13659394                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12686578                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3329903                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94400                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33363510                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             174893658                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32194730                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16016481                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37915819                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11214986                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5104000                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16245045                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       831474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85430381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.531472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.336750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47514562     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3114768      3.65%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4648076      5.44%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3230836      3.78%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2261320      2.65%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2210005      2.59%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1341295      1.57%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2858029      3.35%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18251490     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85430381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.375363                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.039112                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34302887                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5343008                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36208945                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       528776                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9046759                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5421848                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     209489860                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9046759                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36226325                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         519436                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2049919                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34774983                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2812954                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     203263014                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1173293                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       956498                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    285121919                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    946179238                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    946179238                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175497085                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109624709                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36558                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17504                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8345471                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18635041                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9539834                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       112924                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3190183                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189412718                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34935                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        151310521                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       300698                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63152651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    193269340                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85430381                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.771156                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914523                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30620636     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16949967     19.84%     55.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12525746     14.66%     70.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8197906      9.60%     79.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8196231      9.59%     89.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3967411      4.64%     94.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3515228      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       656051      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       801205      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85430381                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         824250     71.28%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        163325     14.12%     85.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168729     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126577970     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1909439      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17433      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14876574      9.83%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7929105      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     151310521                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.764152                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1156304                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007642                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389508420                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252600708                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    147121726                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152466825                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       472632                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7231499                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6355                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2288273                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9046759                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         276553                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50685                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189447655                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       657909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18635041                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9539834                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17501                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1310726                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1168783                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2479509                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148528389                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13900006                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2782127                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21640682                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21107573                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7740676                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.731715                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             147184658                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            147121726                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95315743                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        270821575                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.715315                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351950                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102038627                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125776902                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63670936                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34868                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2167395                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76383622                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.646648                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.173096                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29302464     38.36%     38.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21832265     28.58%     66.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8245454     10.79%     77.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4619483      6.05%     83.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3925400      5.14%     88.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1755376      2.30%     91.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1683003      2.20%     93.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1142634      1.50%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3877543      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76383622                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102038627                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125776902                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18655093                       # Number of memory references committed
system.switch_cpus3.commit.loads             11403535                       # Number of loads committed
system.switch_cpus3.commit.membars              17434                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18248820                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113231611                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2601403                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3877543                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261953917                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          387948325                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 339149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102038627                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125776902                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102038627                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.840559                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.840559                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.189684                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.189684                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       667069414                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204680869                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      192519018                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34868                       # number of misc regfile writes
system.l2.replacements                          71130                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           926326                       # Total number of references to valid blocks.
system.l2.sampled_refs                          87514                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.584889                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            84.867257                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.985927                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3907.869712                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.744961                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3335.847376                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      2.705980                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3369.577877                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.231720                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1449.567174                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1395.201939                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            949.148199                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1192.644772                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            688.607105                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005180                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000121                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.238517                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000168                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.203604                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000165                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.205663                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000197                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.088475                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.085156                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.057931                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.072793                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.042029                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        74209                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35575                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        48846                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        25722                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  184352                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44679                       # number of Writeback hits
system.l2.Writeback_hits::total                 44679                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        74209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35575                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        48846                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        25722                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184352                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        74209                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35575                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        48846                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        25722                       # number of overall hits
system.l2.overall_hits::total                  184352                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21386                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        18528                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        23189                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7963                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 71122                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21386                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        18528                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        23189                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7963                       # number of demand (read+write) misses
system.l2.demand_misses::total                  71122                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21386                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        18528                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        23189                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7963                       # number of overall misses
system.l2.overall_misses::total                 71122                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       401006                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1183490531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       686189                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    998235173                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       613652                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1225146957                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       738113                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    437705205                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3847016826                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       401006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1183490531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       686189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    998235173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       613652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1225146957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       738113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    437705205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3847016826                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       401006                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1183490531                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       686189                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    998235173                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       613652                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1225146957                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       738113                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    437705205                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3847016826                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54103                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72035                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33685                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              255474                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44679                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44679                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95595                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54103                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72035                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33685                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               255474                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95595                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54103                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72035                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33685                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              255474                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.223715                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.342458                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.321913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.236396                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.278392                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.223715                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.342458                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.321913                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.236396                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.278392                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.223715                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.342458                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.321913                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.236396                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.278392                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 36455.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55339.499252                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45745.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53877.114259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        47204                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52833.108672                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43418.411765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 54967.374733                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54090.391524                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 36455.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55339.499252                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45745.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53877.114259                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        47204                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52833.108672                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43418.411765                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 54967.374733                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54090.391524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 36455.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55339.499252                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45745.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53877.114259                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        47204                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52833.108672                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43418.411765                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 54967.374733                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54090.391524                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16071                       # number of writebacks
system.l2.writebacks::total                     16071                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        18528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        23189                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7963                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            71122                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        18528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        23189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             71122                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        18528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        23189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            71122                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       337398                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1060881453                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       597864                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    890938500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       538753                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1091342835                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       640391                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    391710325                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3436987519                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       337398                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1060881453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       597864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    890938500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       538753                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1091342835                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       640391                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    391710325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3436987519                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       337398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1060881453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       597864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    890938500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       538753                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1091342835                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       640391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    391710325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3436987519                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.223715                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342458                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.321913                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.236396                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.278392                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.223715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.342458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.321913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.236396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.278392                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.223715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.342458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.321913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.236396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.278392                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 30672.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49606.352427                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39857.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48086.058938                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41442.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47062.953771                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37670.058824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49191.300389                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48325.237184                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 30672.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49606.352427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39857.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48086.058938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41442.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47062.953771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37670.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 49191.300389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48325.237184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 30672.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49606.352427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39857.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48086.058938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41442.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47062.953771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37670.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 49191.300389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48325.237184                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996552                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015682217                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843343.406534                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996552                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15674556                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15674556                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15674556                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15674556                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15674556                       # number of overall hits
system.cpu0.icache.overall_hits::total       15674556                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       490658                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       490658                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       490658                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       490658                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       490658                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       490658                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15674568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15674568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15674568                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15674568                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15674568                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15674568                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 40888.166667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 40888.166667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 40888.166667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 40888.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 40888.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 40888.166667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       412676                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       412676                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       412676                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       412676                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       412676                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       412676                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        37516                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        37516                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        37516                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        37516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        37516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        37516                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95595                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191900110                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95851                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2002.066854                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.503558                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.496442                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11635626                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11635626                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709495                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17145                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17145                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19345121                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19345121                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19345121                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19345121                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358063                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358063                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           30                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358093                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358093                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358093                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358093                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11309581736                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11309581736                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1092366                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1092366                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11310674102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11310674102                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11310674102                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11310674102                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11993689                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11993689                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19703214                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19703214                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19703214                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19703214                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029854                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029854                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018174                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018174                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018174                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018174                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31585.452102                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31585.452102                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36412.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36412.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31585.856473                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31585.856473                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31585.856473                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31585.856473                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16056                       # number of writebacks
system.cpu0.dcache.writebacks::total            16056                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262468                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262468                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           30                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262498                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262498                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262498                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262498                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95595                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95595                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95595                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95595                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1892828999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1892828999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1892828999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1892828999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1892828999                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1892828999                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004852                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004852                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004852                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004852                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19800.502108                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19800.502108                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19800.502108                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19800.502108                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19800.502108                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19800.502108                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993957                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929559668                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715054.738007                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993957                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18093678                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18093678                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18093678                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18093678                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18093678                       # number of overall hits
system.cpu1.icache.overall_hits::total       18093678                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       793925                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       793925                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       793925                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       793925                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       793925                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       793925                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18093694                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18093694                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18093694                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18093694                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18093694                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18093694                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49620.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49620.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49620.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49620.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49620.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49620.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       709543                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       709543                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       709543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       709543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       709543                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       709543                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47302.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47302.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47302.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47302.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47302.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47302.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54103                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232415082                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54359                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4275.558454                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.206265                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.793735                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828931                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171069                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22682463                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22682463                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4741702                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4741702                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10867                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10867                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10846                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10846                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27424165                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27424165                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27424165                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27424165                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182406                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182406                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182406                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182406                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182406                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182406                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8032379711                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8032379711                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8032379711                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8032379711                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8032379711                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8032379711                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22864869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22864869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4741702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4741702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10846                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27606571                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27606571                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27606571                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27606571                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007978                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007978                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006607                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006607                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006607                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006607                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44035.720925                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44035.720925                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44035.720925                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44035.720925                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44035.720925                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44035.720925                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9019                       # number of writebacks
system.cpu1.dcache.writebacks::total             9019                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128303                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128303                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128303                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128303                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128303                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54103                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54103                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54103                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54103                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54103                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54103                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1335060886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1335060886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1335060886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1335060886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1335060886                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1335060886                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24676.282018                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24676.282018                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24676.282018                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24676.282018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24676.282018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24676.282018                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997094                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020228304                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056911.903226                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997094                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15147549                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15147549                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15147549                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15147549                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15147549                       # number of overall hits
system.cpu2.icache.overall_hits::total       15147549                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       798310                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       798310                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       798310                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       798310                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       798310                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       798310                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15147565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15147565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15147565                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15147565                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15147565                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15147565                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49894.375000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49894.375000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49894.375000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49894.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49894.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49894.375000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       632887                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       632887                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       632887                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       632887                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       632887                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       632887                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48683.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48683.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48683.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48683.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48683.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48683.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72035                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181160657                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72291                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2505.991852                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.719208                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.280792                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901247                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098753                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10464631                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10464631                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6924495                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6924495                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21597                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21597                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16374                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16374                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17389126                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17389126                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17389126                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17389126                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154509                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154509                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154509                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154509                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154509                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154509                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5465469820                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5465469820                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5465469820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5465469820                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5465469820                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5465469820                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10619140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10619140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6924495                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6924495                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17543635                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17543635                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17543635                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17543635                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014550                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014550                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008807                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008807                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008807                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008807                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35373.148619                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35373.148619                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35373.148619                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35373.148619                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35373.148619                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35373.148619                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11978                       # number of writebacks
system.cpu2.dcache.writebacks::total            11978                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82474                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82474                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82474                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82474                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82474                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82474                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72035                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72035                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72035                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72035                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72035                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72035                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1697773665                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1697773665                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1697773665                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1697773665                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1697773665                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1697773665                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 23568.732769                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 23568.732769                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 23568.732769                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23568.732769                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 23568.732769                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23568.732769                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.015246                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022595591                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208629.786177                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.015246                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025665                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740409                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16245026                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16245026                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16245026                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16245026                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16245026                       # number of overall hits
system.cpu3.icache.overall_hits::total       16245026                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       915947                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       915947                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       915947                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       915947                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       915947                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       915947                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16245045                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16245045                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16245045                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16245045                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16245045                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16245045                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 48207.736842                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48207.736842                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 48207.736842                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48207.736842                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 48207.736842                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48207.736842                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       790454                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       790454                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       790454                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       790454                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       790454                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       790454                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46497.294118                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46497.294118                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 46497.294118                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46497.294118                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 46497.294118                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46497.294118                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33685                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164973965                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33941                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4860.610029                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.021664                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.978336                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902428                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097572                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10581673                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10581673                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7216691                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7216691                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17465                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17465                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17434                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17434                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17798364                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17798364                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17798364                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17798364                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        69466                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        69466                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        69466                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         69466                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        69466                       # number of overall misses
system.cpu3.dcache.overall_misses::total        69466                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2131417383                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2131417383                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2131417383                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2131417383                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2131417383                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2131417383                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10651139                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10651139                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7216691                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7216691                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17434                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17434                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17867830                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17867830                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17867830                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17867830                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006522                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006522                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003888                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003888                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003888                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003888                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30682.886347                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30682.886347                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 30682.886347                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 30682.886347                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 30682.886347                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 30682.886347                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7626                       # number of writebacks
system.cpu3.dcache.writebacks::total             7626                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35781                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35781                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35781                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35781                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35781                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35781                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33685                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33685                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33685                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33685                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33685                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    680123033                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    680123033                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    680123033                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    680123033                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    680123033                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    680123033                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20190.679323                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20190.679323                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 20190.679323                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20190.679323                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 20190.679323                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20190.679323                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
