/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire [22:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  reg [4:0] celloutsig_0_4z;
  reg [2:0] celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [25:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(celloutsig_0_23z & celloutsig_0_7z);
  assign celloutsig_1_15z = ~(celloutsig_1_4z & celloutsig_1_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_0z & celloutsig_1_15z);
  assign celloutsig_1_19z = ~(celloutsig_1_15z & celloutsig_1_9z[4]);
  assign celloutsig_0_8z = !(celloutsig_0_4z[0] ? celloutsig_0_2z : celloutsig_0_3z[0]);
  assign celloutsig_0_35z = ~((celloutsig_0_10z[2] | celloutsig_0_19z) & celloutsig_0_33z[3]);
  assign celloutsig_0_7z = ~((celloutsig_0_3z[1] | celloutsig_0_3z[2]) & celloutsig_0_5z[1]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_0z = in_data[48] | in_data[24];
  assign celloutsig_0_69z = celloutsig_0_39z | celloutsig_0_17z[11];
  assign celloutsig_0_25z = celloutsig_0_16z | celloutsig_0_1z[2];
  assign celloutsig_0_26z = celloutsig_0_24z[4] | celloutsig_0_9z[0];
  assign celloutsig_0_33z = in_data[6:2] + { celloutsig_0_22z[2:0], celloutsig_0_7z, celloutsig_0_27z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_9z } + { in_data[39], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z };
  reg [10:0] _15_;
  always_ff @(negedge clkin_data[160], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _15_ <= 11'h000;
    else _15_ <= celloutsig_0_20z[13:3];
  assign out_data[42:32] = _15_;
  always_ff @(posedge clkin_data[128], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_1z[0], celloutsig_0_4z };
  assign celloutsig_0_36z = celloutsig_0_18z / { 1'h1, celloutsig_0_17z[7:4], celloutsig_0_16z };
  assign celloutsig_0_39z = { celloutsig_0_9z[3:1], celloutsig_0_36z, celloutsig_0_24z, celloutsig_0_26z } == { celloutsig_0_38z, celloutsig_0_35z, celloutsig_0_31z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[186:182] == in_data[119:115];
  assign celloutsig_1_1z = in_data[107:100] >= { in_data[145:139], celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_1z[2:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z } && { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_23z = _00_[4:1] && celloutsig_0_11z[3:0];
  assign celloutsig_1_6z = { in_data[167:143], celloutsig_1_0z } % { 1'h1, in_data[188:173], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[94:91] % { 1'h1, in_data[76:75], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_9z[3], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_13z } % { 1'h1, _00_[3:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_3z = in_data[49:45] * { celloutsig_0_1z[0], celloutsig_0_1z };
  assign celloutsig_0_6z = in_data[60:34] !== { celloutsig_0_4z[4:1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_4z = celloutsig_1_1z !== in_data[146];
  assign celloutsig_0_37z = ~ { celloutsig_0_36z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_26z };
  assign celloutsig_0_24z = ~ { celloutsig_0_5z[2], _00_, celloutsig_0_16z };
  assign celloutsig_0_28z = ~ { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_22z };
  assign celloutsig_1_8z = | { celloutsig_1_3z, celloutsig_1_1z, in_data[178:165] };
  assign celloutsig_0_14z = ~^ { in_data[74:71], celloutsig_0_9z };
  assign celloutsig_0_19z = ~^ celloutsig_0_9z[3:0];
  assign celloutsig_0_38z = { celloutsig_0_37z[21:18], celloutsig_0_31z, celloutsig_0_9z } << celloutsig_0_37z[16:7];
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z } << { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_4z << celloutsig_0_9z;
  assign celloutsig_0_18z = _00_ << { in_data[95:93], celloutsig_0_5z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } ~^ { in_data[145:138], celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_6z[8:3] ~^ { celloutsig_1_6z[7:6], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_22z = { _00_[5:3], celloutsig_0_1z } ~^ in_data[67:61];
  assign celloutsig_0_17z = { celloutsig_0_1z[2:1], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_11z } ^ { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_4z = { celloutsig_0_3z[4:1], celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_5z = celloutsig_0_4z[3:1];
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_2z = { in_data[164], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_13z = ~((celloutsig_0_8z & celloutsig_0_4z[4]) | (celloutsig_0_11z[4] & celloutsig_0_3z[0]));
  assign celloutsig_0_27z = ~((celloutsig_0_9z[2] & celloutsig_0_25z) | (celloutsig_0_16z & celloutsig_0_14z));
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z };
endmodule
