# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pipeline_sources/control_pipeline.vhd" \
"../../../../Mips Processor.srcs/sim_control_pipeline/new/control_pipeline_testbench.vhd" \

# Do not sort compile order
nosort
