
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Wed Sep 20 17:00:12 2023
| Design       : sd_bmp_hdmi
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                        
***************************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           8  {sys_clk}                                                    
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3371           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  20.0000      {10.0000 20.0000}   Generated (sys_clk)      34           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)     826           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      52           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT3}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)     174           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                          
 DebugCore_JCLK                                 50.0000      {0.0000 25.0000}    Declared                202           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}              
 DebugCore_CAPTURE                              100.0000     {25.0000 75.0000}   Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}                 
=======================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ui_clk                    100.0000 MHz    144.0300 MHz        10.0000         6.9430          3.057
 ioclk1                    400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                            50.0000 MHz    294.2908 MHz        20.0000         3.3980         16.602
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    177.1793 MHz        20.0000         5.6440         14.356
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                           375.0938 MHz    528.2620 MHz         2.6660         1.8930          0.773
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            75.0019 MHz     84.3099 MHz        13.3330        11.8610          1.472
 DebugCore_JCLK             20.0000 MHz    127.1133 MHz        50.0000         7.8670         42.133
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       3.057       0.000              0          12372
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       2.318       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -4.545     -57.393             15             16
 ioclk1                 ioclk1                       1.698       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    16.602       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     7.077       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    14.356       0.000              0           2046
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.917       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     7.051       0.000              0             36
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.773       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.485       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     1.472       0.000              0            637
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    -2.315     -22.855             11             11
 DebugCore_JCLK         DebugCore_JCLK              23.753       0.000              0            621
 DebugCore_CAPTURE      DebugCore_JCLK              21.723       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE           45.948       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.124       0.000              0          12372
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -3.899      -3.899              1             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -3.941      -3.941              1             16
 ioclk1                 ioclk1                       0.444       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.340       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    10.000       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.114       0.000              0           2046
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.392       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     9.744       0.000              0             36
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.315       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.149       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.318       0.000              0            637
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.265       0.000              0             11
 DebugCore_JCLK         DebugCore_JCLK               0.259       0.000              0            621
 DebugCore_CAPTURE      DebugCore_JCLK              22.810       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE            1.810       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       5.257       0.000              0           1773
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       1.727       0.000              0           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    10.025       0.000              0            472
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.308       0.000              0            106
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    -4.784    -233.821             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    11.236       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.518       0.000              0           1773
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -3.489     -13.944              4           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.405       0.000              0            472
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     4.410       0.000              0            106
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     4.047       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.651       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.100       0.000              0           3371
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         9.380       0.000              0             34
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.102       0.000              0            826
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred        -0.184      -1.472              8             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         5.768       0.000              0            174
 DebugCore_JCLK                                     24.102       0.000              0            202
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       5.063       0.000              0          12372
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       4.543       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -2.302     -28.112             13             16
 ioclk1                 ioclk1                       1.836       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    17.546       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     8.010       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    15.996       0.000              0           2046
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     5.010       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     8.004       0.000              0             36
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     1.326       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     1.290       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     5.098       0.000              0            637
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.103       0.000              0             11
 DebugCore_JCLK         DebugCore_JCLK              24.125       0.000              0            621
 DebugCore_CAPTURE      DebugCore_JCLK              22.483       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE           47.499       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.109       0.000              0          12372
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -2.055      -2.055              1             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -2.056      -2.056              1             16
 ioclk1                 ioclk1                       0.380       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.265       0.000              0            124
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    10.130       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.153       0.000              0           2046
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.070       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     9.947       0.000              0             36
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.255       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.230       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.258       0.000              0            637
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     2.000       0.000              0             11
 DebugCore_JCLK         DebugCore_JCLK               0.254       0.000              0            621
 DebugCore_CAPTURE      DebugCore_JCLK              24.015       0.000              0            110
 DebugCore_JCLK         DebugCore_CAPTURE            1.211       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       6.679       0.000              0           1773
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       3.897       0.000              0           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    13.098       0.000              0            472
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     5.250       0.000              0            106
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    -1.696     -55.137             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    11.794       0.000              0             44
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.431       0.000              0           1773
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -1.777      -7.100              4           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.389       0.000              0            472
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.760       0.000              0            106
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     2.571       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.507       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.480       0.000              0           3371
 ioclk0                                              0.568       0.000              0              3
 ioclk1                                              0.568       0.000              0             18
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         9.504       0.000              0             34
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.282       0.000              0            826
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred         0.120       0.000              0             52
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         5.948       0.000              0            174
 DebugCore_JCLK                                     24.282       0.000              0            202
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.053
  Launch Clock Delay      :  8.585
  Clock Pessimism Removal :  1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.115       8.585         ntclkbufg_0      
 CLMA_238_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_238_92/Q2                    tco                   0.290       8.875 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.634       9.509         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_226_77/Y2                    td                    0.322       9.831 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.401      10.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_230_76/Y1                    td                    0.212      10.444 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.122      10.566         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8864
 CLMA_230_76/Y2                    td                    0.210      10.776 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.409      11.185         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMS_226_73/Y1                    td                    0.212      11.397 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.409      11.806         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMA_230_72/Y3                    td                    0.210      12.016 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/gateop_perm/Z
                                   net (fanout=10)       0.269      12.285         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_226_73/Y3                    td                    0.210      12.495 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.528      13.023         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7490
 CLMA_234_60/Y0                    td                    0.210      13.233 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.430      13.663         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7519
                                   td                    0.477      14.140 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.140         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMA_234_68/COUT                  td                    0.058      14.198 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.198         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_234_72/Y1                    td                    0.498      14.696 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.410      15.106         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7529
 CLMA_230_68/B4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.106         Logic Levels: 9  
                                                                                   Logic: 2.909ns(44.610%), Route: 3.612ns(55.390%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.736      17.053         ntclkbufg_0      
 CLMA_230_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.380      18.433                          
 clock uncertainty                                      -0.150      18.283                          

 Setup time                                             -0.120      18.163                          

 Data required time                                                 18.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.163                          
 Data arrival time                                                  15.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.092
  Launch Clock Delay      :  8.581
  Clock Pessimism Removal :  1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.111       8.581         ntclkbufg_0      
 CLMS_206_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_206_137/Q1                   tco                   0.289       8.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      1.300      10.170         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_198_96/Y3                    td                    0.459      10.629 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N110_5/gateop_perm/Z
                                   net (fanout=12)       1.175      11.804         u_ddr3_ctrl_top/rfifo_wen
                                   td                    0.288      12.092 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.092         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4741
 CLMA_146_132/COUT                 td                    0.058      12.150 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.150         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4743
 CLMA_146_136/Y1                   td                    0.498      12.648 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.589      13.237         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMS_134_137/Y0                   td                    0.210      13.447 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=3)        0.596      14.043         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_138_132/COUT                 td                    0.502      14.545 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.545         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.co [6]
 CLMA_138_136/Y0                   td                    0.159      14.704 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.121      14.825         _N13             
 CLMS_138_137/C2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2

 Data arrival time                                                  14.825         Logic Levels: 6  
                                                                                   Logic: 2.463ns(39.446%), Route: 3.781ns(60.554%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.775      17.092         ntclkbufg_0      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.380      18.472                          
 clock uncertainty                                      -0.150      18.322                          

 Setup time                                             -0.391      17.931                          

 Data required time                                                 17.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.931                          
 Data arrival time                                                  14.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.106                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.061
  Launch Clock Delay      :  8.585
  Clock Pessimism Removal :  1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.115       8.585         ntclkbufg_0      
 CLMA_238_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_238_92/Q2                    tco                   0.290       8.875 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.634       9.509         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_gate_vld
 CLMS_226_77/Y2                    td                    0.322       9.831 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.401      10.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_230_76/Y1                    td                    0.212      10.444 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.122      10.566         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8864
 CLMA_230_76/Y2                    td                    0.210      10.776 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.409      11.185         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMS_226_73/Y1                    td                    0.212      11.397 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.409      11.806         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMA_230_72/Y3                    td                    0.210      12.016 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/gateop_perm/Z
                                   net (fanout=10)       0.269      12.285         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMS_226_73/Y3                    td                    0.210      12.495 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.528      13.023         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7490
 CLMA_234_60/Y0                    td                    0.210      13.233 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.430      13.663         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7519
                                   td                    0.477      14.140 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.140         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMA_234_68/Y3                    td                    0.501      14.641 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.401      15.042         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7527
 CLMA_234_72/C4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.042         Logic Levels: 8  
                                                                                   Logic: 2.854ns(44.200%), Route: 3.603ns(55.800%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.744      17.061         ntclkbufg_0      
 CLMA_234_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.380      18.441                          
 clock uncertainty                                      -0.150      18.291                          

 Setup time                                             -0.123      18.168                          

 Data required time                                                 18.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.168                          
 Data arrival time                                                  15.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.126                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.628
  Launch Clock Delay      :  7.123
  Clock Pessimism Removal :  -1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.806       7.123         ntclkbufg_0      
 CLMA_234_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7]/opit_0_inv/CLK

 CLMA_234_128/Q3                   tco                   0.221       7.344 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[7]/opit_0_inv/Q
                                   net (fanout=7)        0.220       7.564         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg [7]
 CLMA_234_124/A4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.564         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.113%), Route: 0.220ns(49.887%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.158       8.628         ntclkbufg_0      
 CLMA_234_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.153       7.475                          
 clock uncertainty                                       0.000       7.475                          

 Hold time                                              -0.035       7.440                          

 Data required time                                                  7.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.440                          
 Data arrival time                                                   7.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_38/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.523
  Launch Clock Delay      :  7.031
  Clock Pessimism Removal :  -1.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.714       7.031         ntclkbufg_0      
 CLMA_178_160/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/CLK

 CLMA_178_160/Q3                   tco                   0.221       7.252 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/Q
                                   net (fanout=8)        0.089       7.341         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_cmd [2]
 CLMA_178_160/Y3                   td                    0.156       7.497 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N218_3/gateop_perm/Z
                                   net (fanout=2)        0.086       7.583         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cmd_act
 CLMS_178_161/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_38/ram16x1d/WD

 Data arrival time                                                   7.583         Logic Levels: 1  
                                                                                   Logic: 0.377ns(68.297%), Route: 0.175ns(31.703%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.053       8.523         ntclkbufg_0      
 CLMS_178_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_38/ram16x1d/WCLK
 clock pessimism                                        -1.461       7.062                          
 clock uncertainty                                       0.000       7.062                          

 Hold time                                               0.380       7.442                          

 Data required time                                                  7.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.442                          
 Data arrival time                                                   7.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_14/ram16x1d/WADM0
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.090  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.492
  Launch Clock Delay      :  7.022
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.705       7.022         ntclkbufg_0      
 CLMA_194_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_194_192/Q0                   tco                   0.222       7.244 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.397       7.641         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_182_185/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_14/ram16x1d/WADM0

 Data arrival time                                                   7.641         Logic Levels: 0  
                                                                                   Logic: 0.222ns(35.864%), Route: 0.397ns(64.136%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.022       8.492         ntclkbufg_0      
 CLMS_182_185/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_14/ram16x1d/WCLK
 clock pessimism                                        -1.380       7.112                          
 clock uncertainty                                       0.000       7.112                          

 Hold time                                               0.380       7.492                          

 Data required time                                                  7.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.492                          
 Data arrival time                                                   7.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.092  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.098
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.119       4.491         ntR1558          
 CLMA_146_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_146_117/Q0                   tco                   0.287       4.778 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.871       8.649         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_66_173/Y6CD                  td                    0.134       8.783 f       CLKROUTE_83/Z    
                                   net (fanout=1)        0.495       9.278         ntR1546          
 CLMS_66_201/Y6AB                  td                    0.132       9.410 f       CLKROUTE_82/Z    
                                   net (fanout=1)        0.805      10.215         ntR1545          
 CLMS_66_177/Y6CD                  td                    0.134      10.349 f       CLKROUTE_81/Z    
                                   net (fanout=1)        4.678      15.027         ntR1544          
 CLMA_150_120/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  15.027         Logic Levels: 3  
                                                                                   Logic: 0.687ns(6.521%), Route: 9.849ns(93.479%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.781      17.098         ntclkbufg_0      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.485      17.583                          
 clock uncertainty                                      -0.150      17.433                          

 Setup time                                             -0.088      17.345                          

 Data required time                                                 17.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.345                          
 Data arrival time                                                  15.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.102
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.119       4.491         ntR1558          
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK

 CLMA_146_116/Q3                   tco                   0.288       4.779 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.566       7.345         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [11]
 CLMA_70_48/Y6CD                   td                    0.149       7.494 r       CLKROUTE_58/Z    
                                   net (fanout=1)        0.458       7.952         ntR1521          
 CLMA_66_36/Y6CD                   td                    0.149       8.101 r       CLKROUTE_57/Z    
                                   net (fanout=1)        0.310       8.411         ntR1520          
 CLMA_74_36/Y6CD                   td                    0.149       8.560 r       CLKROUTE_56/Z    
                                   net (fanout=1)        0.460       9.020         ntR1519          
 CLMA_70_40/Y6CD                   td                    0.149       9.169 r       CLKROUTE_55/Z    
                                   net (fanout=1)        0.419       9.588         ntR1518          
 CLMA_70_36/Y6CD                   td                    0.149       9.737 r       CLKROUTE_54/Z    
                                   net (fanout=1)        0.790      10.527         ntR1517          
 CLMA_78_40/Y6CD                   td                    0.149      10.676 r       CLKROUTE_53/Z    
                                   net (fanout=1)        0.644      11.320         ntR1516          
 CLMA_66_44/Y6CD                   td                    0.149      11.469 r       CLKROUTE_52/Z    
                                   net (fanout=1)        0.776      12.245         ntR1515          
 CLMA_74_40/Y6CD                   td                    0.149      12.394 r       CLKROUTE_51/Z    
                                   net (fanout=1)        2.609      15.003         ntR1514          
 CLMA_146_121/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D

 Data arrival time                                                  15.003         Logic Levels: 8  
                                                                                   Logic: 1.480ns(14.079%), Route: 9.032ns(85.921%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.785      17.102         ntclkbufg_0      
 CLMA_146_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.485      17.587                          
 clock uncertainty                                      -0.150      17.437                          

 Setup time                                              0.029      17.466                          

 Data required time                                                 17.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.466                          
 Data arrival time                                                  15.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.102
  Launch Clock Delay      :  4.491
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.119       4.491         ntR1558          
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_146_116/Q0                   tco                   0.287       4.778 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.124       7.902         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_74_57/Y6AB                   td                    0.132       8.034 f       CLKROUTE_69/Z    
                                   net (fanout=1)        0.931       8.965         ntR1532          
 CLMA_66_44/Y6AB                   td                    0.132       9.097 f       CLKROUTE_68/Z    
                                   net (fanout=1)        0.445       9.542         ntR1531          
 CLMS_66_41/Y6AB                   td                    0.132       9.674 f       CLKROUTE_67/Z    
                                   net (fanout=1)        1.100      10.774         ntR1530          
 CLMA_70_44/Y6CD                   td                    0.134      10.908 f       CLKROUTE_66/Z    
                                   net (fanout=1)        0.271      11.179         ntR1529          
 CLMA_66_40/Y6CD                   td                    0.134      11.313 f       CLKROUTE_65/Z    
                                   net (fanout=1)        0.296      11.609         ntR1528          
 CLMA_74_41/Y6CD                   td                    0.134      11.743 f       CLKROUTE_64/Z    
                                   net (fanout=1)        1.032      12.775         ntR1527          
 CLMS_66_37/Y6CD                   td                    0.134      12.909 f       CLKROUTE_63/Z    
                                   net (fanout=1)        2.071      14.980         ntR1526          
 CLMA_146_121/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  14.980         Logic Levels: 7  
                                                                                   Logic: 1.219ns(11.622%), Route: 9.270ns(88.378%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.785      17.102         ntclkbufg_0      
 CLMA_146_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.485      17.587                          
 clock uncertainty                                      -0.150      17.437                          

 Setup time                                              0.029      17.466                          

 Data required time                                                 17.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.466                          
 Data arrival time                                                  14.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.597
  Launch Clock Delay      :  3.621
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.774       3.621         ntR1558          
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_113/Q0                   tco                   0.226       3.847 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.502       4.349         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_150_124/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   4.349         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.044%), Route: 0.502ns(68.956%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.127       8.597         ntclkbufg_0      
 CLMA_150_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -0.485       8.112                          
 clock uncertainty                                       0.150       8.262                          

 Hold time                                              -0.014       8.248                          

 Data required time                                                  8.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.248                          
 Data arrival time                                                   4.349                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.490  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.590
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.768       3.615         ntR1558          
 CLMA_146_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_146_109/Q1                   tco                   0.229       3.844 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.607       8.451         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_138_113/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   8.451         Logic Levels: 0  
                                                                                   Logic: 0.229ns(4.735%), Route: 4.607ns(95.265%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.120       8.590         ntclkbufg_0      
 CLMS_138_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.485       8.105                          
 clock uncertainty                                       0.150       8.255                          

 Hold time                                              -0.014       8.241                          

 Data required time                                                  8.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.241                          
 Data arrival time                                                   8.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.571
  Launch Clock Delay      :  3.615
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.768       3.615         ntR1558          
 CLMA_146_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_146_109/Q0                   tco                   0.226       3.841 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.762       8.603         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_154_108/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   8.603         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.531%), Route: 4.762ns(95.469%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.101       8.571         ntclkbufg_0      
 CLMA_154_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.485       8.086                          
 clock uncertainty                                       0.150       8.236                          

 Hold time                                              -0.014       8.222                          

 Data required time                                                  8.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.222                          
 Data arrival time                                                   8.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.091
  Launch Clock Delay      :  4.487
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.119      31.153         ntclkbufg_2      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_146_128/Q1                   tco                   0.289      31.442 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.044      32.486         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_82_108/Y6CD                  td                    0.134      32.620 f       CLKROUTE_46/Z    
                                   net (fanout=1)        0.632      33.252         ntR1509          
 CLMA_70_88/Y6CD                   td                    0.134      33.386 f       CLKROUTE_45/Z    
                                   net (fanout=1)        0.641      34.027         ntR1508          
 CLMA_70_56/Y6CD                   td                    0.134      34.161 f       CLKROUTE_44/Z    
                                   net (fanout=1)        0.446      34.607         ntR1507          
 CLMA_66_52/Y6CD                   td                    0.134      34.741 f       CLKROUTE_43/Z    
                                   net (fanout=1)        0.271      35.012         ntR1506          
 CLMS_70_49/Y6CD                   td                    0.134      35.146 f       CLKROUTE_42/Z    
                                   net (fanout=1)        0.769      35.915         ntR1505          
 CLMS_70_57/Y6AB                   td                    0.132      36.047 f       CLKROUTE_41/Z    
                                   net (fanout=1)        1.839      37.886         ntR1504          
 CLMA_66_56/Y6CD                   td                    0.134      38.020 f       CLKROUTE_40/Z    
                                   net (fanout=1)        3.799      41.819         ntR1503          
 CLMA_146_133/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  41.819         Logic Levels: 7  
                                                                                   Logic: 1.225ns(11.485%), Route: 9.441ns(88.515%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      35.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.774      37.091         ntclkbufg_0      
 CLMA_146_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.421      37.512                          
 clock uncertainty                                      -0.150      37.362                          

 Setup time                                             -0.088      37.274                          

 Data required time                                                 37.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.274                          
 Data arrival time                                                  41.819                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.107
  Launch Clock Delay      :  4.492
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.124      31.158         ntclkbufg_2      
 CLMA_146_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_146_120/Q1                   tco                   0.291      31.449 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.389      32.838         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMA_162_44/Y6CD                  td                    0.149      32.987 r       CLKROUTE_30/Z    
                                   net (fanout=1)        1.209      34.196         ntR1493          
 CLMS_222_41/Y6CD                  td                    0.149      34.345 r       CLKROUTE_29/Z    
                                   net (fanout=1)        4.130      38.475         ntR1492          
 CLMA_226_44/Y6CD                  td                    0.149      38.624 r       CLKROUTE_28/Z    
                                   net (fanout=1)        3.198      41.822         ntR1491          
 CLMA_146_124/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  41.822         Logic Levels: 3  
                                                                                   Logic: 0.738ns(6.920%), Route: 9.926ns(93.080%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      35.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.790      37.107         ntclkbufg_0      
 CLMA_146_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.421      37.528                          
 clock uncertainty                                      -0.150      37.378                          

 Setup time                                             -0.079      37.299                          

 Data required time                                                 37.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.299                          
 Data arrival time                                                  41.822                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.117
  Launch Clock Delay      :  4.494
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.126      31.160         ntclkbufg_2      
 CLMA_138_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_138_116/Q2                   tco                   0.289      31.449 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.867      33.316         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_186_48/Y6AB                  td                    0.132      33.448 f       CLKROUTE_92/Z    
                                   net (fanout=1)        0.991      34.439         ntR1555          
 CLMS_214_37/Y6AB                  td                    0.132      34.571 f       CLKROUTE_91/Z    
                                   net (fanout=1)        7.353      41.924         ntR1554          
 CLMS_134_125/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  41.924         Logic Levels: 2  
                                                                                   Logic: 0.553ns(5.137%), Route: 10.211ns(94.863%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      35.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.800      37.117         ntclkbufg_0      
 CLMS_134_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.421      37.538                          
 clock uncertainty                                      -0.150      37.388                          

 Setup time                                              0.029      37.417                          

 Data required time                                                 37.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.417                          
 Data arrival time                                                  41.924                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.599
  Launch Clock Delay      :  3.624
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.779       3.624         ntclkbufg_2      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.222       3.846 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.517       4.363         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMS_134_129/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                   4.363         Logic Levels: 0  
                                                                                   Logic: 0.222ns(30.041%), Route: 0.517ns(69.959%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.129       8.599         ntclkbufg_0      
 CLMS_134_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.421       8.178                          
 clock uncertainty                                       0.150       8.328                          

 Hold time                                              -0.024       8.304                          

 Data required time                                                  8.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.304                          
 Data arrival time                                                   4.363                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.941                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.550  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.601
  Launch Clock Delay      :  3.630
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.785       3.630         ntclkbufg_2      
 CLMA_146_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_146_120/Q0                   tco                   0.226       3.856 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.906       8.762         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_138_120/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   8.762         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.404%), Route: 4.906ns(95.596%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.131       8.601         ntclkbufg_0      
 CLMA_138_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.421       8.180                          
 clock uncertainty                                       0.150       8.330                          

 Hold time                                              -0.014       8.316                          

 Data required time                                                  8.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.316                          
 Data arrival time                                                   8.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.547  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.599
  Launch Clock Delay      :  3.631
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.786       3.631         ntclkbufg_2      
 CLMA_138_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_138_128/Q3                   tco                   0.226       3.857 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.010       8.867         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [12]
 CLMS_134_129/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                   8.867         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.316%), Route: 5.010ns(95.684%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.129       8.599         ntclkbufg_0      
 CLMS_134_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.421       8.178                          
 clock uncertainty                                       0.150       8.328                          

 Hold time                                               0.044       8.372                          

 Data required time                                                  8.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.372                          
 Data arrival time                                                   8.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.495                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.587
  Launch Clock Delay      :  4.449
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.083      14.449         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q1                    tco                   0.291      14.740 r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.447      15.187         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMS_134_77/Y1                    td                    0.468      15.655 r       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.551      16.206         u_sd_ctrl_top/u_sd_read/N264
 CLMA_130_85/Y1                    td                    0.288      16.494 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.413      16.907         u_sd_ctrl_top/u_sd_read/_N27170
                                   td                    0.477      17.384 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.384         u_sd_ctrl_top/u_sd_read/_N5597
 CLMA_134_80/COUT                  td                    0.058      17.442 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.442         u_sd_ctrl_top/u_sd_read/_N5599
                                   td                    0.058      17.500 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.500         u_sd_ctrl_top/u_sd_read/_N5601
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  17.500         Logic Levels: 3  
                                                                                   Logic: 1.640ns(53.753%), Route: 1.411ns(46.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      31.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.744      33.587         ntclkbufg_4      
 CLMA_134_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.832      34.419                          
 clock uncertainty                                      -0.150      34.269                          

 Setup time                                             -0.167      34.102                          

 Data required time                                                 34.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.102                          
 Data arrival time                                                  17.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.587
  Launch Clock Delay      :  4.449
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.083      14.449         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q1                    tco                   0.291      14.740 r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.447      15.187         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMS_134_77/Y1                    td                    0.468      15.655 r       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.551      16.206         u_sd_ctrl_top/u_sd_read/N264
 CLMA_130_85/Y1                    td                    0.288      16.494 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.413      16.907         u_sd_ctrl_top/u_sd_read/_N27170
                                   td                    0.477      17.384 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.384         u_sd_ctrl_top/u_sd_read/_N5597
 CLMA_134_80/COUT                  td                    0.058      17.442 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.442         u_sd_ctrl_top/u_sd_read/_N5599
 CLMA_134_84/CIN                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                  17.442         Logic Levels: 3  
                                                                                   Logic: 1.582ns(52.857%), Route: 1.411ns(47.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      31.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.744      33.587         ntclkbufg_4      
 CLMA_134_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.832      34.419                          
 clock uncertainty                                      -0.150      34.269                          

 Setup time                                             -0.170      34.099                          

 Data required time                                                 34.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.099                          
 Data arrival time                                                  17.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.657                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.582
  Launch Clock Delay      :  4.449
  Clock Pessimism Removal :  0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.083      14.449         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q1                    tco                   0.291      14.740 r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.447      15.187         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMS_134_77/Y1                    td                    0.468      15.655 r       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.551      16.206         u_sd_ctrl_top/u_sd_read/N264
 CLMA_130_85/Y1                    td                    0.288      16.494 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.413      16.907         u_sd_ctrl_top/u_sd_read/_N27170
                                   td                    0.477      17.384 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      17.384         u_sd_ctrl_top/u_sd_read/_N5597
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                  17.384         Logic Levels: 2  
                                                                                   Logic: 1.524ns(51.925%), Route: 1.411ns(48.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      31.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      31.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.739      33.582         ntclkbufg_4      
 CLMA_134_80/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.832      34.414                          
 clock uncertainty                                      -0.150      34.264                          

 Setup time                                             -0.150      34.114                          

 Data required time                                                 34.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.114                          
 Data arrival time                                                  17.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  3.582
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.739      13.582         ntclkbufg_4      
 CLMS_134_81/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_134_81/Q3                    tco                   0.221      13.803 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085      13.888         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [3]
 CLMS_134_81/D4                                                            f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.888         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.078      14.444         ntclkbufg_4      
 CLMS_134_81/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.862      13.582                          
 clock uncertainty                                       0.000      13.582                          

 Hold time                                              -0.034      13.548                          

 Data required time                                                 13.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.548                          
 Data arrival time                                                  13.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.446
  Launch Clock Delay      :  3.584
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.741      13.584         ntclkbufg_4      
 CLMA_138_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK

 CLMA_138_84/Q0                    tco                   0.222      13.806 f       u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085      13.891         u_sd_ctrl_top/u_sd_read/rx_data_t [11]
 CLMA_138_84/B4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.891         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.080      14.446         ntclkbufg_4      
 CLMA_138_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861      13.585                          
 clock uncertainty                                       0.000      13.585                          

 Hold time                                              -0.035      13.550                          

 Data required time                                                 13.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.550                          
 Data arrival time                                                  13.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.435
  Launch Clock Delay      :  3.573
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.730      13.573         ntclkbufg_4      
 CLMA_138_76/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK

 CLMA_138_76/Q1                    tco                   0.224      13.797 f       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085      13.882         u_sd_ctrl_top/u_sd_read/rx_data_t [7]
 CLMA_138_76/C4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.882         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.069      14.435         ntclkbufg_4      
 CLMA_138_76/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861      13.574                          
 clock uncertainty                                       0.000      13.574                          

 Hold time                                              -0.034      13.540                          

 Data required time                                                 13.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.540                          
 Data arrival time                                                  13.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.584
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.089       4.461         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.289       4.750 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.269       5.019         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_138_88/Y3                    td                    0.210       5.229 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.452       5.681         u_sd_ctrl_top/u_sd_read/N262
 CLMA_138_76/CECO                  td                    0.184       5.865 r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.865         ntR898           
 CLMA_138_80/CECO                  td                    0.184       6.049 r       u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.049         ntR897           
 CLMA_138_84/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.049         Logic Levels: 3  
                                                                                   Logic: 0.867ns(54.597%), Route: 0.721ns(45.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.741      13.584         ntclkbufg_4      
 CLMA_138_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      14.005                          
 clock uncertainty                                      -0.150      13.855                          

 Setup time                                             -0.729      13.126                          

 Data required time                                                 13.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.126                          
 Data arrival time                                                   6.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.584
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.089       4.461         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.289       4.750 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.269       5.019         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_138_88/Y3                    td                    0.210       5.229 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.452       5.681         u_sd_ctrl_top/u_sd_read/N262
 CLMA_138_76/CECO                  td                    0.184       5.865 r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.865         ntR898           
 CLMA_138_80/CECO                  td                    0.184       6.049 r       u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.049         ntR897           
 CLMA_138_84/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.049         Logic Levels: 3  
                                                                                   Logic: 0.867ns(54.597%), Route: 0.721ns(45.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.741      13.584         ntclkbufg_4      
 CLMA_138_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      14.005                          
 clock uncertainty                                      -0.150      13.855                          

 Setup time                                             -0.729      13.126                          

 Data required time                                                 13.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.126                          
 Data arrival time                                                   6.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.456  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.584
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.089       4.461         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.289       4.750 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.269       5.019         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_138_88/Y3                    td                    0.210       5.229 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.452       5.681         u_sd_ctrl_top/u_sd_read/N262
 CLMA_138_76/CECO                  td                    0.184       5.865 r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.865         ntR898           
 CLMA_138_80/CECO                  td                    0.184       6.049 r       u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.049         ntR897           
 CLMA_138_84/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.049         Logic Levels: 3  
                                                                                   Logic: 0.867ns(54.597%), Route: 0.721ns(45.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.741      13.584         ntclkbufg_4      
 CLMA_138_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      14.005                          
 clock uncertainty                                      -0.150      13.855                          

 Setup time                                             -0.729      13.126                          

 Data required time                                                 13.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.126                          
 Data arrival time                                                   6.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.750      23.597         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.222      23.819 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.324      24.143         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_134_85/B4                                                            f       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4

 Data arrival time                                                  24.143         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.659%), Route: 0.324ns(59.341%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.083      14.449         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      14.028                          
 clock uncertainty                                       0.150      14.178                          

 Hold time                                              -0.035      14.143                          

 Data required time                                                 14.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.143                          
 Data arrival time                                                  24.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.437  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.750      23.597         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.222      23.819 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.218      24.037         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_138_88/Y3                    td                    0.156      24.193 f       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.210      24.403         u_sd_ctrl_top/u_sd_read/N262
 CLMS_134_89/CE                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.403         Logic Levels: 1  
                                                                                   Logic: 0.378ns(46.898%), Route: 0.428ns(53.102%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.089      14.455         ntclkbufg_4      
 CLMS_134_89/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      14.034                          
 clock uncertainty                                       0.150      14.184                          

 Hold time                                              -0.220      13.964                          

 Data required time                                                 13.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.964                          
 Data arrival time                                                  24.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.437  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.455
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.750      23.597         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.222      23.819 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.218      24.037         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_138_88/Y3                    td                    0.156      24.193 f       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.210      24.403         u_sd_ctrl_top/u_sd_read/N262
 CLMS_134_89/CE                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.403         Logic Levels: 1  
                                                                                   Logic: 0.378ns(46.898%), Route: 0.428ns(53.102%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.089      14.455         ntclkbufg_4      
 CLMS_134_89/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      14.034                          
 clock uncertainty                                       0.150      14.184                          

 Hold time                                              -0.220      13.964                          

 Data required time                                                 13.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.964                          
 Data arrival time                                                  24.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK
Endpoint    : u_sd_read_photo/ddr_flow_cnt_reg[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.605
  Launch Clock Delay      :  4.493
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.121       4.493         ntR1558          
 CLMS_150_121/CLK                                                          r       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK

 CLMS_150_121/Q2                   tco                   0.290       4.783 r       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.576       5.359         u_sd_read_photo/ddr_wr_cnt [23]
 CLMA_154_100/Y1                   td                    0.460       5.819 r       u_sd_read_photo/N110_8/gateop_perm/Z
                                   net (fanout=1)        0.493       6.312         u_sd_read_photo/_N41189
 CLMA_154_116/Y1                   td                    0.212       6.524 r       u_sd_read_photo/N110_21/gateop_perm/Z
                                   net (fanout=1)        0.552       7.076         u_sd_read_photo/_N41202
 CLMA_158_108/Y1                   td                    0.304       7.380 r       u_sd_read_photo/N110_24/gateop_perm/Z
                                   net (fanout=24)       0.677       8.057         u_sd_read_photo/N110
 CLMS_138_97/Y0                    td                    0.320       8.377 r       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.265       8.642         u_sd_read_photo/N319
 CLMS_138_97/Y3                    td                    0.197       8.839 f       u_sd_read_photo/N323_3/gateop_perm/Z
                                   net (fanout=3)        0.395       9.234         u_sd_read_photo/N323
 CLMS_138_97/CE                                                            f       u_sd_read_photo/ddr_flow_cnt_reg[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.234         Logic Levels: 5  
                                                                                   Logic: 1.783ns(37.608%), Route: 2.958ns(62.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.758      23.605         ntR1558          
 CLMS_138_97/CLK                                                           r       u_sd_read_photo/ddr_flow_cnt_reg[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      24.357                          
 clock uncertainty                                      -0.150      24.207                          

 Setup time                                             -0.617      23.590                          

 Data required time                                                 23.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.590                          
 Data arrival time                                                   9.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK
Endpoint    : u_sd_read_photo/ddr_flow_cnt_reg[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.605
  Launch Clock Delay      :  4.493
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.121       4.493         ntR1558          
 CLMS_150_121/CLK                                                          r       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK

 CLMS_150_121/Q2                   tco                   0.290       4.783 r       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.576       5.359         u_sd_read_photo/ddr_wr_cnt [23]
 CLMA_154_100/Y1                   td                    0.460       5.819 r       u_sd_read_photo/N110_8/gateop_perm/Z
                                   net (fanout=1)        0.493       6.312         u_sd_read_photo/_N41189
 CLMA_154_116/Y1                   td                    0.212       6.524 r       u_sd_read_photo/N110_21/gateop_perm/Z
                                   net (fanout=1)        0.552       7.076         u_sd_read_photo/_N41202
 CLMA_158_108/Y1                   td                    0.304       7.380 r       u_sd_read_photo/N110_24/gateop_perm/Z
                                   net (fanout=24)       0.677       8.057         u_sd_read_photo/N110
 CLMS_138_97/Y0                    td                    0.320       8.377 r       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.265       8.642         u_sd_read_photo/N319
 CLMS_138_97/Y3                    td                    0.197       8.839 f       u_sd_read_photo/N323_3/gateop_perm/Z
                                   net (fanout=3)        0.395       9.234         u_sd_read_photo/N323
 CLMS_138_97/CE                                                            f       u_sd_read_photo/ddr_flow_cnt_reg[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.234         Logic Levels: 5  
                                                                                   Logic: 1.783ns(37.608%), Route: 2.958ns(62.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.758      23.605         ntR1558          
 CLMS_138_97/CLK                                                           r       u_sd_read_photo/ddr_flow_cnt_reg[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      24.357                          
 clock uncertainty                                      -0.150      24.207                          

 Setup time                                             -0.617      23.590                          

 Data required time                                                 23.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.590                          
 Data arrival time                                                   9.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK
Endpoint    : u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.605
  Launch Clock Delay      :  4.493
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.121       4.493         ntR1558          
 CLMS_150_121/CLK                                                          r       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK

 CLMS_150_121/Q2                   tco                   0.290       4.783 r       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.576       5.359         u_sd_read_photo/ddr_wr_cnt [23]
 CLMA_154_100/Y1                   td                    0.460       5.819 r       u_sd_read_photo/N110_8/gateop_perm/Z
                                   net (fanout=1)        0.493       6.312         u_sd_read_photo/_N41189
 CLMA_154_116/Y1                   td                    0.212       6.524 r       u_sd_read_photo/N110_21/gateop_perm/Z
                                   net (fanout=1)        0.552       7.076         u_sd_read_photo/_N41202
 CLMA_158_108/Y1                   td                    0.304       7.380 r       u_sd_read_photo/N110_24/gateop_perm/Z
                                   net (fanout=24)       0.677       8.057         u_sd_read_photo/N110
 CLMS_138_97/Y0                    td                    0.320       8.377 r       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.265       8.642         u_sd_read_photo/N319
 CLMS_138_97/Y3                    td                    0.197       8.839 f       u_sd_read_photo/N323_3/gateop_perm/Z
                                   net (fanout=3)        0.395       9.234         u_sd_read_photo/N323
 CLMS_138_97/CE                                                            f       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                   9.234         Logic Levels: 5  
                                                                                   Logic: 1.783ns(37.608%), Route: 2.958ns(62.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.758      23.605         ntR1558          
 CLMS_138_97/CLK                                                           r       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      24.357                          
 clock uncertainty                                      -0.150      24.207                          

 Setup time                                             -0.617      23.590                          

 Data required time                                                 23.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.590                          
 Data arrival time                                                   9.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[26]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.508
  Launch Clock Delay      :  3.654
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.807       3.654         ntR1558          
 CLMS_126_125/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK

 CLMS_126_125/Y0                   tco                   0.284       3.938 f       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/Q
                                   net (fanout=1)        0.212       4.150         u_CORES/u_debug_core_0/trig0_d1 [26]
 CLMS_126_129/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[26]/opit_0/D

 Data arrival time                                                   4.150         Logic Levels: 0  
                                                                                   Logic: 0.284ns(57.258%), Route: 0.212ns(42.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.136       4.508         ntR1558          
 CLMS_126_129/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[26]/opit_0/CLK
 clock pessimism                                        -0.525       3.983                          
 clock uncertainty                                       0.000       3.983                          

 Hold time                                               0.053       4.036                          

 Data required time                                                  4.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.036                          
 Data arrival time                                                   4.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][34]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.523
  Launch Clock Delay      :  3.646
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.799       3.646         ntR1558          
 CLMA_114_128/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][34]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_128/Q3                   tco                   0.221       3.867 f       u_CORES/u_debug_core_0/data_pipe[1][34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.212       4.079         u_CORES/u_debug_core_0/data_pipe[1] [34]
 CLMA_114_124/A4                                                           f       u_CORES/u_debug_core_0/data_pipe[2][34]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.079         Logic Levels: 0  
                                                                                   Logic: 0.221ns(51.039%), Route: 0.212ns(48.961%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.151       4.523         ntR1558          
 CLMA_114_124/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][34]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       3.998                          
 clock uncertainty                                       0.000       3.998                          

 Hold time                                              -0.035       3.963                          

 Data required time                                                  3.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.963                          
 Data arrival time                                                   4.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[24]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.796       3.643         ntR1558          
 CLMS_126_129/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[24]/opit_0/CLK

 CLMS_126_129/Q2                   tco                   0.224       3.867 f       u_CORES/u_debug_core_0/trig0_d2[24]/opit_0/Q
                                   net (fanout=1)        0.215       4.082         u_CORES/u_debug_core_0/trig0_d2 [24]
 CLMA_126_124/C4                                                           f       u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.082         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.025%), Route: 0.215ns(48.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.147       4.519         ntR1558          
 CLMA_126_124/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       3.994                          
 clock uncertainty                                       0.000       3.994                          

 Hold time                                              -0.034       3.960                          

 Data required time                                                  3.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.960                          
 Data arrival time                                                   4.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.122                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.460  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  8.564
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.094      18.564         ntclkbufg_0      
 CLMS_226_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_85/Q0                    tco                   0.289      18.853 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.655      19.508         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_226_57/Y2                    td                    0.286      19.794 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.556      20.350         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_222_53/Y0                    td                    0.210      20.560 r       _N6523_inv/gateop_perm/Z
                                   net (fanout=8)        0.850      21.410         _N6523           
                                   td                    0.477      21.887 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.887         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4954
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  21.887         Logic Levels: 2  
                                                                                   Logic: 1.262ns(37.978%), Route: 2.061ns(62.022%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.732      23.579         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_226_52/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.525      24.104                          
 clock uncertainty                                      -0.150      23.954                          

 Setup time                                             -0.150      23.804                          

 Data required time                                                 23.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.804                          
 Data arrival time                                                  21.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/I02
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.460  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  8.564
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.094      18.564         ntclkbufg_0      
 CLMS_226_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_85/Q0                    tco                   0.289      18.853 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.655      19.508         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_226_57/Y2                    td                    0.286      19.794 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.556      20.350         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_222_53/Y0                    td                    0.210      20.560 r       _N6523_inv/gateop_perm/Z
                                   net (fanout=8)        0.850      21.410         _N6523           
 CLMA_226_52/A2                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/I02

 Data arrival time                                                  21.410         Logic Levels: 2  
                                                                                   Logic: 0.785ns(27.583%), Route: 2.061ns(72.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.732      23.579         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_226_52/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.525      24.104                          
 clock uncertainty                                      -0.150      23.954                          

 Setup time                                             -0.388      23.566                          

 Data required time                                                 23.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.566                          
 Data arrival time                                                  21.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.460  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  8.564
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.094      18.564         ntclkbufg_0      
 CLMS_226_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_85/Q0                    tco                   0.289      18.853 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.655      19.508         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_226_57/Y2                    td                    0.286      19.794 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.556      20.350         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_222_53/Y0                    td                    0.210      20.560 r       _N6523_inv/gateop_perm/Z
                                   net (fanout=8)        0.413      20.973         _N6523           
                                   td                    0.474      21.447 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.447         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4950
 CLMA_226_48/COUT                  td                    0.058      21.505 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      21.505         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4952
 CLMA_226_52/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  21.505         Logic Levels: 3  
                                                                                   Logic: 1.317ns(44.781%), Route: 1.624ns(55.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.732      23.579         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_226_52/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.525      24.104                          
 clock uncertainty                                      -0.150      23.954                          

 Setup time                                             -0.170      23.784                          

 Data required time                                                 23.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.784                          
 Data arrival time                                                  21.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.486
  Launch Clock Delay      :  7.089
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.772      27.089         ntclkbufg_0      
 CLMS_154_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_154_117/Q1                   tco                   0.229      27.318 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211      27.529         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_158_120/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  27.529         Logic Levels: 0  
                                                                                   Logic: 0.229ns(52.045%), Route: 0.211ns(47.955%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.114      24.486         ntR1558          
 CLMA_158_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.485      24.001                          
 clock uncertainty                                       0.150      24.151                          

 Hold time                                              -0.014      24.137                          

 Data required time                                                 24.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.137                          
 Data arrival time                                                  27.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.490
  Launch Clock Delay      :  7.104
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.787      27.104         ntclkbufg_0      
 CLMS_150_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_150_125/Q2                   tco                   0.228      27.332 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.215      27.547         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMS_154_121/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  27.547         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.467%), Route: 0.215ns(48.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.118      24.490         ntR1558          
 CLMS_154_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.485      24.005                          
 clock uncertainty                                       0.150      24.155                          

 Hold time                                              -0.014      24.141                          

 Data required time                                                 24.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.141                          
 Data arrival time                                                  27.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.478
  Launch Clock Delay      :  7.089
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.772      27.089         ntclkbufg_0      
 CLMS_154_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMS_154_117/Q2                   tco                   0.228      27.317 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.231      27.548         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_154_112/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  27.548         Logic Levels: 0  
                                                                                   Logic: 0.228ns(49.673%), Route: 0.231ns(50.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.106      24.478         ntR1558          
 CLMA_154_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.485      23.993                          
 clock uncertainty                                       0.150      24.143                          

 Hold time                                              -0.014      24.129                          

 Data required time                                                 24.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.129                          
 Data arrival time                                                  27.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.422  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.606
  Launch Clock Delay      :  4.449
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.083      14.449         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q3                    tco                   0.288      14.737 r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.442      15.179         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_134_92/Y2                    td                    0.322      15.501 r       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.119      15.620         u_sd_ctrl_top/u_sd_read/_N41254
 CLMA_134_92/Y0                    td                    0.196      15.816 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.393      16.209         u_sd_ctrl_top/u_sd_read/N388
 CLMA_130_93/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.209         Logic Levels: 2  
                                                                                   Logic: 0.806ns(45.795%), Route: 0.954ns(54.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.759      23.606         ntR1558          
 CLMA_130_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      24.027                          
 clock uncertainty                                      -0.150      23.877                          

 Setup time                                             -0.617      23.260                          

 Data required time                                                 23.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.260                          
 Data arrival time                                                  16.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.422  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.606
  Launch Clock Delay      :  4.449
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.083      14.449         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q3                    tco                   0.288      14.737 r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.442      15.179         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_134_92/Y2                    td                    0.322      15.501 r       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.119      15.620         u_sd_ctrl_top/u_sd_read/_N41254
 CLMA_134_92/Y0                    td                    0.196      15.816 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.393      16.209         u_sd_ctrl_top/u_sd_read/N388
 CLMA_130_93/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.209         Logic Levels: 2  
                                                                                   Logic: 0.806ns(45.795%), Route: 0.954ns(54.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.759      23.606         ntR1558          
 CLMA_130_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      24.027                          
 clock uncertainty                                      -0.150      23.877                          

 Setup time                                             -0.617      23.260                          

 Data required time                                                 23.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.260                          
 Data arrival time                                                  16.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.422  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.606
  Launch Clock Delay      :  4.449
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT1               td                    0.101      11.823 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543      12.366         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      12.366 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.083      14.449         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q3                    tco                   0.288      14.737 r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.442      15.179         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_134_92/Y2                    td                    0.322      15.501 r       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.119      15.620         u_sd_ctrl_top/u_sd_read/_N41254
 CLMA_134_92/Y0                    td                    0.196      15.816 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.393      16.209         u_sd_ctrl_top/u_sd_read/N388
 CLMA_130_93/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.209         Logic Levels: 2  
                                                                                   Logic: 0.806ns(45.795%), Route: 0.954ns(54.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.759      23.606         ntR1558          
 CLMA_130_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      24.027                          
 clock uncertainty                                      -0.150      23.877                          

 Setup time                                             -0.617      23.260                          

 Data required time                                                 23.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.260                          
 Data arrival time                                                  16.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.447  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  3.576
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.733      13.576         ntclkbufg_4      
 CLMS_134_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK

 CLMS_134_77/Q0                    tco                   0.226      13.802 r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.101      13.903         u_sd_ctrl_top/u_sd_read/rx_data_t [5]
 CLMA_134_76/M0                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_data[5]/opit_0/D

 Data arrival time                                                  13.903         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.072       4.444         ntR1558          
 CLMA_134_76/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[5]/opit_0/CLK
 clock pessimism                                        -0.421       4.023                          
 clock uncertainty                                       0.150       4.173                          

 Hold time                                              -0.014       4.159                          

 Data required time                                                  4.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.159                          
 Data arrival time                                                  13.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.744                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_en/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.451  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.459
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.744      13.587         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q0                    tco                   0.226      13.813 r       u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.215      14.028         u_sd_ctrl_top/u_sd_read/rx_en_t
 CLMA_130_84/M0                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_en/opit_0/D

 Data arrival time                                                  14.028         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.087       4.459         ntR1558          
 CLMA_130_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_en/opit_0/CLK
 clock pessimism                                        -0.421       4.038                          
 clock uncertainty                                       0.150       4.188                          

 Hold time                                              -0.014       4.174                          

 Data required time                                                  4.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.174                          
 Data arrival time                                                  14.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.459
  Launch Clock Delay      :  3.593
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT1               td                    0.096      11.397 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446      11.843         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.843 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.750      13.593         ntclkbufg_4      
 CLMS_134_89/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CLK

 CLMS_134_89/Q2                    tco                   0.228      13.821 r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.215      14.036         u_sd_ctrl_top/u_sd_read/rx_data_t [2]
 CLMA_130_85/M1                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_data[2]/opit_0/D

 Data arrival time                                                  14.036         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.467%), Route: 0.215ns(48.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.087       4.459         ntR1558          
 CLMA_130_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[2]/opit_0/CLK
 clock pessimism                                        -0.421       4.038                          
 clock uncertainty                                       0.150       4.188                          

 Hold time                                              -0.014       4.174                          

 Data required time                                                  4.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.174                          
 Data arrival time                                                  14.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.862                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.624
  Launch Clock Delay      :  4.469
  Clock Pessimism Removal :  0.751

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.093       4.469         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q0                     tco                   0.289       4.758 r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.120       4.878         u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift [0]
 CLMS_178_9/Y0                     td                    0.285       5.163 r       u_hdmi_top/u_rgb2dvi_0/serializer_g/N29/gateop/Z
                                   net (fanout=1)        0.778       5.941         u_hdmi_top/u_rgb2dvi_0/serializer_g/N29
 IOL_155_5/TX_DATA[0]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   5.941         Logic Levels: 1  
                                                                                   Logic: 0.574ns(38.995%), Route: 0.898ns(61.005%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       4.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       4.518         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.518 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.772       6.290         ntclkbufg_3      
 IOL_155_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.751       7.041                          
 clock uncertainty                                      -0.150       6.891                          

 Setup time                                             -0.177       6.714                          

 Data required time                                                  6.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.714                          
 Data arrival time                                                   5.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.619
  Launch Clock Delay      :  4.475
  Clock Pessimism Removal :  0.751

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.475         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q2                     tco                   0.290       4.765 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.948       5.713         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [2]
 CLMA_194_8/A3                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.713         Logic Levels: 0  
                                                                                   Logic: 0.290ns(23.425%), Route: 0.948ns(76.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       4.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       4.518         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.518 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.767       6.285         ntclkbufg_3      
 CLMA_194_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.751       7.036                          
 clock uncertainty                                      -0.150       6.886                          

 Setup time                                             -0.397       6.489                          

 Data required time                                                  6.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.489                          
 Data arrival time                                                   5.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.619
  Launch Clock Delay      :  4.475
  Clock Pessimism Removal :  0.751

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.475         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q2                     tco                   0.290       4.765 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.948       5.713         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [2]
 CLMS_194_9/A3                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.713         Logic Levels: 0  
                                                                                   Logic: 0.290ns(23.425%), Route: 0.948ns(76.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       4.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       4.518         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       4.518 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.767       6.285         ntclkbufg_3      
 CLMS_194_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.751       7.036                          
 clock uncertainty                                      -0.150       6.886                          

 Setup time                                             -0.397       6.489                          

 Data required time                                                  6.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.489                          
 Data arrival time                                                   5.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.776                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.486
  Launch Clock Delay      :  3.622
  Clock Pessimism Removal :  -0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       1.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       1.852         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.852 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.770       3.622         ntclkbufg_3      
 CLMA_198_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_198_8/Q1                     tco                   0.224       3.846 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.088       3.934         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [2]
 CLMS_198_9/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.934         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.110       4.486         ntclkbufg_3      
 CLMS_198_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.833       3.653                          
 clock uncertainty                                       0.000       3.653                          

 Hold time                                              -0.034       3.619                          

 Data required time                                                  3.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.619                          
 Data arrival time                                                   3.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.475
  Launch Clock Delay      :  3.612
  Clock Pessimism Removal :  -0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       1.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       1.852         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.852 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.760       3.612         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q0                     tco                   0.222       3.834 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.101       3.935         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [0]
 CLMA_186_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.935         Logic Levels: 0  
                                                                                   Logic: 0.222ns(68.731%), Route: 0.101ns(31.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.475         ntclkbufg_3      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.833       3.642                          
 clock uncertainty                                       0.000       3.642                          

 Hold time                                              -0.035       3.607                          

 Data required time                                                  3.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.607                          
 Data arrival time                                                   3.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.475
  Launch Clock Delay      :  3.612
  Clock Pessimism Removal :  -0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105       1.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446       1.852         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.852 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.760       3.612         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q1                     tco                   0.224       3.836 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.101       3.937         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [1]
 CLMA_186_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.937         Logic Levels: 0  
                                                                                   Logic: 0.224ns(68.923%), Route: 0.101ns(31.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.475         ntclkbufg_3      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.833       3.642                          
 clock uncertainty                                       0.000       3.642                          

 Hold time                                              -0.034       3.608                          

 Data required time                                                  3.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.608                          
 Data arrival time                                                   3.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.609
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.093      31.127         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.291      31.418 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.927      32.345         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_166_8/RS                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.345         Logic Levels: 0  
                                                                                   Logic: 0.291ns(23.892%), Route: 0.927ns(76.108%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105      30.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446      31.178         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.178 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.757      32.935         ntclkbufg_3      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.356                          
 clock uncertainty                                      -0.150      33.206                          

 Setup time                                             -0.376      32.830                          

 Data required time                                                 32.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.830                          
 Data arrival time                                                  32.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.613
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.093      31.127         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.291      31.418 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.788      32.206         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_194_13/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.206         Logic Levels: 0  
                                                                                   Logic: 0.291ns(26.969%), Route: 0.788ns(73.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105      30.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446      31.178         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.178 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.761      32.939         ntclkbufg_3      
 CLMS_194_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.360                          
 clock uncertainty                                      -0.150      33.210                          

 Setup time                                             -0.376      32.834                          

 Data required time                                                 32.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.834                          
 Data arrival time                                                  32.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.628                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.613
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      28.491 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      29.034         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.034 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.093      31.127         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.291      31.418 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.788      32.206         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_194_13/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.206         Logic Levels: 0  
                                                                                   Logic: 0.291ns(26.969%), Route: 0.788ns(73.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N23             
 PLL_122_55/CLK_OUT3               td                    0.105      30.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.446      31.178         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      31.178 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.761      32.939         ntclkbufg_3      
 CLMS_194_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.360                          
 clock uncertainty                                      -0.150      33.210                          

 Setup time                                             -0.376      32.834                          

 Data required time                                                 32.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.834                          
 Data arrival time                                                  32.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.628                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.455  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.472
  Launch Clock Delay      :  3.596
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.751       3.596         ntclkbufg_2      
 CLMA_182_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[2]/opit_0_L5Q_perm/CLK

 CLMA_182_12/Q3                    tco                   0.221       3.817 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.312       4.129         u_hdmi_top/u_rgb2dvi_0/green_10bit [2]
 CLMS_182_9/D2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                   4.129         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.463%), Route: 0.312ns(58.537%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.472         ntclkbufg_3      
 CLMS_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.051                          
 clock uncertainty                                       0.150       4.201                          

 Hold time                                              -0.221       3.980                          

 Data required time                                                  3.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.980                          
 Data arrival time                                                   4.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.467  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.486
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.753       3.598         ntclkbufg_2      
 CLMS_198_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_MUX4TO1Q/CLK

 CLMS_198_21/Q2                    tco                   0.224       3.822 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.464       4.286         u_hdmi_top/u_rgb2dvi_0/red_10bit [0]
 CLMS_198_9/D0                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.286         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.558%), Route: 0.464ns(67.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.110       4.486         ntclkbufg_3      
 CLMS_198_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                              -0.079       4.136                          

 Data required time                                                  4.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.136                          
 Data arrival time                                                   4.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.459  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.482
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.757       3.602         ntclkbufg_2      
 CLMA_202_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/CLK

 CLMA_202_20/Q0                    tco                   0.222       3.824 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.505       4.329         u_hdmi_top/u_rgb2dvi_0/red_10bit [4]
 CLMS_194_9/D4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.329         Logic Levels: 0  
                                                                                   Logic: 0.222ns(30.536%), Route: 0.505ns(69.464%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT3               td                    0.111       1.833 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.543       2.376         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       2.376 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.106       4.482         ntclkbufg_3      
 CLMS_194_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.061                          
 clock uncertainty                                       0.150       4.211                          

 Hold time                                              -0.034       4.177                          

 Data required time                                                  4.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.177                          
 Data arrival time                                                   4.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.584
  Launch Clock Delay      :  4.432
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.064       4.432         ntclkbufg_2      
 CLMS_150_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK

 CLMS_150_41/Q3                    tco                   0.288       4.720 r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        2.534       7.254         u_hdmi_top/u_video_driver/cnt_v [4]
 CLMA_74_12/Y6CD                   td                    0.149       7.403 r       CLKROUTE_71/Z    
                                   net (fanout=1)        0.942       8.345         ntR1534          
 CLMA_74_17/Y6CD                   td                    0.149       8.494 r       CLKROUTE_70/Z    
                                   net (fanout=1)        6.365      14.859         ntR1533          
 CLMA_150_40/Y0                    td                    0.294      15.153 f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.804      15.957         rd_vsync         
 CLMA_174_16/M2                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  15.957         Logic Levels: 3  
                                                                                   Logic: 0.880ns(7.636%), Route: 10.645ns(92.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.739      16.917         ntclkbufg_2      
 CLMA_174_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.750      17.667                          
 clock uncertainty                                      -0.150      17.517                          

 Setup time                                             -0.088      17.429                          

 Data required time                                                 17.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.429                          
 Data arrival time                                                  15.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.585
  Launch Clock Delay      :  4.443
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.075       4.443         ntclkbufg_2      
 CLMS_178_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_178_21/Q0                    tco                   0.289       4.732 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.409       5.141         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [1]
 CLMA_178_16/Y1                    td                    0.574       5.715 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.591       6.306         _N3              
 CLMS_166_13/Y1                    td                    0.212       6.518 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.448       6.966         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMA_174_13/Y1                    td                    0.212       7.178 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.524       7.702         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMS_166_21/Y3                    td                    0.303       8.005 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.263       8.268         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.474       8.742 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.742         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5165
 CLMA_166_16/Y2                    td                    0.271       9.013 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.254       9.267         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
 CLMS_166_17/Y3                    td                    0.683       9.950 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.401      10.351         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [3]
 CLMS_166_21/C4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.351         Logic Levels: 6  
                                                                                   Logic: 3.018ns(51.083%), Route: 2.890ns(48.917%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.740      16.918         ntclkbufg_2      
 CLMS_166_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      17.668                          
 clock uncertainty                                      -0.150      17.518                          

 Setup time                                             -0.123      17.395                          

 Data required time                                                 17.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.395                          
 Data arrival time                                                  10.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  4.443
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.075       4.443         ntclkbufg_2      
 CLMS_178_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_178_21/Q0                    tco                   0.289       4.732 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.409       5.141         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [1]
 CLMA_178_16/Y1                    td                    0.574       5.715 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.591       6.306         _N3              
 CLMS_166_13/Y1                    td                    0.212       6.518 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.448       6.966         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMA_174_13/Y1                    td                    0.212       7.178 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.524       7.702         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMS_166_21/Y3                    td                    0.303       8.005 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.263       8.268         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.474       8.742 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.742         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5165
 CLMA_166_16/Y2                    td                    0.271       9.013 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.254       9.267         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
 CLMS_166_17/Y2                    td                    0.478       9.745 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.580      10.325         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [2]
 CLMA_174_20/B4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.325         Logic Levels: 6  
                                                                                   Logic: 2.813ns(47.824%), Route: 3.069ns(52.176%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.733      16.911         ntclkbufg_2      
 CLMA_174_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      17.661                          
 clock uncertainty                                      -0.150      17.511                          

 Setup time                                             -0.120      17.391                          

 Data required time                                                 17.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.391                          
 Data arrival time                                                  10.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.066                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[5]/opit_0_inv/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m_reg[5]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.456
  Launch Clock Delay      :  3.594
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.749       3.594         ntclkbufg_2      
 CLMS_206_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[5]/opit_0_inv/CLK

 CLMS_206_29/Q0                    tco                   0.222       3.816 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[5]/opit_0_inv/Q
                                   net (fanout=10)       0.091       3.907         u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q [5]
 CLMA_206_28/B4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m_reg[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.907         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.927%), Route: 0.091ns(29.073%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.088       4.456         ntclkbufg_2      
 CLMA_206_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m_reg[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.624                          
 clock uncertainty                                       0.000       3.624                          

 Hold time                                              -0.035       3.589                          

 Data required time                                                  3.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.589                          
 Data arrival time                                                   3.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.487
  Launch Clock Delay      :  3.642
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.797       3.642         ntclkbufg_2      
 CLMS_138_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK

 CLMS_138_125/Q3                   tco                   0.221       3.863 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=12)       0.386       4.249         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [11]
 CLMA_146_128/C4                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.249         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.409%), Route: 0.386ns(63.591%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.119       4.487         ntclkbufg_2      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.964                          
 clock uncertainty                                       0.000       3.964                          

 Hold time                                              -0.034       3.930                          

 Data required time                                                  3.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.930                          
 Data arrival time                                                   4.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.419
  Launch Clock Delay      :  3.558
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.713       3.558         ntclkbufg_2      
 CLMA_158_44/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMA_158_44/Q3                    tco                   0.221       3.779 f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       3.867         u_hdmi_top/u_video_driver/cnt_h [0]
 CLMA_158_44/D4                                                            f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.867         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.051       4.419         ntclkbufg_2      
 CLMA_158_44/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.558                          
 clock uncertainty                                       0.000       3.558                          

 Hold time                                              -0.034       3.524                          

 Data required time                                                  3.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.524                          
 Data arrival time                                                   3.867                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.625
  Launch Clock Delay      :  8.577
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.107      58.577         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_146_137/Q0                   tco                   0.289      58.866 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.598      59.464         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMS_138_133/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  59.464         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.582%), Route: 0.598ns(67.418%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.780      56.957         ntclkbufg_2      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.421      57.378                          
 clock uncertainty                                      -0.150      57.228                          

 Setup time                                             -0.079      57.149                          

 Data required time                                                 57.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.149                          
 Data arrival time                                                  59.464                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.538  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.624
  Launch Clock Delay      :  8.583
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.113      58.583         ntclkbufg_0      
 CLMA_146_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_146_133/Q0                   tco                   0.289      58.872 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.560      59.432         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_146_129/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  59.432         Logic Levels: 0  
                                                                                   Logic: 0.289ns(34.040%), Route: 0.560ns(65.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.779      56.956         ntclkbufg_2      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.421      57.377                          
 clock uncertainty                                      -0.150      57.227                          

 Setup time                                             -0.079      57.148                          

 Data required time                                                 57.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.148                          
 Data arrival time                                                  59.432                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.532  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.624
  Launch Clock Delay      :  8.577
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.107      58.577         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_146_137/Q3                   tco                   0.286      58.863 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.427      59.290         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMA_146_129/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  59.290         Logic Levels: 0  
                                                                                   Logic: 0.286ns(40.112%), Route: 0.427ns(59.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.779      56.956         ntclkbufg_2      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.421      57.377                          
 clock uncertainty                                      -0.150      57.227                          

 Setup time                                             -0.088      57.139                          

 Data required time                                                 57.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.139                          
 Data arrival time                                                  59.290                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.488
  Launch Clock Delay      :  7.092
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.775      47.092         ntclkbufg_0      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_138_137/Q1                   tco                   0.224      47.316 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.218      47.534         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_138_133/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  47.534         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.120      44.487         ntclkbufg_2      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.421      44.066                          
 clock uncertainty                                       0.150      44.216                          

 Hold time                                               0.053      44.269                          

 Data required time                                                 44.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.269                          
 Data arrival time                                                  47.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.476
  Launch Clock Delay      :  7.086
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.769      47.086         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_138_141/Q2                   tco                   0.228      47.314 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.217      47.531         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_138_140/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  47.531         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.236%), Route: 0.217ns(48.764%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.108      44.475         ntclkbufg_2      
 CLMA_138_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.421      44.054                          
 clock uncertainty                                       0.150      44.204                          

 Hold time                                              -0.014      44.190                          

 Data required time                                                 44.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.190                          
 Data arrival time                                                  47.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.488
  Launch Clock Delay      :  7.092
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.775      47.092         ntclkbufg_0      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.226      47.318 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.232      47.550         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_138_133/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  47.550         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.345%), Route: 0.232ns(50.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.120      44.487         ntclkbufg_2      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.421      44.066                          
 clock uncertainty                                       0.150      44.216                          

 Hold time                                              -0.014      44.202                          

 Data required time                                                 44.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.202                          
 Data arrival time                                                  47.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.060
  Launch Clock Delay      :  4.729
  Clock Pessimism Removal :  0.546

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.626       2.626         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.626 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.103       4.729         ntclkbufg_1      
 CLMA_98_100/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q1                    tco                   0.291       5.020 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.446       5.466         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_90_101/B3                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.466         Logic Levels: 0  
                                                                                   Logic: 0.291ns(39.484%), Route: 0.446ns(60.516%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.298      27.298         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      27.298 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.762      29.060         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.546      29.606                          
 clock uncertainty                                      -0.050      29.556                          

 Setup time                                             -0.337      29.219                          

 Data required time                                                 29.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.219                          
 Data arrival time                                                   5.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.064
  Launch Clock Delay      :  4.722
  Clock Pessimism Removal :  0.546

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.626       2.626         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.626 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.096       4.722         ntclkbufg_1      
 CLMA_90_100/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_90_100/Q0                    tco                   0.289       5.011 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.543       5.554         u_CORES/u_jtag_hub/data_ctrl
 CLMS_94_101/D1                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.554         Logic Levels: 0  
                                                                                   Logic: 0.289ns(34.736%), Route: 0.543ns(65.264%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.298      27.298         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      27.298 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.766      29.064         ntclkbufg_1      
 CLMS_94_101/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.546      29.610                          
 clock uncertainty                                      -0.050      29.560                          

 Setup time                                             -0.172      29.388                          

 Data required time                                                 29.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.388                          
 Data arrival time                                                   5.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.060
  Launch Clock Delay      :  4.729
  Clock Pessimism Removal :  0.546

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.626       2.626         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.626 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.103       4.729         ntclkbufg_1      
 CLMA_98_100/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q2                    tco                   0.290       5.019 r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.451       5.470         u_CORES/u_jtag_hub/shift_data [7]
 CLMA_90_101/B0                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.470         Logic Levels: 0  
                                                                                   Logic: 0.290ns(39.136%), Route: 0.451ns(60.864%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.298      27.298         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      27.298 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.762      29.060         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.546      29.606                          
 clock uncertainty                                      -0.050      29.556                          

 Setup time                                             -0.158      29.398                          

 Data required time                                                 29.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.398                          
 Data arrival time                                                   5.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.928                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.755
  Launch Clock Delay      :  3.965
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.189       2.189         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.189 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.776       3.965         ntclkbufg_1      
 CLMA_130_105/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_105/Q0                   tco                   0.222       4.187 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.355       4.542         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [64]
 CLMA_122_104/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.542         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.475%), Route: 0.355ns(61.525%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.626       2.626         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.626 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.129       4.755         ntclkbufg_1      
 CLMA_122_104/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.318                          
 clock uncertainty                                       0.000       4.318                          

 Hold time                                              -0.035       4.283                          

 Data required time                                                  4.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.283                          
 Data arrival time                                                   4.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.761
  Launch Clock Delay      :  3.970
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.189       2.189         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.189 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.781       3.970         ntclkbufg_1      
 CLMA_130_108/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_108/Q0                   tco                   0.222       4.192 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.356       4.548         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [98]
 CLMS_122_109/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.548         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.408%), Route: 0.356ns(61.592%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.626       2.626         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.626 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.135       4.761         ntclkbufg_1      
 CLMS_122_109/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.324                          
 clock uncertainty                                       0.000       4.324                          

 Hold time                                              -0.035       4.289                          

 Data required time                                                  4.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.289                          
 Data arrival time                                                   4.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB0[8]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.758
  Launch Clock Delay      :  3.978
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.189       2.189         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.189 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.789       3.978         ntclkbufg_1      
 CLMA_102_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK

 CLMA_102_117/Q3                   tco                   0.226       4.204 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.468       4.672         u_CORES/u_debug_core_0/ram_radr [4]
 DRM_106_128/ADB0[8]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/ADB0[8]

 Data arrival time                                                   4.672         Logic Levels: 0  
                                                                                   Logic: 0.226ns(32.565%), Route: 0.468ns(67.435%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.626       2.626         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.626 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.132       4.758         ntclkbufg_1      
 DRM_106_128/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.437       4.321                          
 clock uncertainty                                       0.000       4.321                          

 Hold time                                               0.079       4.400                          

 Data required time                                                  4.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.400                          
 Data arrival time                                                   4.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.463  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.985
  Launch Clock Delay      :  2.522
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.522      27.522         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_102_100/Q0                   tco                   0.289      27.811 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.712      28.523         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_102_109/Y2                   td                    0.478      29.001 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=6)        0.448      29.449         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_110_108/Y2                   td                    0.210      29.659 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.417      30.076         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_113/Y1                   td                    0.304      30.380 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=1)        0.255      30.635         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_110_113/Y0                   td                    0.341      30.976 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.408      31.384         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMA_114_120/Y3                   td                    0.210      31.594 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[6]/gateop_perm/Z
                                   net (fanout=1)        0.405      31.999         u_CORES/u_debug_core_0/u_rd_addr_gen/_N553
 CLMS_110_117/B1                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  31.999         Logic Levels: 5  
                                                                                   Logic: 1.832ns(40.920%), Route: 2.645ns(59.080%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.189      52.189         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      52.189 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.796      53.985         ntclkbufg_1      
 CLMS_110_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.985                          
 clock uncertainty                                      -0.050      53.935                          

 Setup time                                             -0.213      53.722                          

 Data required time                                                 53.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.722                          
 Data arrival time                                                  31.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.463  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.985
  Launch Clock Delay      :  2.522
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.522      27.522         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_102_100/Q0                   tco                   0.289      27.811 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.712      28.523         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_102_109/Y2                   td                    0.478      29.001 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=6)        0.448      29.449         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_110_108/Y2                   td                    0.210      29.659 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.417      30.076         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_113/Y1                   td                    0.304      30.380 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=1)        0.255      30.635         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_110_113/Y0                   td                    0.320      30.955 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.127      31.082         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMS_110_113/Y2                   td                    0.478      31.560 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[4]/gateop_perm/Z
                                   net (fanout=1)        0.416      31.976         u_CORES/u_debug_core_0/u_rd_addr_gen/_N551
 CLMS_110_117/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.976         Logic Levels: 5  
                                                                                   Logic: 2.079ns(46.677%), Route: 2.375ns(53.323%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.189      52.189         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      52.189 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.796      53.985         ntclkbufg_1      
 CLMS_110_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.985                          
 clock uncertainty                                      -0.050      53.935                          

 Setup time                                             -0.121      53.814                          

 Data required time                                                 53.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.814                          
 Data arrival time                                                  31.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.838                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.469  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.991
  Launch Clock Delay      :  2.522
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.522      27.522         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_102_100/Q0                   tco                   0.289      27.811 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.712      28.523         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_102_109/Y2                   td                    0.478      29.001 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=6)        0.448      29.449         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_110_108/Y2                   td                    0.210      29.659 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.417      30.076         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_113/Y1                   td                    0.304      30.380 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=1)        0.255      30.635         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_110_113/Y0                   td                    0.320      30.955 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.472      31.427         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMA_110_124/Y3                   td                    0.210      31.637 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.267      31.904         u_CORES/u_debug_core_0/u_rd_addr_gen/_N554
 CLMS_110_121/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.904         Logic Levels: 5  
                                                                                   Logic: 1.811ns(41.328%), Route: 2.571ns(58.672%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.189      52.189         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      52.189 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.802      53.991         ntclkbufg_1      
 CLMS_110_121/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.991                          
 clock uncertainty                                      -0.050      53.941                          

 Setup time                                             -0.121      53.820                          

 Data required time                                                 53.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.820                          
 Data arrival time                                                  31.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.599  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.727
  Launch Clock Delay      :  2.128
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.128      27.128         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_102_100/Q0                   tco                   0.226      27.354 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.219      27.573         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_102_96/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  27.573         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.787%), Route: 0.219ns(49.213%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.626       2.626         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.626 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.101       4.727         ntclkbufg_1      
 CLMA_102_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.727                          
 clock uncertainty                                       0.050       4.777                          

 Hold time                                              -0.014       4.763                          

 Data required time                                                  4.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.763                          
 Data arrival time                                                  27.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.599  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.727
  Launch Clock Delay      :  2.128
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.128      27.128         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_102_100/Q3                   tco                   0.221      27.349 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.329      27.678         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_102_96/AD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.678         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.182%), Route: 0.329ns(59.818%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.626       2.626         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.626 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.101       4.727         ntclkbufg_1      
 CLMA_102_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.727                          
 clock uncertainty                                       0.050       4.777                          

 Hold time                                               0.053       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                  27.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.599  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.727
  Launch Clock Delay      :  2.128
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.128      27.128         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_102_100/Y0                   tco                   0.284      27.412 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.236      27.648         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_102_96/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  27.648         Logic Levels: 0  
                                                                                   Logic: 0.284ns(54.615%), Route: 0.236ns(45.385%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.626       2.626         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       2.626 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.101       4.727         ntclkbufg_1      
 CLMA_102_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.727                          
 clock uncertainty                                       0.050       4.777                          

 Hold time                                              -0.024       4.753                          

 Data required time                                                  4.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.753                          
 Data arrival time                                                  27.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.895                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.128
  Launch Clock Delay      :  4.800
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.694      77.694         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      77.694 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.106      79.800         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_101/Q1                    tco                   0.289      80.089 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.424      80.513         u_CORES/conf_sel [0]
 CLMA_102_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.513         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.533%), Route: 0.424ns(59.467%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.128     127.128         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.128                          
 clock uncertainty                                      -0.050     127.078                          

 Setup time                                             -0.617     126.461                          

 Data required time                                                126.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.461                          
 Data arrival time                                                  80.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.128
  Launch Clock Delay      :  4.800
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.694      77.694         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      77.694 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.106      79.800         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_101/Q1                    tco                   0.289      80.089 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.424      80.513         u_CORES/conf_sel [0]
 CLMA_102_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.513         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.533%), Route: 0.424ns(59.467%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.128     127.128         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.128                          
 clock uncertainty                                      -0.050     127.078                          

 Setup time                                             -0.617     126.461                          

 Data required time                                                126.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.461                          
 Data arrival time                                                  80.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.128
  Launch Clock Delay      :  4.800
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.694      77.694         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      77.694 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      2.106      79.800         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_101/Q1                    tco                   0.289      80.089 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.424      80.513         u_CORES/conf_sel [0]
 CLMA_102_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.513         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.533%), Route: 0.424ns(59.467%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.128     127.128         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.128                          
 clock uncertainty                                      -0.050     127.078                          

 Setup time                                             -0.617     126.461                          

 Data required time                                                126.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.461                          
 Data arrival time                                                  80.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.675
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.298     127.298         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000     127.298 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.766     129.064         ntclkbufg_1      
 CLMS_94_101/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_101/Q3                    tco                   0.221     129.285 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.226     129.511         u_CORES/id_o [4] 
 CLMS_98_101/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 129.511         Logic Levels: 0  
                                                                                   Logic: 0.221ns(49.441%), Route: 0.226ns(50.559%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.675     127.675         u_CORES/capt_o   
 CLMS_98_101/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.675                          
 clock uncertainty                                       0.050     127.725                          

 Hold time                                              -0.024     127.701                          

 Data required time                                                127.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.701                          
 Data arrival time                                                 129.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.675
  Launch Clock Delay      :  4.064
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.298     127.298         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000     127.298 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.766     129.064         ntclkbufg_1      
 CLMS_94_101/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_101/Q1                    tco                   0.224     129.288 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.227     129.515         u_CORES/id_o [0] 
 CLMS_98_101/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 129.515         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.667%), Route: 0.227ns(50.333%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.675     127.675         u_CORES/capt_o   
 CLMS_98_101/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.675                          
 clock uncertainty                                       0.050     127.725                          

 Hold time                                              -0.024     127.701                          

 Data required time                                                127.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.701                          
 Data arrival time                                                 129.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.675
  Launch Clock Delay      :  4.060
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.298     127.298         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000     127.298 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.762     129.060         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_101/Q1                    tco                   0.224     129.284 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.346     129.630         u_CORES/conf_sel [0]
 CLMS_98_101/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 129.630         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.298%), Route: 0.346ns(60.702%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.675     127.675         u_CORES/capt_o   
 CLMS_98_101/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.675                          
 clock uncertainty                                       0.050     127.725                          

 Hold time                                               0.053     127.778                          

 Data required time                                                127.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.778                          
 Data arrival time                                                 129.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.056
  Launch Clock Delay      :  8.535
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.065       8.535         ntclkbufg_0      
 CLMA_226_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_226_56/Q1                    tco                   0.291       8.826 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=592)      1.477      10.303         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_132/RSCO                 td                    0.147      10.450 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.450         ntR535           
 CLMA_214_136/RSCO                 td                    0.147      10.597 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.597         ntR534           
 CLMA_214_140/RSCO                 td                    0.147      10.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.744         ntR533           
 CLMA_214_144/RSCO                 td                    0.147      10.891 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.891         ntR532           
 CLMA_214_148/RSCO                 td                    0.147      11.038 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.038         ntR531           
 CLMA_214_152/RSCO                 td                    0.147      11.185 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.185         ntR530           
 CLMA_214_156/RSCO                 td                    0.147      11.332 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.332         ntR529           
 CLMA_214_160/RSCO                 td                    0.147      11.479 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      11.479         ntR528           
 CLMA_214_164/RSCO                 td                    0.147      11.626 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.626         ntR527           
 CLMA_214_168/RSCO                 td                    0.147      11.773 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.773         ntR526           
 CLMA_214_172/RSCO                 td                    0.147      11.920 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.920         ntR525           
 CLMA_214_176/RSCO                 td                    0.147      12.067 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.067         ntR524           
 CLMA_214_180/RSCO                 td                    0.147      12.214 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.214         ntR523           
 CLMA_214_184/RSCO                 td                    0.147      12.361 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.361         ntR522           
 CLMA_214_192/RSCO                 td                    0.147      12.508 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.508         ntR521           
 CLMA_214_196/RSCO                 td                    0.147      12.655 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.655         ntR520           
 CLMA_214_200/RSCO                 td                    0.147      12.802 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.802         ntR519           
 CLMA_214_204/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.802         Logic Levels: 17 
                                                                                   Logic: 2.790ns(65.386%), Route: 1.477ns(34.614%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.739      17.056         ntclkbufg_0      
 CLMA_214_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.153      18.209                          
 clock uncertainty                                      -0.150      18.059                          

 Recovery time                                           0.000      18.059                          

 Data required time                                                 18.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.059                          
 Data arrival time                                                  12.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.056
  Launch Clock Delay      :  8.535
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.065       8.535         ntclkbufg_0      
 CLMA_226_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_226_56/Q1                    tco                   0.291       8.826 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=592)      1.477      10.303         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_132/RSCO                 td                    0.147      10.450 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.450         ntR535           
 CLMA_214_136/RSCO                 td                    0.147      10.597 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.597         ntR534           
 CLMA_214_140/RSCO                 td                    0.147      10.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.744         ntR533           
 CLMA_214_144/RSCO                 td                    0.147      10.891 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.891         ntR532           
 CLMA_214_148/RSCO                 td                    0.147      11.038 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.038         ntR531           
 CLMA_214_152/RSCO                 td                    0.147      11.185 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.185         ntR530           
 CLMA_214_156/RSCO                 td                    0.147      11.332 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.332         ntR529           
 CLMA_214_160/RSCO                 td                    0.147      11.479 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      11.479         ntR528           
 CLMA_214_164/RSCO                 td                    0.147      11.626 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.626         ntR527           
 CLMA_214_168/RSCO                 td                    0.147      11.773 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.773         ntR526           
 CLMA_214_172/RSCO                 td                    0.147      11.920 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.920         ntR525           
 CLMA_214_176/RSCO                 td                    0.147      12.067 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.067         ntR524           
 CLMA_214_180/RSCO                 td                    0.147      12.214 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.214         ntR523           
 CLMA_214_184/RSCO                 td                    0.147      12.361 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.361         ntR522           
 CLMA_214_192/RSCO                 td                    0.147      12.508 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.508         ntR521           
 CLMA_214_196/RSCO                 td                    0.147      12.655 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.655         ntR520           
 CLMA_214_200/RSCO                 td                    0.147      12.802 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.802         ntR519           
 CLMA_214_204/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                  12.802         Logic Levels: 17 
                                                                                   Logic: 2.790ns(65.386%), Route: 1.477ns(34.614%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.739      17.056         ntclkbufg_0      
 CLMA_214_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         1.153      18.209                          
 clock uncertainty                                      -0.150      18.059                          

 Recovery time                                           0.000      18.059                          

 Data required time                                                 18.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.059                          
 Data arrival time                                                  12.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.050
  Launch Clock Delay      :  8.535
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.065       8.535         ntclkbufg_0      
 CLMA_226_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_226_56/Q1                    tco                   0.291       8.826 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=592)      1.477      10.303         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_132/RSCO                 td                    0.147      10.450 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.450         ntR535           
 CLMA_214_136/RSCO                 td                    0.147      10.597 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.597         ntR534           
 CLMA_214_140/RSCO                 td                    0.147      10.744 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.744         ntR533           
 CLMA_214_144/RSCO                 td                    0.147      10.891 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.891         ntR532           
 CLMA_214_148/RSCO                 td                    0.147      11.038 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.038         ntR531           
 CLMA_214_152/RSCO                 td                    0.147      11.185 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.185         ntR530           
 CLMA_214_156/RSCO                 td                    0.147      11.332 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      11.332         ntR529           
 CLMA_214_160/RSCO                 td                    0.147      11.479 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      11.479         ntR528           
 CLMA_214_164/RSCO                 td                    0.147      11.626 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.626         ntR527           
 CLMA_214_168/RSCO                 td                    0.147      11.773 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.773         ntR526           
 CLMA_214_172/RSCO                 td                    0.147      11.920 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.920         ntR525           
 CLMA_214_176/RSCO                 td                    0.147      12.067 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.067         ntR524           
 CLMA_214_180/RSCO                 td                    0.147      12.214 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.214         ntR523           
 CLMA_214_184/RSCO                 td                    0.147      12.361 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.361         ntR522           
 CLMA_214_192/RSCO                 td                    0.147      12.508 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.508         ntR521           
 CLMA_214_196/RSCO                 td                    0.147      12.655 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.655         ntR520           
 CLMA_214_200/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.655         Logic Levels: 16 
                                                                                   Logic: 2.643ns(64.150%), Route: 1.477ns(35.850%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.733      17.050         ntclkbufg_0      
 CLMA_214_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.153      18.203                          
 clock uncertainty                                      -0.150      18.053                          

 Recovery time                                           0.000      18.053                          

 Data required time                                                 18.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.053                          
 Data arrival time                                                  12.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.589
  Launch Clock Delay      :  7.126
  Clock Pessimism Removal :  -1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.809       7.126         ntclkbufg_0      
 CLMA_238_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_238_116/Q3                   tco                   0.226       7.352 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.593       7.945         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_152/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   7.945         Logic Levels: 0  
                                                                                   Logic: 0.226ns(27.595%), Route: 0.593ns(72.405%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.119       8.589         ntclkbufg_0      
 DQSL_242_152/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -1.153       7.436                          
 clock uncertainty                                       0.000       7.436                          

 Removal time                                           -0.009       7.427                          

 Data required time                                                  7.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.427                          
 Data arrival time                                                   7.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[0]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.539
  Launch Clock Delay      :  7.044
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.727       7.044         ntclkbufg_0      
 CLMA_226_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_226_56/Q1                    tco                   0.224       7.268 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=592)      0.330       7.598         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_230_53/RSCO                  td                    0.105       7.703 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.703         ntR759           
 CLMA_230_57/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[0]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.703         Logic Levels: 1  
                                                                                   Logic: 0.329ns(49.924%), Route: 0.330ns(50.076%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.069       8.539         ntclkbufg_0      
 CLMA_230_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.380       7.159                          
 clock uncertainty                                       0.000       7.159                          

 Removal time                                            0.000       7.159                          

 Data required time                                                  7.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.159                          
 Data arrival time                                                   7.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.544                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.539
  Launch Clock Delay      :  7.044
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       5.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.727       7.044         ntclkbufg_0      
 CLMA_226_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_226_56/Q1                    tco                   0.224       7.268 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=592)      0.330       7.598         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_230_53/RSCO                  td                    0.105       7.703 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.703         ntR759           
 CLMA_230_57/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.703         Logic Levels: 1  
                                                                                   Logic: 0.329ns(49.924%), Route: 0.330ns(50.076%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.069       8.539         ntclkbufg_0      
 CLMA_230_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.380       7.159                          
 clock uncertainty                                       0.000       7.159                          

 Removal time                                            0.000       7.159                          

 Data required time                                                  7.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.159                          
 Data arrival time                                                   7.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.544                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.057
  Launch Clock Delay      :  4.459
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.087       4.459         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.287       4.746 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)      10.526      15.272         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_56/RST_DQS                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST

 Data arrival time                                                  15.272         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.654%), Route: 10.526ns(97.346%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.740      17.057         ntclkbufg_0      
 DQSL_242_56/CLK_REGIONAL                                                  r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                         0.525      17.582                          
 clock uncertainty                                      -0.150      17.432                          

 Recovery time                                          -0.433      16.999                          

 Data required time                                                 16.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.999                          
 Data arrival time                                                  15.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/RESET
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.063
  Launch Clock Delay      :  4.459
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.087       4.459         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.287       4.746 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)      10.602      15.348         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_54/LRS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/RESET

 Data arrival time                                                  15.348         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.636%), Route: 10.602ns(97.364%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.746      17.063         ntclkbufg_0      
 IOL_243_54/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/SYSCLK
 clock pessimism                                         0.525      17.588                          
 clock uncertainty                                      -0.150      17.438                          

 Recovery time                                          -0.250      17.188                          

 Data required time                                                 17.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.188                          
 Data arrival time                                                  15.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.074
  Launch Clock Delay      :  4.459
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.087       4.459         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.287       4.746 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)      10.570      15.316         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_46/LRS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                  15.316         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.643%), Route: 10.570ns(97.357%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      15.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.757      17.074         ntclkbufg_0      
 IOL_243_46/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                         0.525      17.599                          
 clock uncertainty                                      -0.150      17.449                          

 Recovery time                                          -0.250      17.199                          

 Data required time                                                 17.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.199                          
 Data arrival time                                                  15.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.572
  Launch Clock Delay      :  3.595
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.748       3.595         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.226       3.821 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.736       4.557         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_82/LRS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   4.557         Logic Levels: 0  
                                                                                   Logic: 0.226ns(23.493%), Route: 0.736ns(76.507%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.102       8.572         ntclkbufg_0      
 IOL_243_82/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.525       8.047                          
 clock uncertainty                                       0.150       8.197                          

 Removal time                                           -0.151       8.046                          

 Data required time                                                  8.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.046                          
 Data arrival time                                                   4.557                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.572
  Launch Clock Delay      :  3.595
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.748       3.595         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.226       3.821 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.736       4.557         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_81/LRS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   4.557         Logic Levels: 0  
                                                                                   Logic: 0.226ns(23.493%), Route: 0.736ns(76.507%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.102       8.572         ntclkbufg_0      
 IOL_243_81/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.525       8.047                          
 clock uncertainty                                       0.150       8.197                          

 Removal time                                           -0.151       8.046                          

 Data required time                                                  8.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.046                          
 Data arrival time                                                   4.557                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.463  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.583
  Launch Clock Delay      :  3.595
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.748       3.595         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.226       3.821 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.753       4.574         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_90/LRS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   4.574         Logic Levels: 0  
                                                                                   Logic: 0.226ns(23.085%), Route: 0.753ns(76.915%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.113       8.583         ntclkbufg_0      
 IOL_243_90/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.525       8.058                          
 clock uncertainty                                       0.150       8.208                          

 Removal time                                           -0.151       8.057                          

 Data required time                                                  8.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.057                          
 Data arrival time                                                   4.574                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.123       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.287       4.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=487)      8.717      13.499         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_178_53/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.499         Logic Levels: 0  
                                                                                   Logic: 0.287ns(3.187%), Route: 8.717ns(96.813%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.692      23.539         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      24.291                          
 clock uncertainty                                      -0.150      24.141                          

 Recovery time                                          -0.617      23.524                          

 Data required time                                                 23.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.524                          
 Data arrival time                                                  13.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.635
  Launch Clock Delay      :  4.508
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.136       4.508         ntR1558          
 CLMA_110_128/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_128/Q0                   tco                   0.289       4.797 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=191)      0.936       5.733         u_CORES/u_debug_core_0/resetn
 CLMA_114_88/RSCO                  td                    0.147       5.880 f       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.880         ntR15            
 CLMA_114_92/RSCO                  td                    0.147       6.027 f       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.027         ntR14            
 CLMA_114_96/RSCO                  td                    0.147       6.174 f       u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.174         ntR13            
 CLMA_114_100/RSCO                 td                    0.147       6.321 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.321         ntR12            
 CLMA_114_104/RSCO                 td                    0.147       6.468 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.468         ntR11            
 CLMA_114_108/RSCO                 td                    0.147       6.615 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.615         ntR10            
 CLMA_114_112/RSCO                 td                    0.147       6.762 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.762         ntR9             
 CLMA_114_116/RSCO                 td                    0.147       6.909 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.909         ntR8             
 CLMA_114_120/RSCO                 td                    0.147       7.056 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.056         ntR7             
 CLMA_114_124/RSCO                 td                    0.147       7.203 f       u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.203         ntR6             
 CLMA_114_128/RSCO                 td                    0.147       7.350 f       u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.350         ntR5             
 CLMA_114_132/RSCO                 td                    0.147       7.497 f       u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.497         ntR4             
 CLMA_114_136/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.497         Logic Levels: 12 
                                                                                   Logic: 2.053ns(68.685%), Route: 0.936ns(31.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.788      23.635         ntR1558          
 CLMA_114_136/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      24.387                          
 clock uncertainty                                      -0.150      24.237                          

 Recovery time                                           0.000      24.237                          

 Data required time                                                 24.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.237                          
 Data arrival time                                                   7.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.635
  Launch Clock Delay      :  4.508
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.136       4.508         ntR1558          
 CLMA_110_128/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_128/Q0                   tco                   0.289       4.797 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=191)      0.936       5.733         u_CORES/u_debug_core_0/resetn
 CLMA_114_88/RSCO                  td                    0.147       5.880 f       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.880         ntR15            
 CLMA_114_92/RSCO                  td                    0.147       6.027 f       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.027         ntR14            
 CLMA_114_96/RSCO                  td                    0.147       6.174 f       u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.174         ntR13            
 CLMA_114_100/RSCO                 td                    0.147       6.321 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.321         ntR12            
 CLMA_114_104/RSCO                 td                    0.147       6.468 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.468         ntR11            
 CLMA_114_108/RSCO                 td                    0.147       6.615 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.615         ntR10            
 CLMA_114_112/RSCO                 td                    0.147       6.762 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.762         ntR9             
 CLMA_114_116/RSCO                 td                    0.147       6.909 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.909         ntR8             
 CLMA_114_120/RSCO                 td                    0.147       7.056 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.056         ntR7             
 CLMA_114_124/RSCO                 td                    0.147       7.203 f       u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.203         ntR6             
 CLMA_114_128/RSCO                 td                    0.147       7.350 f       u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.350         ntR5             
 CLMA_114_132/RSCO                 td                    0.147       7.497 f       u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.497         ntR4             
 CLMA_114_136/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.497         Logic Levels: 12 
                                                                                   Logic: 2.053ns(68.685%), Route: 0.936ns(31.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.788      23.635         ntR1558          
 CLMA_114_136/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      24.387                          
 clock uncertainty                                      -0.150      24.237                          

 Recovery time                                           0.000      24.237                          

 Data required time                                                 24.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.237                          
 Data arrival time                                                   7.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.519
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.796       3.643         ntR1558          
 CLMA_110_128/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_128/Q0                   tco                   0.222       3.865 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=191)      0.314       4.179         u_CORES/u_debug_core_0/resetn
 CLMA_110_124/RS                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv/RS

 Data arrival time                                                   4.179         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.418%), Route: 0.314ns(58.582%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.147       4.519         ntR1558          
 CLMA_110_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv/CLK
 clock pessimism                                        -0.525       3.994                          
 clock uncertainty                                       0.000       3.994                          

 Removal time                                           -0.220       3.774                          

 Data required time                                                  3.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.774                          
 Data arrival time                                                   4.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.508
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.796       3.643         ntR1558          
 CLMA_110_128/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_128/Q0                   tco                   0.222       3.865 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=191)      0.500       4.365         u_CORES/u_debug_core_0/resetn
 CLMA_126_124/RSCO                 td                    0.105       4.470 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.470         ntR62            
 CLMA_126_128/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.470         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.541%), Route: 0.500ns(60.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.136       4.508         ntR1558          
 CLMA_126_128/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       3.983                          
 clock uncertainty                                       0.000       3.983                          

 Removal time                                            0.000       3.983                          

 Data required time                                                  3.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.983                          
 Data arrival time                                                   4.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.508
  Launch Clock Delay      :  3.643
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.796       3.643         ntR1558          
 CLMA_110_128/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_128/Q0                   tco                   0.222       3.865 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=191)      0.500       4.365         u_CORES/u_debug_core_0/resetn
 CLMA_126_124/RSCO                 td                    0.105       4.470 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.470         ntR62            
 CLMA_126_128/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.470         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.541%), Route: 0.500ns(60.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.136       4.508         ntR1558          
 CLMA_126_128/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       3.983                          
 clock uncertainty                                       0.000       3.983                          

 Removal time                                            0.000       3.983                          

 Data required time                                                  3.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.983                          
 Data arrival time                                                   4.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/delay_cnt[17]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.558
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.103      18.573         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.289      18.862 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.270      19.132         init_calib_complete
 CLMA_138_140/Y3                   td                    0.197      19.329 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       1.639      20.968         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_154_73/RS                                                            f       u_sd_read_photo/delay_cnt[17]/opit_0_L5Q_perm/RS

 Data arrival time                                                  20.968         Logic Levels: 1  
                                                                                   Logic: 0.486ns(20.292%), Route: 1.909ns(79.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.711      23.558         ntR1558          
 CLMS_154_73/CLK                                                           r       u_sd_read_photo/delay_cnt[17]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.485      24.043                          
 clock uncertainty                                      -0.150      23.893                          

 Recovery time                                          -0.617      23.276                          

 Data required time                                                 23.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.276                          
 Data arrival time                                                  20.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/delay_cnt[19]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.558
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.103      18.573         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.289      18.862 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.270      19.132         init_calib_complete
 CLMA_138_140/Y3                   td                    0.197      19.329 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       1.639      20.968         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_154_73/RS                                                            f       u_sd_read_photo/delay_cnt[19]/opit_0_L5Q_perm/RS

 Data arrival time                                                  20.968         Logic Levels: 1  
                                                                                   Logic: 0.486ns(20.292%), Route: 1.909ns(79.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.711      23.558         ntR1558          
 CLMS_154_73/CLK                                                           r       u_sd_read_photo/delay_cnt[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.485      24.043                          
 clock uncertainty                                      -0.150      23.893                          

 Recovery time                                          -0.617      23.276                          

 Data required time                                                 23.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.276                          
 Data arrival time                                                  20.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.649
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      16.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.103      18.573         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.289      18.862 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.270      19.132         init_calib_complete
 CLMA_138_140/Y3                   td                    0.197      19.329 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       1.264      20.593         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMA_126_92/RSCO                  td                    0.147      20.740 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.740         ntR69            
 CLMA_126_96/RSCO                  td                    0.147      20.887 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      20.887         ntR68            
 CLMA_126_100/RSCO                 td                    0.147      21.034 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.034         ntR67            
 CLMA_126_104/RSCO                 td                    0.147      21.181 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.181         ntR66            
 CLMA_126_108/RSCO                 td                    0.147      21.328 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.328         ntR65            
 CLMA_126_112/RSCO                 td                    0.147      21.475 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.475         ntR64            
 CLMA_126_116/RSCO                 td                    0.147      21.622 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      21.622         ntR63            
 CLMA_126_120/RSCI                                                         f       u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/RS

 Data arrival time                                                  21.622         Logic Levels: 8  
                                                                                   Logic: 1.515ns(49.688%), Route: 1.534ns(50.312%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.802      23.649         ntR1558          
 CLMA_126_120/CLK                                                          r       u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/CLK
 clock pessimism                                         0.485      24.134                          
 clock uncertainty                                      -0.150      23.984                          

 Recovery time                                           0.000      23.984                          

 Data required time                                                 23.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.984                          
 Data arrival time                                                  21.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/bmp_head_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.475
  Launch Clock Delay      :  7.081
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.764      27.081         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.222      27.303 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.219      27.522         init_calib_complete
 CLMA_138_140/Y3                   td                    0.162      27.684 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       0.761      28.445         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_138_97/RSCO                  td                    0.105      28.550 r       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      28.550         ntR775           
 CLMS_138_101/RSCI                                                         r       u_sd_read_photo/bmp_head_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  28.550         Logic Levels: 2  
                                                                                   Logic: 0.489ns(33.288%), Route: 0.980ns(66.712%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.103      24.475         ntR1558          
 CLMS_138_101/CLK                                                          r       u_sd_read_photo/bmp_head_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.485      23.990                          
 clock uncertainty                                       0.150      24.140                          

 Removal time                                            0.000      24.140                          

 Data required time                                                 24.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.140                          
 Data arrival time                                                  28.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/ddr_wr_cnt[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  7.081
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.764      27.081         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.222      27.303 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.219      27.522         init_calib_complete
 CLMA_138_140/Y3                   td                    0.162      27.684 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       0.875      28.559         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_150_101/RSCO                 td                    0.105      28.664 r       u_sd_read_photo/ddr_wr_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      28.664         ntR194           
 CLMS_150_105/RSCI                                                         r       u_sd_read_photo/ddr_wr_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                  28.664         Logic Levels: 2  
                                                                                   Logic: 0.489ns(30.891%), Route: 1.094ns(69.109%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.098      24.470         ntR1558          
 CLMS_150_105/CLK                                                          r       u_sd_read_photo/ddr_wr_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.485      23.985                          
 clock uncertainty                                       0.150      24.135                          

 Removal time                                            0.000      24.135                          

 Data required time                                                 24.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.135                          
 Data arrival time                                                  28.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/ddr_wr_cnt[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  7.081
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      25.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.764      27.081         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.222      27.303 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.219      27.522         init_calib_complete
 CLMA_138_140/Y3                   td                    0.162      27.684 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       0.875      28.559         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_150_101/RSCO                 td                    0.105      28.664 r       u_sd_read_photo/ddr_wr_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      28.664         ntR194           
 CLMS_150_105/RSCI                                                         r       u_sd_read_photo/ddr_wr_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                  28.664         Logic Levels: 2  
                                                                                   Logic: 0.489ns(30.891%), Route: 1.094ns(69.109%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.098      24.470         ntR1558          
 CLMS_150_105/CLK                                                          r       u_sd_read_photo/ddr_wr_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.485      23.985                          
 clock uncertainty                                       0.150      24.135                          

 Removal time                                            0.000      24.135                          

 Data required time                                                 24.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.135                          
 Data arrival time                                                  28.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.529                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.103      58.573         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.289      58.862 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.270      59.132         init_calib_complete
 CLMA_138_140/Y3                   td                    0.197      59.329 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       2.039      61.368         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_178_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  61.368         Logic Levels: 1  
                                                                                   Logic: 0.486ns(17.388%), Route: 2.309ns(82.612%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.753      56.930         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.421      57.351                          
 clock uncertainty                                      -0.150      57.201                          

 Recovery time                                          -0.617      56.584                          

 Data required time                                                 56.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.584                          
 Data arrival time                                                  61.368                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.554  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.598
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.103      58.573         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.289      58.862 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.270      59.132         init_calib_complete
 CLMA_138_140/Y3                   td                    0.197      59.329 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       2.039      61.368         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_178_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  61.368         Logic Levels: 1  
                                                                                   Logic: 0.486ns(17.388%), Route: 2.309ns(82.612%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.753      56.930         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.421      57.351                          
 clock uncertainty                                      -0.150      57.201                          

 Recovery time                                          -0.617      56.584                          

 Data required time                                                 56.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.584                          
 Data arrival time                                                  61.368                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.784                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/video_en/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.584  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      51.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      51.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      51.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107      51.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      52.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      52.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      54.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      54.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      55.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      55.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      55.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      55.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      56.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      56.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.103      58.573         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.289      58.862 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.270      59.132         init_calib_complete
 CLMA_138_140/Y3                   td                    0.197      59.329 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       1.828      61.157         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_182_33/RS                                                            f       u_hdmi_top/u_video_driver/video_en/opit_0/RS

 Data arrival time                                                  61.157         Logic Levels: 1  
                                                                                   Logic: 0.486ns(18.808%), Route: 2.098ns(81.192%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      54.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.289         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      54.337 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      54.633         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      54.731 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      55.177         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      55.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.723      56.900         ntclkbufg_2      
 CLMS_182_33/CLK                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK
 clock pessimism                                         0.421      57.321                          
 clock uncertainty                                      -0.150      57.171                          

 Recovery time                                          -0.617      56.554                          

 Data required time                                                 56.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.554                          
 Data arrival time                                                  61.157                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.603                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.476
  Launch Clock Delay      :  7.067
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.750      47.067         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.222      47.289 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      47.373         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_154_145/Y1                   td                    0.156      47.529 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.502      48.031         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_138_140/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                  48.031         Logic Levels: 1  
                                                                                   Logic: 0.378ns(39.212%), Route: 0.586ns(60.788%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.108      44.475         ntclkbufg_2      
 CLMA_138_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.421      44.054                          
 clock uncertainty                                       0.150      44.204                          

 Removal time                                           -0.220      43.984                          

 Data required time                                                 43.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.984                          
 Data arrival time                                                  48.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.476
  Launch Clock Delay      :  7.067
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.750      47.067         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.222      47.289 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      47.373         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_154_145/Y1                   td                    0.156      47.529 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.502      48.031         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_138_140/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS

 Data arrival time                                                  48.031         Logic Levels: 1  
                                                                                   Logic: 0.378ns(39.212%), Route: 0.586ns(60.788%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.108      44.475         ntclkbufg_2      
 CLMA_138_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                        -0.421      44.054                          
 clock uncertainty                                       0.150      44.204                          

 Removal time                                           -0.220      43.984                          

 Data required time                                                 43.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.984                          
 Data arrival time                                                  48.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.487
  Launch Clock Delay      :  7.067
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      40.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      41.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      41.301         _N23             
 PLL_122_55/CLK_OUT0               td                    0.100      41.401 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      41.847         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      43.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      43.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      44.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      44.602 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      44.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      45.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      45.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.750      47.067         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.222      47.289 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      47.373         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_154_145/Y1                   td                    0.156      47.529 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.517      48.046         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_146_128/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                  48.046         Logic Levels: 1  
                                                                                   Logic: 0.378ns(38.611%), Route: 0.601ns(61.389%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      41.297 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.297         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      41.373 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      41.721         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103      41.824 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543      42.367         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      42.367 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.119      44.486         ntclkbufg_2      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421      44.065                          
 clock uncertainty                                       0.150      44.215                          

 Removal time                                           -0.220      43.995                          

 Data required time                                                 43.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.995                          
 Data arrival time                                                  48.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.573
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.093       4.461         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.289       4.750 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.903       5.653         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_194_36/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.653         Logic Levels: 0  
                                                                                   Logic: 0.289ns(24.245%), Route: 0.903ns(75.755%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.728      16.906         ntclkbufg_2      
 CLMA_194_36/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      17.656                          
 clock uncertainty                                      -0.150      17.506                          

 Recovery time                                          -0.617      16.889                          

 Data required time                                                 16.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.889                          
 Data arrival time                                                   5.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.573
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.093       4.461         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.289       4.750 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.903       5.653         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_194_36/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.653         Logic Levels: 0  
                                                                                   Logic: 0.289ns(24.245%), Route: 0.903ns(75.755%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.728      16.906         ntclkbufg_2      
 CLMA_194_36/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      17.656                          
 clock uncertainty                                      -0.150      17.506                          

 Recovery time                                          -0.617      16.889                          

 Data required time                                                 16.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.889                          
 Data arrival time                                                   5.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.573
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.093       4.461         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.289       4.750 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.903       5.653         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_194_36/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.653         Logic Levels: 0  
                                                                                   Logic: 0.289ns(24.245%), Route: 0.903ns(75.755%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098      14.732 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446      15.178         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.178 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.728      16.906         ntclkbufg_2      
 CLMA_194_36/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750      17.656                          
 clock uncertainty                                      -0.150      17.506                          

 Recovery time                                          -0.617      16.889                          

 Data required time                                                 16.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.889                          
 Data arrival time                                                   5.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.457
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.753       3.598         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.224       3.822 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.316       4.138         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.138         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.481%), Route: 0.316ns(58.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.089       4.457         ntclkbufg_2      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.707                          
 clock uncertainty                                       0.000       3.707                          

 Removal time                                           -0.220       3.487                          

 Data required time                                                  3.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.487                          
 Data arrival time                                                   4.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.457
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.753       3.598         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.224       3.822 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.316       4.138         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.138         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.481%), Route: 0.316ns(58.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.089       4.457         ntclkbufg_2      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.707                          
 clock uncertainty                                       0.000       3.707                          

 Removal time                                           -0.220       3.487                          

 Data required time                                                  3.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.487                          
 Data arrival time                                                   4.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.457
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N23             
 PLL_122_55/CLK_OUT2               td                    0.098       1.399 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.446       1.845         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.845 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.753       3.598         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.224       3.822 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.316       4.138         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_174_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.138         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.481%), Route: 0.316ns(58.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT2               td                    0.103       1.825 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.543       2.368         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.368 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      2.089       4.457         ntclkbufg_2      
 CLMA_174_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.707                          
 clock uncertainty                                       0.000       3.707                          

 Removal time                                           -0.220       3.487                          

 Data required time                                                  3.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.487                          
 Data arrival time                                                   4.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       6.470 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     2.111       8.581         ntclkbufg_0      
 CLMS_206_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_206_137/Q1                   tco                   0.289       8.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      1.257      10.127         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_218_201/Y0                   td                    0.341      10.468 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.704      11.172         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.139      11.311 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.311         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    3.119      14.430 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041      14.471         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  14.471         Logic Levels: 3  
                                                                                   Logic: 3.888ns(66.010%), Route: 2.002ns(33.990%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_init/div_clk/opit_0_L5Q_perm/CLK
Endpoint    : sd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.095       4.467         ntR1558          
 CLMS_154_105/CLK                                                          r       u_sd_ctrl_top/u_sd_init/div_clk/opit_0_L5Q_perm/CLK

 CLMS_154_105/Q3                   tco                   0.286       4.753 f       u_sd_ctrl_top/u_sd_init/div_clk/opit_0_L5Q_perm/Q
                                   net (fanout=89)       0.603       5.356         u_sd_ctrl_top/u_sd_init/div_clk
 CLMS_154_81/Y2                    td                    0.494       5.850 f       u_sd_ctrl_top/N1/gateop_perm/Z
                                   net (fanout=1)        1.366       7.216         nt_sd_clk        
 IOL_179_6/DO                      td                    0.139       7.355 f       sd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.355         sd_clk_obuf/ntO  
 IOBD_177_0/PAD                    td                    3.056      10.411 f       sd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046      10.457         sd_clk           
 N10                                                                       f       sd_clk (port)    

 Data arrival time                                                  10.457         Logic Levels: 3  
                                                                                   Logic: 3.975ns(66.361%), Route: 2.015ns(33.639%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_MUX4TO1Q/CLK
Endpoint    : sd_mosi (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N23             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      2.096       4.468         ntR1558          
 CLMS_126_89/CLK                                                           r       u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_MUX4TO1Q/CLK

 CLMS_126_89/Q0                    tco                   0.289       4.757 r       u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.634       5.391         u_sd_ctrl_top/rd_sd_mosi
 CLMS_150_89/Y0                    td                    0.294       5.685 f       u_sd_ctrl_top/N8/gateop_perm/Z
                                   net (fanout=1)        1.421       7.106         nt_sd_mosi       
 IOL_179_5/DO                      td                    0.139       7.245 f       sd_mosi_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.245         sd_mosi_obuf/ntO 
 IOBS_176_0/PAD                    td                    3.056      10.301 f       sd_mosi_obuf/opit_0/O
                                   net (fanout=1)        0.047      10.348         sd_mosi          
 P11                                                                       f       sd_mosi (port)   

 Data arrival time                                                  10.348         Logic Levels: 3  
                                                                                   Logic: 3.778ns(64.252%), Route: 2.102ns(35.748%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[10] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 f       mem_dq[10] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[10]    
 IOBS_244_77/DIN                   td                    0.461       0.527 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_243_78/RX_DATA_DD             td                    0.461       0.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.283       1.271         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [2]
 CLMS_238_77/Y3                    td                    0.156       1.427 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.215       1.642         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N42606
 CLMS_238_73/B2                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.642         Logic Levels: 3  
                                                                                   Logic: 1.078ns(65.652%), Route: 0.564ns(34.348%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[2] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L17                                                     0.000       0.000 f       mem_dq[2] (port) 
                                   net (fanout=1)        0.057       0.057         nt_mem_dq[2]     
 IOBS_244_93/DIN                   td                    0.461       0.518 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_243_94/RX_DATA_DD             td                    0.461       0.979 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.304       1.283         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [2]
 CLMS_234_93/Y3                    td                    0.330       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.218       1.831         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N42519
 CLMS_238_93/B2                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.831         Logic Levels: 3  
                                                                                   Logic: 1.252ns(68.378%), Route: 0.579ns(31.622%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[12] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T17                                                     0.000       0.000 f       mem_dq[12] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[12]    
 IOBS_244_49/DIN                   td                    0.461       0.529 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_243_50/RX_DATA_DD             td                    0.461       0.990 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.305       1.295         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4]
 CLMA_238_48/Y3                    td                    0.162       1.457 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.484       1.941         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N42607
 CLMS_238_73/B0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.941         Logic Levels: 3  
                                                                                   Logic: 1.084ns(55.848%), Route: 0.857ns(44.152%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_198_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_198_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_178_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_134_85/CLK         u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_134_85/CLK         u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_126_81/CLK         u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_106_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_106_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_106_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width  DRM_210_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_210_212/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_210_192/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_106_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_106_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_106_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_98_101/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_98_101/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_98_101/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.343
  Launch Clock Delay      :  5.014
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.130       5.014         ntclkbufg_0      
 CLMS_206_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_206_137/Q1                   tco                   0.223       5.237 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.897       6.134         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_198_96/Y3                    td                    0.358       6.492 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N110_5/gateop_perm/Z
                                   net (fanout=12)       0.830       7.322         u_ddr3_ctrl_top/rfifo_wen
                                   td                    0.222       7.544 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.544         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4741
 CLMA_146_132/COUT                 td                    0.044       7.588 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.588         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4743
 CLMA_146_136/Y1                   td                    0.366       7.954 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.380       8.334         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2 [5]
 CLMS_134_137/Y0                   td                    0.150       8.484 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=3)        0.381       8.865         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_138_132/COUT                 td                    0.387       9.252 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.252         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.co [6]
 CLMA_138_136/Y0                   td                    0.123       9.375 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.073       9.448         _N13             
 CLMS_138_137/C2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2

 Data arrival time                                                   9.448         Logic Levels: 6  
                                                                                   Logic: 1.873ns(42.242%), Route: 2.561ns(57.758%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.014      14.343         ntclkbufg_0      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.619      14.962                          
 clock uncertainty                                      -0.150      14.812                          

 Setup time                                             -0.301      14.511                          

 Data required time                                                 14.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.511                          
 Data arrival time                                                   9.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.063                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[11]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  5.047
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.163       5.047         ntclkbufg_0      
 CLMA_230_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_230_120/Q0                   tco                   0.221       5.268 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=9)        0.266       5.534         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt [1]
 CLMA_226_120/Y3                   td                    0.358       5.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_5/gateop_perm/Z
                                   net (fanout=1)        0.167       6.059         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N42140
 CLMS_226_125/Y3                   td                    0.358       6.417 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/gateop_perm/Z
                                   net (fanout=2)        0.183       6.600         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39
 CLMS_226_117/Y1                   td                    0.224       6.824 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.157       6.981         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N9787
 CLMS_226_117/Y0                   td                    0.233       7.214 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=6)        0.274       7.488         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [2]
 CLMS_226_109/Y2                   td                    0.264       7.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N431/gateop_perm/Z
                                   net (fanout=2)        0.071       7.823         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N431
 CLMS_226_109/Y1                   td                    0.244       8.067 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=121)      0.729       8.796         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_206_68/CECO                  td                    0.132       8.928 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[123]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.928         ntR836           
 CLMA_206_72/CECO                  td                    0.132       9.060 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[104]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.060         ntR835           
 CLMA_206_76/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.060         Logic Levels: 8  
                                                                                   Logic: 2.166ns(53.975%), Route: 1.847ns(46.025%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.976      14.305         ntclkbufg_0      
 CLMA_206_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.924                          
 clock uncertainty                                      -0.150      14.774                          

 Setup time                                             -0.576      14.198                          

 Data required time                                                 14.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.198                          
 Data arrival time                                                   9.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[74]/opit_0_inv_L5Q_perm/CE
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.123  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  5.047
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.163       5.047         ntclkbufg_0      
 CLMA_230_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_230_120/Q0                   tco                   0.221       5.268 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=9)        0.266       5.534         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt [1]
 CLMA_226_120/Y3                   td                    0.358       5.892 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_5/gateop_perm/Z
                                   net (fanout=1)        0.167       6.059         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N42140
 CLMS_226_125/Y3                   td                    0.358       6.417 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/gateop_perm/Z
                                   net (fanout=2)        0.183       6.600         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39
 CLMS_226_117/Y1                   td                    0.224       6.824 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.157       6.981         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N9787
 CLMS_226_117/Y0                   td                    0.233       7.214 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=6)        0.274       7.488         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [2]
 CLMS_226_109/Y2                   td                    0.264       7.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N431/gateop_perm/Z
                                   net (fanout=2)        0.071       7.823         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N431
 CLMS_226_109/Y1                   td                    0.244       8.067 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=121)      0.729       8.796         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_206_68/CECO                  td                    0.132       8.928 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[123]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.928         ntR836           
 CLMA_206_72/CECO                  td                    0.132       9.060 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[104]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.060         ntR835           
 CLMA_206_76/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[74]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.060         Logic Levels: 8  
                                                                                   Logic: 2.166ns(53.975%), Route: 1.847ns(46.025%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.976      14.305         ntclkbufg_0      
 CLMA_206_76/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[74]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.924                          
 clock uncertainty                                      -0.150      14.774                          

 Setup time                                             -0.576      14.198                          

 Data required time                                                 14.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.198                          
 Data arrival time                                                   9.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[26]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.947
  Launch Clock Delay      :  4.269
  Clock Pessimism Removal :  -0.658

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.940       4.269         ntclkbufg_0      
 CLMA_178_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[26]/opit_0_inv/CLK

 CLMA_178_180/Q0                   tco                   0.179       4.448 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[26]/opit_0_inv/Q
                                   net (fanout=2)        0.243       4.691         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [26]
 CLMS_178_177/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WD

 Data arrival time                                                   4.691         Logic Levels: 0  
                                                                                   Logic: 0.179ns(42.417%), Route: 0.243ns(57.583%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.063       4.947         ntclkbufg_0      
 CLMS_178_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_31/ram16x1d/WCLK
 clock pessimism                                        -0.658       4.289                          
 clock uncertainty                                       0.000       4.289                          

 Hold time                                               0.293       4.582                          

 Data required time                                                  4.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.582                          
 Data arrival time                                                   4.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.982
  Launch Clock Delay      :  4.291
  Clock Pessimism Removal :  -0.659

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.962       4.291         ntclkbufg_0      
 CLMA_178_160/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/CLK

 CLMA_178_160/Q3                   tco                   0.182       4.473 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[2]/opit_0_inv/Q
                                   net (fanout=8)        0.223       4.696         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_cmd [2]
 CLMS_178_145/CD                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WD

 Data arrival time                                                   4.696         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.938%), Route: 0.223ns(55.062%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.098       4.982         ntclkbufg_0      
 CLMS_178_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_3/ram16x1d/WCLK
 clock pessimism                                        -0.659       4.323                          
 clock uncertainty                                       0.000       4.323                          

 Hold time                                               0.259       4.582                          

 Data required time                                                  4.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.582                          
 Data arrival time                                                   4.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_13/ram16x1d/WADM0
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.943
  Launch Clock Delay      :  4.265
  Clock Pessimism Removal :  -0.658

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.936       4.265         ntclkbufg_0      
 CLMA_178_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_178_184/Q0                   tco                   0.179       4.444 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.252       4.696         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_178_181/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_13/ram16x1d/WADM0

 Data arrival time                                                   4.696         Logic Levels: 0  
                                                                                   Logic: 0.179ns(41.531%), Route: 0.252ns(58.469%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.059       4.943         ntclkbufg_0      
 CLMS_178_181/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_13/ram16x1d/WCLK
 clock pessimism                                        -0.658       4.285                          
 clock uncertainty                                       0.000       4.285                          

 Hold time                                               0.293       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   4.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.891  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.346
  Launch Clock Delay      :  2.749
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.136       2.749         ntR1558          
 CLMA_146_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_146_117/Q0                   tco                   0.221       2.970 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.604       5.574         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_66_173/Y6CD                  td                    0.103       5.677 f       CLKROUTE_83/Z    
                                   net (fanout=1)        0.334       6.011         ntR1546          
 CLMS_66_201/Y6AB                  td                    0.101       6.112 f       CLKROUTE_82/Z    
                                   net (fanout=1)        0.513       6.625         ntR1545          
 CLMS_66_177/Y6CD                  td                    0.103       6.728 f       CLKROUTE_81/Z    
                                   net (fanout=1)        3.151       9.879         ntR1544          
 CLMA_150_120/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                   9.879         Logic Levels: 3  
                                                                                   Logic: 0.528ns(7.405%), Route: 6.602ns(92.595%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.017      14.346         ntclkbufg_0      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.294      14.640                          
 clock uncertainty                                      -0.150      14.490                          

 Setup time                                             -0.068      14.422                          

 Data required time                                                 14.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.422                          
 Data arrival time                                                   9.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.884  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.330
  Launch Clock Delay      :  2.740
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.127       2.740         ntR1558          
 CLMA_146_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_146_109/Q2                   tco                   0.223       2.963 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.302       4.265         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_66_185/Y6CD                  td                    0.103       4.368 f       CLKROUTE_87/Z    
                                   net (fanout=1)        0.389       4.757         ntR1550          
 CLMS_66_177/Y6AB                  td                    0.101       4.858 f       CLKROUTE_86/Z    
                                   net (fanout=1)        0.811       5.669         ntR1549          
 CLMS_66_161/Y6CD                  td                    0.103       5.772 f       CLKROUTE_85/Z    
                                   net (fanout=1)        0.932       6.704         ntR1548          
 CLMS_66_165/Y6AB                  td                    0.101       6.805 f       CLKROUTE_84/Z    
                                   net (fanout=1)        2.973       9.778         ntR1547          
 CLMA_154_108/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   9.778         Logic Levels: 4  
                                                                                   Logic: 0.631ns(8.966%), Route: 6.407ns(91.034%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.001      14.330         ntclkbufg_0      
 CLMA_154_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.294      14.624                          
 clock uncertainty                                      -0.150      14.474                          

 Setup time                                             -0.068      14.406                          

 Data required time                                                 14.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.406                          
 Data arrival time                                                   9.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.628                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.894  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.349
  Launch Clock Delay      :  2.749
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.136       2.749         ntR1558          
 CLMA_146_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMA_146_116/Q0                   tco                   0.221       2.970 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.109       5.079         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMA_74_57/Y6AB                   td                    0.101       5.180 f       CLKROUTE_69/Z    
                                   net (fanout=1)        0.624       5.804         ntR1532          
 CLMA_66_44/Y6AB                   td                    0.101       5.905 f       CLKROUTE_68/Z    
                                   net (fanout=1)        0.283       6.188         ntR1531          
 CLMS_66_41/Y6AB                   td                    0.101       6.289 f       CLKROUTE_67/Z    
                                   net (fanout=1)        0.716       7.005         ntR1530          
 CLMA_70_44/Y6CD                   td                    0.103       7.108 f       CLKROUTE_66/Z    
                                   net (fanout=1)        0.172       7.280         ntR1529          
 CLMA_66_40/Y6CD                   td                    0.103       7.383 f       CLKROUTE_65/Z    
                                   net (fanout=1)        0.192       7.575         ntR1528          
 CLMA_74_41/Y6CD                   td                    0.103       7.678 f       CLKROUTE_64/Z    
                                   net (fanout=1)        0.672       8.350         ntR1527          
 CLMS_66_37/Y6CD                   td                    0.103       8.453 f       CLKROUTE_63/Z    
                                   net (fanout=1)        1.430       9.883         ntR1526          
 CLMA_146_121/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                   9.883         Logic Levels: 7  
                                                                                   Logic: 0.936ns(13.120%), Route: 6.198ns(86.880%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.020      14.349         ntclkbufg_0      
 CLMA_146_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.294      14.643                          
 clock uncertainty                                      -0.150      14.493                          

 Setup time                                              0.024      14.517                          

 Data required time                                                 14.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.517                          
 Data arrival time                                                   9.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.025
  Launch Clock Delay      :  2.318
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.011       2.318         ntR1558          
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_113/Q0                   tco                   0.182       2.500 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.315       2.815         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_150_124/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   2.815         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.620%), Route: 0.315ns(63.380%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.141       5.025         ntclkbufg_0      
 CLMA_150_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -0.294       4.731                          
 clock uncertainty                                       0.150       4.881                          

 Hold time                                              -0.011       4.870                          

 Data required time                                                  4.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.870                          
 Data arrival time                                                   2.815                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.055                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.022
  Launch Clock Delay      :  2.314
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.007       2.314         ntR1558          
 CLMA_146_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_146_109/Q1                   tco                   0.184       2.498 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.043       5.541         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_138_113/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.184ns(5.702%), Route: 3.043ns(94.298%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.138       5.022         ntclkbufg_0      
 CLMS_138_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.294       4.728                          
 clock uncertainty                                       0.150       4.878                          

 Hold time                                              -0.011       4.867                          

 Data required time                                                  4.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.867                          
 Data arrival time                                                   5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.674                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.396  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.004
  Launch Clock Delay      :  2.314
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.007       2.314         ntR1558          
 CLMA_146_109/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_146_109/Q0                   tco                   0.182       2.496 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.074       5.570         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_154_108/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   5.570         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.590%), Route: 3.074ns(94.410%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.120       5.004         ntclkbufg_0      
 CLMA_154_108/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.294       4.710                          
 clock uncertainty                                       0.150       4.860                          

 Hold time                                              -0.011       4.849                          

 Data required time                                                  4.849                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.849                          
 Data arrival time                                                   5.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L3
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.303
  Launch Clock Delay      :  2.712
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.093      29.378         ntclkbufg_2      
 CLMS_150_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK

 CLMS_150_41/Q2                    tco                   0.223      29.601 f       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        4.706      34.307         u_hdmi_top/u_video_driver/cnt_v [3]
 CLMA_226_20/Y6CD                  td                    0.103      34.410 f       CLKROUTE_73/Z    
                                   net (fanout=1)        0.514      34.924         ntR1536          
 CLMA_230_9/Y6CD                   td                    0.103      35.027 f       CLKROUTE_72/Z    
                                   net (fanout=1)        1.392      36.419         ntR1535          
 CLMA_150_40/A3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L3

 Data arrival time                                                  36.419         Logic Levels: 2  
                                                                                   Logic: 0.429ns(6.093%), Route: 6.612ns(93.907%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      33.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.974      34.303         ntclkbufg_0      
 CLMA_150_40/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      34.575                          
 clock uncertainty                                      -0.150      34.425                          

 Setup time                                             -0.308      34.117                          

 Data required time                                                 34.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.117                          
 Data arrival time                                                  36.419                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.347
  Launch Clock Delay      :  2.757
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.138      29.423         ntclkbufg_2      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK

 CLMS_138_133/Q1                   tco                   0.223      29.646 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.062      30.708         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [13]
 CLMS_82_173/Y6AB                  td                    0.101      30.809 f       CLKROUTE_8/Z     
                                   net (fanout=1)        1.865      32.674         ntR1471          
 CLMA_62_177/Y6CD                  td                    0.103      32.777 f       CLKROUTE_7/Z     
                                   net (fanout=1)        0.917      33.694         ntR1470          
 CLMA_62_212/Y6CD                  td                    0.103      33.797 f       CLKROUTE_6/Z     
                                   net (fanout=1)        0.303      34.100         ntR1469          
 CLMA_62_208/Y6CD                  td                    0.103      34.203 f       CLKROUTE_5/Z     
                                   net (fanout=1)        2.458      36.661         ntR1468          
 CLMA_138_132/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D

 Data arrival time                                                  36.661         Logic Levels: 4  
                                                                                   Logic: 0.633ns(8.746%), Route: 6.605ns(91.254%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      33.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.018      34.347         ntclkbufg_0      
 CLMA_138_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/CLK
 clock pessimism                                         0.272      34.619                          
 clock uncertainty                                      -0.150      34.469                          

 Setup time                                             -0.068      34.401                          

 Data required time                                                 34.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.401                          
 Data arrival time                                                  36.661                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.303
  Launch Clock Delay      :  2.712
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.093      29.378         ntclkbufg_2      
 CLMS_150_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK

 CLMS_150_41/Q0                    tco                   0.221      29.599 f       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.160      29.759         u_hdmi_top/u_video_driver/cnt_v [1]
 CLMA_150_40/Y1                    td                    0.359      30.118 f       u_hdmi_top/u_video_driver/N4_mux8_8/gateop_perm/Z
                                   net (fanout=1)        1.258      31.376         u_hdmi_top/u_video_driver/_N41387
 CLMA_226_8/Y6CD                   td                    0.103      31.479 f       CLKROUTE_4/Z     
                                   net (fanout=1)        0.213      31.692         ntR1467          
 CLMA_226_12/Y6CD                  td                    0.103      31.795 f       CLKROUTE_3/Z     
                                   net (fanout=1)        0.555      32.350         ntR1466          
 CLMA_230_16/Y6CD                  td                    0.103      32.453 f       CLKROUTE_2/Z     
                                   net (fanout=1)        0.658      33.111         ntR1465          
 CLMA_226_16/Y6CD                  td                    0.103      33.214 f       CLKROUTE_1/Z     
                                   net (fanout=1)        0.495      33.709         ntR1464          
 CLMA_230_8/Y6CD                   td                    0.103      33.812 f       CLKROUTE_0/Z     
                                   net (fanout=1)        2.552      36.364         ntR1463          
 CLMA_150_40/A2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  36.364         Logic Levels: 6  
                                                                                   Logic: 1.095ns(15.674%), Route: 5.891ns(84.326%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      33.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.974      34.303         ntclkbufg_0      
 CLMA_150_40/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      34.575                          
 clock uncertainty                                      -0.150      34.425                          

 Setup time                                             -0.305      34.120                          

 Data required time                                                 34.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.120                          
 Data arrival time                                                  36.364                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.030
  Launch Clock Delay      :  2.329
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.016       2.329         ntclkbufg_2      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_128/Q0                   tco                   0.182       2.511 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.330       2.841         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMS_134_129/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                   2.841         Logic Levels: 0  
                                                                                   Logic: 0.182ns(35.547%), Route: 0.330ns(64.453%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.146       5.030         ntclkbufg_0      
 CLMS_134_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.272       4.758                          
 clock uncertainty                                       0.150       4.908                          

 Hold time                                              -0.011       4.897                          

 Data required time                                                  4.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.897                          
 Data arrival time                                                   2.841                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.423  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.030
  Launch Clock Delay      :  2.335
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.022       2.335         ntclkbufg_2      
 CLMA_138_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_138_128/Q3                   tco                   0.182       2.517 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.261       5.778         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [12]
 CLMS_134_129/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                   5.778         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.286%), Route: 3.261ns(94.714%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.146       5.030         ntclkbufg_0      
 CLMS_134_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.272       4.758                          
 clock uncertainty                                       0.150       4.908                          

 Hold time                                               0.034       4.942                          

 Data required time                                                  4.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.942                          
 Data arrival time                                                   5.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.031
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.020       2.333         ntclkbufg_2      
 CLMA_146_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMA_146_120/Q0                   tco                   0.182       2.515 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.235       5.750         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_138_120/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   5.750         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.326%), Route: 3.235ns(94.674%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.147       5.031         ntclkbufg_0      
 CLMA_138_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.272       4.759                          
 clock uncertainty                                       0.150       4.909                          

 Hold time                                              -0.011       4.898                          

 Data required time                                                  4.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.898                          
 Data arrival time                                                   5.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.852                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  2.720
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.111      12.720         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q1                    tco                   0.223      12.943 f       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.275      13.218         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMS_134_77/Y1                    td                    0.360      13.578 f       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.358      13.936         u_sd_ctrl_top/u_sd_read/N264
 CLMA_130_85/Y1                    td                    0.224      14.160 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.264      14.424         u_sd_ctrl_top/u_sd_read/_N27170
                                   td                    0.368      14.792 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.792         u_sd_ctrl_top/u_sd_read/_N5597
 CLMA_134_80/COUT                  td                    0.044      14.836 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.836         u_sd_ctrl_top/u_sd_read/_N5599
                                   td                    0.044      14.880 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.880         u_sd_ctrl_top/u_sd_read/_N5601
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.880         Logic Levels: 3  
                                                                                   Logic: 1.263ns(58.472%), Route: 0.897ns(41.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      31.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.991      32.294         ntclkbufg_4      
 CLMA_134_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.410      32.704                          
 clock uncertainty                                      -0.150      32.554                          

 Setup time                                             -0.128      32.426                          

 Data required time                                                 32.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.426                          
 Data arrival time                                                  14.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  2.720
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.111      12.720         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q1                    tco                   0.223      12.943 f       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.275      13.218         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMS_134_77/Y1                    td                    0.360      13.578 f       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.358      13.936         u_sd_ctrl_top/u_sd_read/N264
 CLMA_130_85/Y1                    td                    0.224      14.160 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.264      14.424         u_sd_ctrl_top/u_sd_read/_N27170
                                   td                    0.368      14.792 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.792         u_sd_ctrl_top/u_sd_read/_N5597
 CLMA_134_80/COUT                  td                    0.044      14.836 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.836         u_sd_ctrl_top/u_sd_read/_N5599
 CLMA_134_84/CIN                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.836         Logic Levels: 3  
                                                                                   Logic: 1.219ns(57.609%), Route: 0.897ns(42.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      31.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.991      32.294         ntclkbufg_4      
 CLMA_134_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.410      32.704                          
 clock uncertainty                                      -0.150      32.554                          

 Setup time                                             -0.132      32.422                          

 Data required time                                                 32.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.422                          
 Data arrival time                                                  14.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.586                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  2.720
  Clock Pessimism Removal :  0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.111      12.720         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q1                    tco                   0.223      12.943 f       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.275      13.218         u_sd_ctrl_top/u_sd_read/rx_flag
 CLMS_134_77/Y1                    td                    0.360      13.578 f       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.358      13.936         u_sd_ctrl_top/u_sd_read/N264
 CLMA_130_85/Y1                    td                    0.224      14.160 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.264      14.424         u_sd_ctrl_top/u_sd_read/_N27170
                                   td                    0.368      14.792 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      14.792         u_sd_ctrl_top/u_sd_read/_N5597
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                  14.792         Logic Levels: 2  
                                                                                   Logic: 1.175ns(56.708%), Route: 0.897ns(43.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      31.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      31.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      31.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.987      32.290         ntclkbufg_4      
 CLMA_134_80/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.410      32.700                          
 clock uncertainty                                      -0.150      32.550                          

 Setup time                                             -0.115      32.435                          

 Data required time                                                 32.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.435                          
 Data arrival time                                                  14.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.715
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.987      12.290         ntclkbufg_4      
 CLMS_134_81/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_134_81/Q3                    tco                   0.178      12.468 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059      12.527         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [3]
 CLMS_134_81/D4                                                            f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.527         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.106      12.715         ntclkbufg_4      
 CLMS_134_81/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425      12.290                          
 clock uncertainty                                       0.000      12.290                          

 Hold time                                              -0.028      12.262                          

 Data required time                                                 12.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.262                          
 Data arrival time                                                  12.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.707
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.979      12.282         ntclkbufg_4      
 CLMA_138_76/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK

 CLMA_138_76/Q1                    tco                   0.180      12.462 f       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059      12.521         u_sd_ctrl_top/u_sd_read/rx_data_t [7]
 CLMA_138_76/C4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.521         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.098      12.707         ntclkbufg_4      
 CLMA_138_76/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425      12.282                          
 clock uncertainty                                       0.000      12.282                          

 Hold time                                              -0.028      12.254                          

 Data required time                                                 12.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.254                          
 Data arrival time                                                  12.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.707
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.979      12.282         ntclkbufg_4      
 CLMA_138_76/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CLK

 CLMA_138_76/Q2                    tco                   0.180      12.462 f       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      12.520         u_sd_ctrl_top/u_sd_read/rx_data_t [8]
 CLMA_138_76/A4                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.520         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.098      12.707         ntclkbufg_4      
 CLMA_138_76/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425      12.282                          
 clock uncertainty                                       0.000      12.282                          

 Hold time                                              -0.029      12.253                          

 Data required time                                                 12.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.253                          
 Data arrival time                                                  12.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.728
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.115       2.728         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.221       2.949 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.171       3.120         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_138_88/Y3                    td                    0.162       3.282 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.276       3.558         u_sd_ctrl_top/u_sd_read/N262
 CLMA_138_76/CECO                  td                    0.141       3.699 r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.699         ntR898           
 CLMA_138_80/CECO                  td                    0.141       3.840 r       u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.840         ntR897           
 CLMA_138_84/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   3.840         Logic Levels: 3  
                                                                                   Logic: 0.665ns(59.802%), Route: 0.447ns(40.198%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.988      12.291         ntclkbufg_4      
 CLMA_138_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      12.563                          
 clock uncertainty                                      -0.150      12.413                          

 Setup time                                             -0.563      11.850                          

 Data required time                                                 11.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.850                          
 Data arrival time                                                   3.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.010                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.728
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.115       2.728         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.221       2.949 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.171       3.120         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_138_88/Y3                    td                    0.162       3.282 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.276       3.558         u_sd_ctrl_top/u_sd_read/N262
 CLMA_138_76/CECO                  td                    0.141       3.699 r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.699         ntR898           
 CLMA_138_80/CECO                  td                    0.141       3.840 r       u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.840         ntR897           
 CLMA_138_84/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CE

 Data arrival time                                                   3.840         Logic Levels: 3  
                                                                                   Logic: 0.665ns(59.802%), Route: 0.447ns(40.198%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.988      12.291         ntclkbufg_4      
 CLMA_138_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      12.563                          
 clock uncertainty                                      -0.150      12.413                          

 Setup time                                             -0.563      11.850                          

 Data required time                                                 11.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.850                          
 Data arrival time                                                   3.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.010                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.728
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.115       2.728         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.221       2.949 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.171       3.120         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_138_88/Y3                    td                    0.162       3.282 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.276       3.558         u_sd_ctrl_top/u_sd_read/N262
 CLMA_138_76/CECO                  td                    0.141       3.699 r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.699         ntR898           
 CLMA_138_80/CECO                  td                    0.141       3.840 r       u_sd_ctrl_top/u_sd_read/rx_data_t[15]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       3.840         ntR897           
 CLMA_138_84/CECI                                                          r       u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CE

 Data arrival time                                                   3.840         Logic Levels: 3  
                                                                                   Logic: 0.665ns(59.802%), Route: 0.447ns(40.198%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.988      12.291         ntclkbufg_4      
 CLMA_138_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      12.563                          
 clock uncertainty                                      -0.150      12.413                          

 Setup time                                             -0.563      11.850                          

 Data required time                                                 11.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.850                          
 Data arrival time                                                   3.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.010                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.720
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      0.995      22.302         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.182      22.484 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.206      22.690         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_134_85/B4                                                            r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L4

 Data arrival time                                                  22.690         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.907%), Route: 0.206ns(53.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.111      12.720         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      12.448                          
 clock uncertainty                                       0.150      12.598                          

 Hold time                                              -0.038      12.560                          

 Data required time                                                 12.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.560                          
 Data arrival time                                                  22.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.130                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      0.995      22.302         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.182      22.484 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.141      22.625         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_138_88/Y3                    td                    0.130      22.755 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.136      22.891         u_sd_ctrl_top/u_sd_read/N262
 CLMS_134_89/CE                                                            r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  22.891         Logic Levels: 1  
                                                                                   Logic: 0.312ns(52.971%), Route: 0.277ns(47.029%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.115      12.724         ntclkbufg_4      
 CLMS_134_89/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      12.452                          
 clock uncertainty                                       0.150      12.602                          

 Hold time                                              -0.187      12.415                          

 Data required time                                                 12.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.415                          
 Data arrival time                                                  22.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      0.995      22.302         ntR1558          
 CLMA_134_88/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_134_88/Q0                    tco                   0.182      22.484 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.141      22.625         u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMA_138_88/Y3                    td                    0.130      22.755 r       u_sd_ctrl_top/u_sd_read/N262/gateop_perm/Z
                                   net (fanout=8)        0.136      22.891         u_sd_ctrl_top/u_sd_read/N262
 CLMS_134_89/CE                                                            r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  22.891         Logic Levels: 1  
                                                                                   Logic: 0.312ns(52.971%), Route: 0.277ns(47.029%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.115      12.724         ntclkbufg_4      
 CLMS_134_89/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      12.452                          
 clock uncertainty                                       0.150      12.602                          

 Hold time                                              -0.187      12.415                          

 Data required time                                                 12.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.415                          
 Data arrival time                                                  22.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK
Endpoint    : u_sd_read_photo/ddr_flow_cnt_reg[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.308
  Launch Clock Delay      :  2.750
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.137       2.750         ntR1558          
 CLMS_150_121/CLK                                                          r       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK

 CLMS_150_121/Q2                   tco                   0.223       2.973 f       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.390       3.363         u_sd_read_photo/ddr_wr_cnt [23]
 CLMA_154_100/Y1                   td                    0.355       3.718 r       u_sd_read_photo/N110_8/gateop_perm/Z
                                   net (fanout=1)        0.300       4.018         u_sd_read_photo/_N41189
 CLMA_154_116/Y1                   td                    0.151       4.169 f       u_sd_read_photo/N110_21/gateop_perm/Z
                                   net (fanout=1)        0.357       4.526         u_sd_read_photo/_N41202
 CLMA_158_108/Y1                   td                    0.244       4.770 f       u_sd_read_photo/N110_24/gateop_perm/Z
                                   net (fanout=24)       0.444       5.214         u_sd_read_photo/N110
 CLMS_138_97/Y0                    td                    0.264       5.478 f       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.162       5.640         u_sd_read_photo/N319
 CLMS_138_97/Y3                    td                    0.151       5.791 f       u_sd_read_photo/N323_3/gateop_perm/Z
                                   net (fanout=3)        0.265       6.056         u_sd_read_photo/N323
 CLMS_138_97/CE                                                            f       u_sd_read_photo/ddr_flow_cnt_reg[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.056         Logic Levels: 5  
                                                                                   Logic: 1.388ns(41.984%), Route: 1.918ns(58.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.001      22.308         ntR1558          
 CLMS_138_97/CLK                                                           r       u_sd_read_photo/ddr_flow_cnt_reg[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      22.678                          
 clock uncertainty                                      -0.150      22.528                          

 Setup time                                             -0.476      22.052                          

 Data required time                                                 22.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.052                          
 Data arrival time                                                   6.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK
Endpoint    : u_sd_read_photo/ddr_flow_cnt_reg[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.308
  Launch Clock Delay      :  2.750
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.137       2.750         ntR1558          
 CLMS_150_121/CLK                                                          r       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK

 CLMS_150_121/Q2                   tco                   0.223       2.973 f       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.390       3.363         u_sd_read_photo/ddr_wr_cnt [23]
 CLMA_154_100/Y1                   td                    0.355       3.718 r       u_sd_read_photo/N110_8/gateop_perm/Z
                                   net (fanout=1)        0.300       4.018         u_sd_read_photo/_N41189
 CLMA_154_116/Y1                   td                    0.151       4.169 f       u_sd_read_photo/N110_21/gateop_perm/Z
                                   net (fanout=1)        0.357       4.526         u_sd_read_photo/_N41202
 CLMA_158_108/Y1                   td                    0.244       4.770 f       u_sd_read_photo/N110_24/gateop_perm/Z
                                   net (fanout=24)       0.444       5.214         u_sd_read_photo/N110
 CLMS_138_97/Y0                    td                    0.264       5.478 f       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.162       5.640         u_sd_read_photo/N319
 CLMS_138_97/Y3                    td                    0.151       5.791 f       u_sd_read_photo/N323_3/gateop_perm/Z
                                   net (fanout=3)        0.265       6.056         u_sd_read_photo/N323
 CLMS_138_97/CE                                                            f       u_sd_read_photo/ddr_flow_cnt_reg[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.056         Logic Levels: 5  
                                                                                   Logic: 1.388ns(41.984%), Route: 1.918ns(58.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.001      22.308         ntR1558          
 CLMS_138_97/CLK                                                           r       u_sd_read_photo/ddr_flow_cnt_reg[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      22.678                          
 clock uncertainty                                      -0.150      22.528                          

 Setup time                                             -0.476      22.052                          

 Data required time                                                 22.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.052                          
 Data arrival time                                                   6.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK
Endpoint    : u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.308
  Launch Clock Delay      :  2.750
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.137       2.750         ntR1558          
 CLMS_150_121/CLK                                                          r       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/CLK

 CLMS_150_121/Q2                   tco                   0.223       2.973 f       u_sd_read_photo/ddr_wr_cnt[23]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.390       3.363         u_sd_read_photo/ddr_wr_cnt [23]
 CLMA_154_100/Y1                   td                    0.355       3.718 r       u_sd_read_photo/N110_8/gateop_perm/Z
                                   net (fanout=1)        0.300       4.018         u_sd_read_photo/_N41189
 CLMA_154_116/Y1                   td                    0.151       4.169 f       u_sd_read_photo/N110_21/gateop_perm/Z
                                   net (fanout=1)        0.357       4.526         u_sd_read_photo/_N41202
 CLMA_158_108/Y1                   td                    0.244       4.770 f       u_sd_read_photo/N110_24/gateop_perm/Z
                                   net (fanout=24)       0.444       5.214         u_sd_read_photo/N110
 CLMS_138_97/Y0                    td                    0.264       5.478 f       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.162       5.640         u_sd_read_photo/N319
 CLMS_138_97/Y3                    td                    0.151       5.791 f       u_sd_read_photo/N323_3/gateop_perm/Z
                                   net (fanout=3)        0.265       6.056         u_sd_read_photo/N323
 CLMS_138_97/CE                                                            f       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.056         Logic Levels: 5  
                                                                                   Logic: 1.388ns(41.984%), Route: 1.918ns(58.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.001      22.308         ntR1558          
 CLMS_138_97/CLK                                                           r       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      22.678                          
 clock uncertainty                                      -0.150      22.528                          

 Setup time                                             -0.476      22.052                          

 Data required time                                                 22.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.052                          
 Data arrival time                                                   6.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[9]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.744
  Launch Clock Delay      :  2.309
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.002       2.309         ntR1558          
 CLMS_110_89/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/CLK

 CLMS_110_89/Q3                    tco                   0.178       2.487 f       u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/Q
                                   net (fanout=1)        0.159       2.646         u_CORES/u_debug_core_0/DATA_ff[0] [7]
 DRM_106_88/DA0[9]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[9]

 Data arrival time                                                   2.646         Logic Levels: 0  
                                                                                   Logic: 0.178ns(52.819%), Route: 0.159ns(47.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.131       2.744         ntR1558          
 DRM_106_88/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.370       2.374                          
 clock uncertainty                                       0.000       2.374                          

 Hold time                                               0.119       2.493                          

 Data required time                                                  2.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.493                          
 Data arrival time                                                   2.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.153                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/iGopDrm/ADDRA[7]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.766
  Launch Clock Delay      :  2.337
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.030       2.337         ntR1558          
 CLMA_102_120/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_120/Q3                   tco                   0.182       2.519 r       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.207       2.726         u_CORES/u_debug_core_0/ram_wadr [4]
 DRM_106_108/ADA0[7]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/iGopDrm/ADDRA[7]

 Data arrival time                                                   2.726         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.787%), Route: 0.207ns(53.213%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.153       2.766         ntR1558          
 DRM_106_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/iGopDrm/CLKA
 clock pessimism                                        -0.370       2.396                          
 clock uncertainty                                       0.000       2.396                          

 Hold time                                               0.166       2.562                          

 Data required time                                                  2.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.562                          
 Data arrival time                                                   2.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/iGopDrm/ADDRA[6]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.766
  Launch Clock Delay      :  2.337
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.030       2.337         ntR1558          
 CLMA_102_120/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_120/Q2                   tco                   0.183       2.520 r       u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.209       2.729         u_CORES/u_debug_core_0/ram_wadr [3]
 DRM_106_108/ADA0[6]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/iGopDrm/ADDRA[6]

 Data arrival time                                                   2.729         Logic Levels: 0  
                                                                                   Logic: 0.183ns(46.684%), Route: 0.209ns(53.316%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.153       2.766         ntR1558          
 DRM_106_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1/iGopDrm/CLKA
 clock pessimism                                        -0.370       2.396                          
 clock uncertainty                                       0.000       2.396                          

 Hold time                                               0.166       2.562                          

 Data required time                                                  2.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.562                          
 Data arrival time                                                   2.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.408  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  5.004
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.120      15.004         ntclkbufg_0      
 CLMS_226_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_85/Q0                    tco                   0.221      15.225 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.423      15.648         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_226_57/Y2                    td                    0.227      15.875 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.360      16.235         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_222_53/Y0                    td                    0.150      16.385 f       _N6523_inv/gateop_perm/Z
                                   net (fanout=8)        0.568      16.953         _N6523           
                                   td                    0.368      17.321 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.321         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4954
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.321         Logic Levels: 2  
                                                                                   Logic: 0.966ns(41.692%), Route: 1.351ns(58.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.983      22.290         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_226_52/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.596                          
 clock uncertainty                                      -0.150      22.446                          

 Setup time                                             -0.115      22.331                          

 Data required time                                                 22.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.331                          
 Data arrival time                                                  17.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.010                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/I02
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.408  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  5.004
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.120      15.004         ntclkbufg_0      
 CLMS_226_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_85/Q0                    tco                   0.221      15.225 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.423      15.648         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_226_57/Y2                    td                    0.227      15.875 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.360      16.235         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_222_53/Y0                    td                    0.150      16.385 f       _N6523_inv/gateop_perm/Z
                                   net (fanout=8)        0.568      16.953         _N6523           
 CLMA_226_52/A2                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/I02

 Data arrival time                                                  16.953         Logic Levels: 2  
                                                                                   Logic: 0.598ns(30.682%), Route: 1.351ns(69.318%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.983      22.290         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_226_52/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.596                          
 clock uncertainty                                      -0.150      22.446                          

 Setup time                                             -0.305      22.141                          

 Data required time                                                 22.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.141                          
 Data arrival time                                                  16.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.408  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.290
  Launch Clock Delay      :  5.004
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.120      15.004         ntclkbufg_0      
 CLMS_226_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_226_85/Q0                    tco                   0.221      15.225 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.423      15.648         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_226_57/Y2                    td                    0.227      15.875 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.360      16.235         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_222_53/Y0                    td                    0.150      16.385 f       _N6523_inv/gateop_perm/Z
                                   net (fanout=8)        0.267      16.652         _N6523           
                                   td                    0.365      17.017 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.017         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4950
 CLMA_226_48/COUT                  td                    0.044      17.061 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.061         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4952
 CLMA_226_52/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.061         Logic Levels: 3  
                                                                                   Logic: 1.007ns(48.955%), Route: 1.050ns(51.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.983      22.290         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_226_52/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.596                          
 clock uncertainty                                      -0.150      22.446                          

 Setup time                                             -0.132      22.314                          

 Data required time                                                 22.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.314                          
 Data arrival time                                                  17.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.889  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.743
  Launch Clock Delay      :  4.338
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.009      24.338         ntclkbufg_0      
 CLMS_154_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_154_117/Q1                   tco                   0.184      24.522 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136      24.658         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6]
 CLMA_158_120/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  24.658         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.500%), Route: 0.136ns(42.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.130      22.743         ntR1558          
 CLMA_158_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.294      22.449                          
 clock uncertainty                                       0.150      22.599                          

 Hold time                                              -0.011      22.588                          

 Data required time                                                 22.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.588                          
 Data arrival time                                                  24.658                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.897  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.747
  Launch Clock Delay      :  4.350
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.021      24.350         ntclkbufg_0      
 CLMS_150_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_150_125/Q2                   tco                   0.183      24.533 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138      24.671         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMS_154_121/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  24.671         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.009%), Route: 0.138ns(42.991%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.134      22.747         ntR1558          
 CLMS_154_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.294      22.453                          
 clock uncertainty                                       0.150      22.603                          

 Hold time                                              -0.011      22.592                          

 Data required time                                                 22.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.592                          
 Data arrival time                                                  24.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.894  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.738
  Launch Clock Delay      :  4.338
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.009      24.338         ntclkbufg_0      
 CLMS_154_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMS_154_117/Q2                   tco                   0.183      24.521 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.142      24.663         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_154_112/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  24.663         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.308%), Route: 0.142ns(43.692%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.125      22.738         ntR1558          
 CLMA_154_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.294      22.444                          
 clock uncertainty                                       0.150      22.594                          

 Hold time                                              -0.011      22.583                          

 Data required time                                                 22.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.583                          
 Data arrival time                                                  24.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.310
  Launch Clock Delay      :  2.720
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.111      12.720         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q3                    tco                   0.220      12.940 f       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.268      13.208         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_134_92/Y2                    td                    0.264      13.472 f       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.067      13.539         u_sd_ctrl_top/u_sd_read/_N41254
 CLMA_134_92/Y0                    td                    0.150      13.689 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.263      13.952         u_sd_ctrl_top/u_sd_read/N388
 CLMA_130_93/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.952         Logic Levels: 2  
                                                                                   Logic: 0.634ns(51.461%), Route: 0.598ns(48.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.003      22.310         ntR1558          
 CLMA_130_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      22.582                          
 clock uncertainty                                      -0.150      22.432                          

 Setup time                                             -0.476      21.956                          

 Data required time                                                 21.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.956                          
 Data arrival time                                                  13.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.310
  Launch Clock Delay      :  2.720
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.111      12.720         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q3                    tco                   0.220      12.940 f       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.268      13.208         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_134_92/Y2                    td                    0.264      13.472 f       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.067      13.539         u_sd_ctrl_top/u_sd_read/_N41254
 CLMA_134_92/Y0                    td                    0.150      13.689 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.263      13.952         u_sd_ctrl_top/u_sd_read/N388
 CLMA_130_93/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.952         Logic Levels: 2  
                                                                                   Logic: 0.634ns(51.461%), Route: 0.598ns(48.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.003      22.310         ntR1558          
 CLMA_130_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      22.582                          
 clock uncertainty                                      -0.150      22.432                          

 Setup time                                             -0.476      21.956                          

 Data required time                                                 21.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.956                          
 Data arrival time                                                  13.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.310
  Launch Clock Delay      :  2.720
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT1               td                    0.079      11.340 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269      11.609         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.609 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.111      12.720         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q3                    tco                   0.220      12.940 f       u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.268      13.208         u_sd_ctrl_top/u_sd_read/res_en
 CLMA_134_92/Y2                    td                    0.264      13.472 f       u_sd_ctrl_top/u_sd_read/N385_2/gateop/F
                                   net (fanout=1)        0.067      13.539         u_sd_ctrl_top/u_sd_read/_N41254
 CLMA_134_92/Y0                    td                    0.150      13.689 f       u_sd_ctrl_top/u_sd_read/N388/gateop_perm/Z
                                   net (fanout=4)        0.263      13.952         u_sd_ctrl_top/u_sd_read/N388
 CLMA_130_93/CE                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CE

 Data arrival time                                                  13.952         Logic Levels: 2  
                                                                                   Logic: 0.634ns(51.461%), Route: 0.598ns(48.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.003      22.310         ntR1558          
 CLMA_130_93/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      22.582                          
 clock uncertainty                                      -0.150      22.432                          

 Setup time                                             -0.476      21.956                          

 Data required time                                                 21.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.956                          
 Data arrival time                                                  13.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.004                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.715
  Launch Clock Delay      :  2.285
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.982      12.285         ntclkbufg_4      
 CLMS_134_77/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK

 CLMS_134_77/Q0                    tco                   0.182      12.467 r       u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.062      12.529         u_sd_ctrl_top/u_sd_read/rx_data_t [5]
 CLMA_134_76/M0                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_data[5]/opit_0/D

 Data arrival time                                                  12.529         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.102       2.715         ntR1558          
 CLMA_134_76/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[5]/opit_0/CLK
 clock pessimism                                        -0.272       2.443                          
 clock uncertainty                                       0.150       2.593                          

 Hold time                                              -0.011       2.582                          

 Data required time                                                  2.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.582                          
 Data arrival time                                                  12.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.947                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_en/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  2.294
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.991      12.294         ntclkbufg_4      
 CLMS_134_85/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/CLK

 CLMS_134_85/Q0                    tco                   0.182      12.476 r       u_sd_ctrl_top/u_sd_read/rx_en_t/opit_0_L5Q_perm/Q
                                   net (fanout=13)       0.139      12.615         u_sd_ctrl_top/u_sd_read/rx_en_t
 CLMA_130_84/M0                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_en/opit_0/D

 Data arrival time                                                  12.615         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.114       2.727         ntR1558          
 CLMA_130_84/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_en/opit_0/CLK
 clock pessimism                                        -0.272       2.455                          
 clock uncertainty                                       0.150       2.605                          

 Hold time                                              -0.011       2.594                          

 Data required time                                                  2.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.594                          
 Data arrival time                                                  12.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.715
  Launch Clock Delay      :  2.282
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT1               td                    0.074      11.063 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240      11.303         clk_50m_180deg   
 USCM_56_115/CLK_USCM              td                    0.000      11.303 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.979      12.282         ntclkbufg_4      
 CLMA_138_76/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK

 CLMA_138_76/Q1                    tco                   0.184      12.466 r       u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.139      12.605         u_sd_ctrl_top/u_sd_read/rx_data_t [7]
 CLMA_134_76/M2                                                            r       u_sd_ctrl_top/u_sd_read/rd_val_data[7]/opit_0/D

 Data arrival time                                                  12.605         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.102       2.715         ntR1558          
 CLMA_134_76/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[7]/opit_0/CLK
 clock pessimism                                        -0.272       2.443                          
 clock uncertainty                                       0.150       2.593                          

 Hold time                                              -0.011       2.582                          

 Data required time                                                  2.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.582                          
 Data arrival time                                                  12.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.317
  Launch Clock Delay      :  2.736
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.736         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q2                     tco                   0.223       2.959 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.610       3.569         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [2]
 CLMA_194_8/A3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.569         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.771%), Route: 0.610ns(73.229%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       3.738 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       3.978         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.978 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.005       4.983         ntclkbufg_3      
 CLMA_194_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.353                          
 clock uncertainty                                      -0.150       5.203                          

 Setup time                                             -0.308       4.895                          

 Data required time                                                  4.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.895                          
 Data arrival time                                                   3.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.317
  Launch Clock Delay      :  2.736
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.736         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q2                     tco                   0.223       2.959 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.610       3.569         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [2]
 CLMS_194_9/A3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.569         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.771%), Route: 0.610ns(73.229%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       3.738 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       3.978         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.978 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.005       4.983         ntclkbufg_3      
 CLMS_194_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.353                          
 clock uncertainty                                      -0.150       5.203                          

 Setup time                                             -0.308       4.895                          

 Data required time                                                  4.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.895                          
 Data arrival time                                                   3.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.328
  Launch Clock Delay      :  2.730
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.112       2.730         ntclkbufg_3      
 CLMA_178_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q3                     tco                   0.222       2.952 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.071       3.023         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
 CLMA_178_8/Y1                     td                    0.224       3.247 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/N29/gateop/Z
                                   net (fanout=1)        0.532       3.779         u_hdmi_top/u_rgb2dvi_0/serializer_b/N29
 IOL_147_5/TX_DATA[0]                                                      f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   3.779         Logic Levels: 1  
                                                                                   Logic: 0.446ns(42.517%), Route: 0.603ns(57.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       3.738 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       3.978         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       3.978 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.016       4.994         ntclkbufg_3      
 IOL_147_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.364                          
 clock uncertainty                                      -0.150       5.214                          

 Setup time                                             -0.107       5.107                          

 Data required time                                                  5.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.107                          
 Data arrival time                                                   3.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.746
  Launch Clock Delay      :  2.320
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       1.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       1.312         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.312 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.008       2.320         ntclkbufg_3      
 CLMA_198_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_198_8/Q1                     tco                   0.180       2.500 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.062       2.562         u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt [2]
 CLMS_198_9/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.562         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.128       2.746         ntclkbufg_3      
 CLMS_198_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.411       2.335                          
 clock uncertainty                                       0.000       2.335                          

 Hold time                                              -0.028       2.307                          

 Data required time                                                  2.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.307                          
 Data arrival time                                                   2.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.736
  Launch Clock Delay      :  2.311
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       1.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       1.312         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.312 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.999       2.311         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q1                     tco                   0.180       2.491 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.070       2.561         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [1]
 CLMA_186_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.561         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.000%), Route: 0.070ns(28.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.736         ntclkbufg_3      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.326                          
 clock uncertainty                                       0.000       2.326                          

 Hold time                                              -0.028       2.298                          

 Data required time                                                  2.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.298                          
 Data arrival time                                                   2.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.736
  Launch Clock Delay      :  2.311
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083       1.072 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240       1.312         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.312 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.999       2.311         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q0                     tco                   0.179       2.490 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.070       2.560         u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt [0]
 CLMA_186_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.560         Logic Levels: 0  
                                                                                   Logic: 0.179ns(71.888%), Route: 0.070ns(28.112%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.736         ntclkbufg_3      
 CLMA_186_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.326                          
 clock uncertainty                                       0.000       2.326                          

 Hold time                                              -0.029       2.297                          

 Data required time                                                  2.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.297                          
 Data arrival time                                                   2.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  2.731
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.112      29.397         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.223      29.620 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.575      30.195         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_166_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.195         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.945%), Route: 0.575ns(72.055%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083      30.398 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240      30.638         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.995      31.633         ntclkbufg_3      
 CLMA_166_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.905                          
 clock uncertainty                                      -0.150      31.755                          

 Setup time                                             -0.270      31.485                          

 Data required time                                                 31.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.485                          
 Data arrival time                                                  30.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.320
  Launch Clock Delay      :  2.731
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.112      29.397         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.223      29.620 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.523      30.143         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_198_8/B2                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L2

 Data arrival time                                                  30.143         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.893%), Route: 0.523ns(70.107%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083      30.398 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240      30.638         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.008      31.646         ntclkbufg_3      
 CLMA_198_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.918                          
 clock uncertainty                                      -0.150      31.768                          

 Setup time                                             -0.286      31.482                          

 Data required time                                                 31.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.482                          
 Data arrival time                                                  30.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.313
  Launch Clock Delay      :  2.735
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      28.016 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      28.285         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.285 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.116      29.401         ntclkbufg_2      
 CLMA_194_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_194_16/Q2                    tco                   0.223      29.624 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.481      30.105         u_hdmi_top/u_rgb2dvi_0/red_10bit [8]
 CLMA_194_12/C2                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  30.105         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.676%), Route: 0.481ns(68.324%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N23             
 PLL_122_55/CLK_OUT3               td                    0.083      30.398 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.240      30.638         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000      30.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.001      31.639         ntclkbufg_3      
 CLMA_194_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.911                          
 clock uncertainty                                      -0.150      31.761                          

 Setup time                                             -0.305      31.456                          

 Data required time                                                 31.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.456                          
 Data arrival time                                                  30.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.736
  Launch Clock Delay      :  2.305
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.992       2.305         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.184       2.489 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.286       2.775         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_9/B0                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.775         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.149%), Route: 0.286ns(60.851%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.736         ntclkbufg_3      
 CLMA_186_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.464                          
 clock uncertainty                                       0.150       2.614                          

 Hold time                                              -0.069       2.545                          

 Data required time                                                  2.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.545                          
 Data arrival time                                                   2.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.746
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.995       2.308         ntclkbufg_2      
 CLMS_198_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK

 CLMS_198_21/Q3                    tco                   0.182       2.490 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.286       2.776         u_hdmi_top/u_rgb2dvi_0/red_10bit [1]
 CLMS_198_9/C0                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.776         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.889%), Route: 0.286ns(61.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.128       2.746         ntclkbufg_3      
 CLMS_198_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.474                          
 clock uncertainty                                       0.150       2.624                          

 Hold time                                              -0.078       2.546                          

 Data required time                                                  2.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.546                          
 Data arrival time                                                   2.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.733
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.994       2.307         ntclkbufg_2      
 CLMA_186_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[5]/opit_0_L5Q_perm/CLK

 CLMA_186_12/Q3                    tco                   0.182       2.489 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.285       2.774         u_hdmi_top/u_rgb2dvi_0/blue_10bit [5]
 CLMA_182_8/D0                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.774         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.972%), Route: 0.285ns(61.028%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT3               td                    0.088       1.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT3
                                   net (fanout=1)        0.269       1.618         pixel_clk_5x     
 USCM_56_114/CLK_USCM              td                    0.000       1.618 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.733         ntclkbufg_3      
 CLMA_182_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.461                          
 clock uncertainty                                       0.150       2.611                          

 Hold time                                              -0.068       2.543                          

 Data required time                                                  2.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.543                          
 Data arrival time                                                   2.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  2.712
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.093       2.712         ntclkbufg_2      
 CLMS_150_41/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK

 CLMS_150_41/Q2                    tco                   0.223       2.935 f       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        4.706       7.641         u_hdmi_top/u_video_driver/cnt_v [3]
 CLMA_226_20/Y6CD                  td                    0.103       7.744 f       CLKROUTE_73/Z    
                                   net (fanout=1)        0.514       8.258         ntR1536          
 CLMA_230_9/Y6CD                   td                    0.103       8.361 f       CLKROUTE_72/Z    
                                   net (fanout=1)        1.392       9.753         ntR1535          
 CLMA_150_40/Y0                    td                    0.380      10.133 f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.547      10.680         rd_vsync         
 CLMA_174_16/M2                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/D

 Data arrival time                                                  10.680         Logic Levels: 3  
                                                                                   Logic: 0.809ns(10.153%), Route: 7.159ns(89.847%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.980      15.626         ntclkbufg_2      
 CLMA_174_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/c1_q/opit_0/CLK
 clock pessimism                                         0.370      15.996                          
 clock uncertainty                                      -0.150      15.846                          

 Setup time                                             -0.068      15.778                          

 Data required time                                                 15.778                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.778                          
 Data arrival time                                                  10.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.098       2.717         ntclkbufg_2      
 CLMS_178_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_178_21/Q1                    tco                   0.223       2.940 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.264       3.204         u_hdmi_top/u_rgb2dvi_0/encoder_b/n1q_m [1]
 CLMA_178_16/Y1                    td                    0.442       3.646 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.380       4.026         _N3              
 CLMS_166_13/Y1                    td                    0.151       4.177 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.288       4.465         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMA_174_13/Y1                    td                    0.162       4.627 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.320       4.947         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMS_166_21/Y3                    td                    0.243       5.190 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.167       5.357         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.365       5.722 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.722         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5165
 CLMA_166_16/Y3                    td                    0.387       6.109 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.073       6.182         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [3]
 CLMS_166_17/COUT                  td                    0.391       6.573 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.573         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
 CLMS_166_21/Y0                    td                    0.206       6.779 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.072       6.851         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
 CLMS_166_21/B4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.851         Logic Levels: 7  
                                                                                   Logic: 2.570ns(62.167%), Route: 1.564ns(37.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.982      15.628         ntclkbufg_2      
 CLMS_166_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.998                          
 clock uncertainty                                      -0.150      15.848                          

 Setup time                                             -0.092      15.756                          

 Data required time                                                 15.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.756                          
 Data arrival time                                                   6.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.905                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  2.717
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.098       2.717         ntclkbufg_2      
 CLMS_178_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_178_21/Q1                    tco                   0.223       2.940 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.264       3.204         u_hdmi_top/u_rgb2dvi_0/encoder_b/n1q_m [1]
 CLMA_178_16/Y1                    td                    0.442       3.646 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.380       4.026         _N3              
 CLMS_166_13/Y1                    td                    0.151       4.177 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.288       4.465         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMA_174_13/Y1                    td                    0.162       4.627 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.320       4.947         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMS_166_21/Y3                    td                    0.243       5.190 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.167       5.357         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.365       5.722 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.722         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5165
 CLMA_166_16/Y2                    td                    0.209       5.931 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.149       6.080         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
 CLMS_166_17/Y3                    td                    0.528       6.608 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.238       6.846         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [3]
 CLMS_166_21/C4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.846         Logic Levels: 6  
                                                                                   Logic: 2.323ns(56.261%), Route: 1.806ns(43.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.982      15.628         ntclkbufg_2      
 CLMS_166_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.998                          
 clock uncertainty                                      -0.150      15.848                          

 Setup time                                             -0.094      15.754                          

 Data required time                                                 15.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.754                          
 Data arrival time                                                   6.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.908                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[5]/opit_0_inv/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m_reg[5]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.732
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.993       2.306         ntclkbufg_2      
 CLMS_206_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[5]/opit_0_inv/CLK

 CLMS_206_29/Q0                    tco                   0.179       2.485 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[5]/opit_0_inv/Q
                                   net (fanout=10)       0.066       2.551         u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q [5]
 CLMA_206_28/B4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m_reg[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.551         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.061%), Route: 0.066ns(26.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.113       2.732         ntclkbufg_2      
 CLMA_206_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/q_m_reg[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.322                          
 clock uncertainty                                       0.000       2.322                          

 Hold time                                              -0.029       2.293                          

 Data required time                                                  2.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.293                          
 Data arrival time                                                   2.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.701
  Launch Clock Delay      :  2.276
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.963       2.276         ntclkbufg_2      
 CLMA_158_44/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMA_158_44/Q3                    tco                   0.178       2.454 f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       2.516         u_hdmi_top/u_video_driver/cnt_h [0]
 CLMA_158_44/D4                                                            f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.516         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.082       2.701         ntclkbufg_2      
 CLMA_158_44/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.276                          
 clock uncertainty                                       0.000       2.276                          

 Hold time                                              -0.028       2.248                          

 Data required time                                                  2.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.248                          
 Data arrival time                                                   2.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[7]/opit_0_inv/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.728
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.993       2.306         ntclkbufg_2      
 CLMS_206_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[7]/opit_0_inv/CLK

 CLMS_206_29/Q1                    tco                   0.180       2.486 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q[7]/opit_0_inv/Q
                                   net (fanout=3)        0.150       2.636         u_hdmi_top/u_rgb2dvi_0/encoder_r/din_q [7]
 CLMA_202_28/C4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.636         Logic Levels: 0  
                                                                                   Logic: 0.180ns(54.545%), Route: 0.150ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.109       2.728         ntclkbufg_2      
 CLMA_202_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.358                          
 clock uncertainty                                       0.000       2.358                          

 Hold time                                              -0.028       2.330                          

 Data required time                                                  2.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.330                          
 Data arrival time                                                   2.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.408  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.331
  Launch Clock Delay      :  5.011
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.127      55.011         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_146_137/Q0                   tco                   0.221      55.232 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.382      55.614         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMS_138_133/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  55.614         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.650%), Route: 0.382ns(63.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.018      55.663         ntclkbufg_2      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.272      55.935                          
 clock uncertainty                                      -0.150      55.785                          

 Setup time                                             -0.068      55.717                          

 Data required time                                                 55.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.717                          
 Data arrival time                                                  55.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.414  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.329
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.131      55.015         ntclkbufg_0      
 CLMA_146_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_146_133/Q0                   tco                   0.221      55.236 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.356      55.592         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_146_129/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  55.592         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.302%), Route: 0.356ns(61.698%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.016      55.661         ntclkbufg_2      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.272      55.933                          
 clock uncertainty                                      -0.150      55.783                          

 Setup time                                             -0.068      55.715                          

 Data required time                                                 55.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.715                          
 Data arrival time                                                  55.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.410  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.329
  Launch Clock Delay      :  5.011
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.127      55.011         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_146_137/Q3                   tco                   0.220      55.231 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.287      55.518         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMA_146_129/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  55.518         Logic Levels: 0  
                                                                                   Logic: 0.220ns(43.393%), Route: 0.287ns(56.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.016      55.661         ntclkbufg_2      
 CLMA_146_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.272      55.933                          
 clock uncertainty                                      -0.150      55.783                          

 Setup time                                             -0.068      55.715                          

 Data required time                                                 55.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.715                          
 Data arrival time                                                  55.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.858  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.757
  Launch Clock Delay      :  4.343
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.014      44.343         ntclkbufg_0      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_138_137/Q1                   tco                   0.184      44.527 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.141      44.668         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMS_138_133/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  44.668         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.615%), Route: 0.141ns(43.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.138      42.756         ntclkbufg_2      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.272      42.484                          
 clock uncertainty                                       0.150      42.634                          

 Hold time                                               0.034      42.668                          

 Data required time                                                 42.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.668                          
 Data arrival time                                                  44.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  4.338
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.009      44.338         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMS_138_141/Q2                   tco                   0.183      44.521 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.135      44.656         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_138_140/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  44.656         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.547%), Route: 0.135ns(42.453%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.129      42.747         ntclkbufg_2      
 CLMA_138_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.272      42.475                          
 clock uncertainty                                       0.150      42.625                          

 Hold time                                              -0.011      42.614                          

 Data required time                                                 42.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.614                          
 Data arrival time                                                  44.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.858  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.757
  Launch Clock Delay      :  4.343
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.014      44.343         ntclkbufg_0      
 CLMS_138_137/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMS_138_137/Q0                   tco                   0.182      44.525 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.143      44.668         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMS_138_133/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  44.668         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.000%), Route: 0.143ns(44.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.138      42.756         ntclkbufg_2      
 CLMS_138_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.272      42.484                          
 clock uncertainty                                       0.150      42.634                          

 Hold time                                              -0.011      42.623                          

 Data required time                                                 42.623                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.623                          
 Data arrival time                                                  44.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.561
  Launch Clock Delay      :  2.655
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.530       1.530         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.530 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.125       2.655         ntclkbufg_1      
 CLMA_98_100/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q1                    tco                   0.223       2.878 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.271       3.149         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_90_101/B3                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.149         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.142%), Route: 0.271ns(54.858%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.559      26.559         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      26.559 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.002      27.561         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.591                          
 clock uncertainty                                      -0.050      27.541                          

 Setup time                                             -0.267      27.274                          

 Data required time                                                 27.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.274                          
 Data arrival time                                                   3.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.563
  Launch Clock Delay      :  2.648
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.530       1.530         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.530 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.118       2.648         ntclkbufg_1      
 CLMA_90_100/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_90_100/Q0                    tco                   0.221       2.869 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.334       3.203         u_CORES/u_jtag_hub/data_ctrl
 CLMS_94_101/D1                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.820%), Route: 0.334ns(60.180%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.559      26.559         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      26.559 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.004      27.563         ntclkbufg_1      
 CLMS_94_101/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.593                          
 clock uncertainty                                      -0.050      27.543                          

 Setup time                                             -0.149      27.394                          

 Data required time                                                 27.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.394                          
 Data arrival time                                                   3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.561
  Launch Clock Delay      :  2.655
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.530       1.530         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.530 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.125       2.655         ntclkbufg_1      
 CLMA_98_100/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK

 CLMA_98_100/Q2                    tco                   0.223       2.878 f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.275       3.153         u_CORES/u_jtag_hub/shift_data [7]
 CLMA_90_101/B0                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.153         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.779%), Route: 0.275ns(55.221%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.559      26.559         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      26.559 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.002      27.561         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030      27.591                          
 clock uncertainty                                      -0.050      27.541                          

 Setup time                                             -0.129      27.412                          

 Data required time                                                 27.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.412                          
 Data arrival time                                                   3.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.667
  Launch Clock Delay      :  2.365
  Clock Pessimism Removal :  -0.287

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.348       1.348         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.348 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.017       2.365         ntclkbufg_1      
 CLMS_134_109/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L5Q_perm/CLK

 CLMS_134_109/Q1                   tco                   0.180       2.545 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       2.606         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [68]
 CLMA_134_108/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.606         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.530       1.530         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.530 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.137       2.667         ntclkbufg_1      
 CLMA_134_108/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.287       2.380                          
 clock uncertainty                                       0.000       2.380                          

 Hold time                                              -0.028       2.352                          

 Data required time                                                  2.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.352                          
 Data arrival time                                                   2.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.675
  Launch Clock Delay      :  2.372
  Clock Pessimism Removal :  -0.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.348       1.348         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.348 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.024       2.372         ntclkbufg_1      
 CLMA_130_112/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_112/Q0                   tco                   0.179       2.551 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.610         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35]
 CLMA_130_112/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.610         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.530       1.530         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.530 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.145       2.675         ntclkbufg_1      
 CLMA_130_112/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.302       2.373                          
 clock uncertainty                                       0.000       2.373                          

 Hold time                                              -0.029       2.344                          

 Data required time                                                  2.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.344                          
 Data arrival time                                                   2.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.693
  Launch Clock Delay      :  2.391
  Clock Pessimism Removal :  -0.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.348       1.348         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.348 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.043       2.391         ntclkbufg_1      
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_121/Q0                   tco                   0.179       2.570 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.629         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49]
 CLMA_118_121/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.629         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.530       1.530         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.530 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.163       2.693         ntclkbufg_1      
 CLMA_118_121/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.302       2.391                          
 clock uncertainty                                       0.000       2.391                          

 Hold time                                              -0.029       2.362                          

 Data required time                                                  2.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.362                          
 Data arrival time                                                   2.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.817  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.380
  Launch Clock Delay      :  1.563
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.563      26.563         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_102_100/Q0                   tco                   0.221      26.784 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.464      27.248         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_102_109/Y2                   td                    0.379      27.627 f       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=6)        0.288      27.915         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_110_108/Y2                   td                    0.150      28.065 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.266      28.331         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_113/Y1                   td                    0.244      28.575 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=1)        0.155      28.730         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_110_113/Y0                   td                    0.264      28.994 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.276      29.270         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMA_114_120/Y3                   td                    0.151      29.421 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[6]/gateop_perm/Z
                                   net (fanout=1)        0.256      29.677         u_CORES/u_debug_core_0/u_rd_addr_gen/_N553
 CLMS_110_117/B1                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.677         Logic Levels: 5  
                                                                                   Logic: 1.409ns(45.247%), Route: 1.705ns(54.753%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.348      51.348         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      51.348 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.032      52.380         ntclkbufg_1      
 CLMS_110_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.380                          
 clock uncertainty                                      -0.050      52.330                          

 Setup time                                             -0.170      52.160                          

 Data required time                                                 52.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.160                          
 Data arrival time                                                  29.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.817  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.380
  Launch Clock Delay      :  1.563
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.563      26.563         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_102_100/Q0                   tco                   0.221      26.784 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.464      27.248         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_102_109/Y2                   td                    0.379      27.627 f       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=6)        0.288      27.915         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_110_108/Y2                   td                    0.150      28.065 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.266      28.331         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_113/Y1                   td                    0.244      28.575 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=1)        0.155      28.730         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_110_113/Y0                   td                    0.264      28.994 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.074      29.068         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMS_110_113/Y2                   td                    0.379      29.447 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[4]/gateop_perm/Z
                                   net (fanout=1)        0.272      29.719         u_CORES/u_debug_core_0/u_rd_addr_gen/_N551
 CLMS_110_117/A4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.719         Logic Levels: 5  
                                                                                   Logic: 1.637ns(51.869%), Route: 1.519ns(48.131%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.348      51.348         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      51.348 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.032      52.380         ntclkbufg_1      
 CLMS_110_117/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.380                          
 clock uncertainty                                      -0.050      52.330                          

 Setup time                                             -0.079      52.251                          

 Data required time                                                 52.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.251                          
 Data arrival time                                                  29.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.532                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.384
  Launch Clock Delay      :  1.563
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.563      26.563         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_102_100/Q0                   tco                   0.221      26.784 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.464      27.248         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_102_109/Y2                   td                    0.379      27.627 f       u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/Z
                                   net (fanout=6)        0.288      27.915         u_CORES/u_debug_core_0/u_hub_data_decode/N255
 CLMA_110_108/Y2                   td                    0.150      28.065 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.266      28.331         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMS_110_113/Y1                   td                    0.244      28.575 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N505_1/gateop_perm/Z
                                   net (fanout=1)        0.155      28.730         u_CORES/u_debug_core_0/u_rd_addr_gen/N505
 CLMS_110_113/Y0                   td                    0.264      28.994 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.299      29.293         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMA_110_124/Y3                   td                    0.162      29.455 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.161      29.616         u_CORES/u_debug_core_0/u_rd_addr_gen/_N554
 CLMS_110_121/A4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.616         Logic Levels: 5  
                                                                                   Logic: 1.420ns(46.512%), Route: 1.633ns(53.488%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.348      51.348         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      51.348 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.036      52.384         ntclkbufg_1      
 CLMS_110_121/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.384                          
 clock uncertainty                                      -0.050      52.334                          

 Setup time                                             -0.093      52.241                          

 Data required time                                                 52.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.241                          
 Data arrival time                                                  29.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.625                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.654
  Launch Clock Delay      :  1.384
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.384      26.384         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_102_100/Q0                   tco                   0.182      26.566 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=8)        0.142      26.708         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_102_96/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D

 Data arrival time                                                  26.708         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.173%), Route: 0.142ns(43.827%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.530       1.530         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.530 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.124       2.654         ntclkbufg_1      
 CLMA_102_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.654                          
 clock uncertainty                                       0.050       2.704                          

 Hold time                                              -0.011       2.693                          

 Data required time                                                  2.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.693                          
 Data arrival time                                                  26.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.654
  Launch Clock Delay      :  1.384
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.384      26.384         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_102_100/Q3                   tco                   0.182      26.566 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=8)        0.210      26.776         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_102_96/AD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  26.776         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.429%), Route: 0.210ns(53.571%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.530       1.530         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.530 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.124       2.654         ntclkbufg_1      
 CLMA_102_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.654                          
 clock uncertainty                                       0.050       2.704                          

 Hold time                                               0.034       2.738                          

 Data required time                                                  2.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.738                          
 Data arrival time                                                  26.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.654
  Launch Clock Delay      :  1.384
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.384      26.384         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_102_100/Y0                   tco                   0.236      26.620 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=10)       0.148      26.768         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_102_96/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  26.768         Logic Levels: 0  
                                                                                   Logic: 0.236ns(61.458%), Route: 0.148ns(38.542%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.530       1.530         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000       1.530 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.124       2.654         ntclkbufg_1      
 CLMA_102_96/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.654                          
 clock uncertainty                                       0.050       2.704                          

 Hold time                                              -0.011       2.693                          

 Data required time                                                  2.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.693                          
 Data arrival time                                                  26.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.384
  Launch Clock Delay      :  2.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.730      76.730         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      76.730 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.126      77.856         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_101/Q1                    tco                   0.223      78.079 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.280      78.359         u_CORES/conf_sel [0]
 CLMA_102_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.359         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.334%), Route: 0.280ns(55.666%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.384     126.384         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.384                          
 clock uncertainty                                      -0.050     126.334                          

 Setup time                                             -0.476     125.858                          

 Data required time                                                125.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.858                          
 Data arrival time                                                  78.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.384
  Launch Clock Delay      :  2.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.730      76.730         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      76.730 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.126      77.856         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_101/Q1                    tco                   0.223      78.079 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.280      78.359         u_CORES/conf_sel [0]
 CLMA_102_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.359         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.334%), Route: 0.280ns(55.666%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.384     126.384         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.384                          
 clock uncertainty                                      -0.050     126.334                          

 Setup time                                             -0.476     125.858                          

 Data required time                                                125.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.858                          
 Data arrival time                                                  78.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.384
  Launch Clock Delay      :  2.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.730      76.730         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000      76.730 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.126      77.856         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_101/Q1                    tco                   0.223      78.079 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.280      78.359         u_CORES/conf_sel [0]
 CLMA_102_100/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.359         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.334%), Route: 0.280ns(55.666%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.384     126.384         u_CORES/capt_o   
 CLMA_102_100/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.384                          
 clock uncertainty                                      -0.050     126.334                          

 Setup time                                             -0.476     125.858                          

 Data required time                                                125.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.858                          
 Data arrival time                                                  78.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.909  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.654
  Launch Clock Delay      :  2.563
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.559     126.559         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000     126.559 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.004     127.563         ntclkbufg_1      
 CLMS_94_101/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_101/Q1                    tco                   0.201     127.764 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.140     127.904         u_CORES/id_o [0] 
 CLMS_98_101/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 127.904         Logic Levels: 0  
                                                                                   Logic: 0.201ns(58.944%), Route: 0.140ns(41.056%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.654     126.654         u_CORES/capt_o   
 CLMS_98_101/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.654                          
 clock uncertainty                                       0.050     126.704                          

 Hold time                                              -0.011     126.693                          

 Data required time                                                126.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.693                          
 Data arrival time                                                 127.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.211                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.909  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.654
  Launch Clock Delay      :  2.563
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.559     126.559         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000     126.559 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.004     127.563         ntclkbufg_1      
 CLMS_94_101/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_101/Q3                    tco                   0.201     127.764 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.140     127.904         u_CORES/id_o [4] 
 CLMS_98_101/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.904         Logic Levels: 0  
                                                                                   Logic: 0.201ns(58.944%), Route: 0.140ns(41.056%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.654     126.654         u_CORES/capt_o   
 CLMS_98_101/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.654                          
 clock uncertainty                                       0.050     126.704                          

 Hold time                                              -0.011     126.693                          

 Data required time                                                126.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.693                          
 Data arrival time                                                 127.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.211                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.907  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.654
  Launch Clock Delay      :  2.561
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.559     126.559         u_CORES/drck_o   
 USCM_56_118/CLK_USCM              td                    0.000     126.559 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=202)      1.002     127.561         ntclkbufg_1      
 CLMA_90_101/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_101/Q1                    tco                   0.180     127.741 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.236     127.977         u_CORES/conf_sel [0]
 CLMS_98_101/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 127.977         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.269%), Route: 0.236ns(56.731%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.654     126.654         u_CORES/capt_o   
 CLMS_98_101/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     126.654                          
 clock uncertainty                                       0.050     126.704                          

 Hold time                                               0.040     126.744                          

 Data required time                                                126.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.744                          
 Data arrival time                                                 127.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.316
  Launch Clock Delay      :  4.982
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.098       4.982         ntclkbufg_0      
 CLMA_226_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_226_56/Q1                    tco                   0.224       5.206 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=592)      0.915       6.121         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_132/RSCO                 td                    0.113       6.234 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.234         ntR535           
 CLMA_214_136/RSCO                 td                    0.113       6.347 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.347         ntR534           
 CLMA_214_140/RSCO                 td                    0.113       6.460 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.460         ntR533           
 CLMA_214_144/RSCO                 td                    0.113       6.573 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.573         ntR532           
 CLMA_214_148/RSCO                 td                    0.113       6.686 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.686         ntR531           
 CLMA_214_152/RSCO                 td                    0.113       6.799 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.799         ntR530           
 CLMA_214_156/RSCO                 td                    0.113       6.912 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.912         ntR529           
 CLMA_214_160/RSCO                 td                    0.113       7.025 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       7.025         ntR528           
 CLMA_214_164/RSCO                 td                    0.113       7.138 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.138         ntR527           
 CLMA_214_168/RSCO                 td                    0.113       7.251 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.251         ntR526           
 CLMA_214_172/RSCO                 td                    0.113       7.364 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.364         ntR525           
 CLMA_214_176/RSCO                 td                    0.113       7.477 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.477         ntR524           
 CLMA_214_180/RSCO                 td                    0.113       7.590 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.590         ntR523           
 CLMA_214_184/RSCO                 td                    0.113       7.703 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.703         ntR522           
 CLMA_214_192/RSCO                 td                    0.113       7.816 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.816         ntR521           
 CLMA_214_196/RSCO                 td                    0.113       7.929 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.929         ntR520           
 CLMA_214_200/RSCO                 td                    0.113       8.042 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.042         ntR519           
 CLMA_214_204/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.042         Logic Levels: 17 
                                                                                   Logic: 2.145ns(70.098%), Route: 0.915ns(29.902%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.987      14.316         ntclkbufg_0      
 CLMA_214_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[14]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.555      14.871                          
 clock uncertainty                                      -0.150      14.721                          

 Recovery time                                           0.000      14.721                          

 Data required time                                                 14.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.721                          
 Data arrival time                                                   8.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.316
  Launch Clock Delay      :  4.982
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.098       4.982         ntclkbufg_0      
 CLMA_226_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_226_56/Q1                    tco                   0.224       5.206 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=592)      0.915       6.121         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_132/RSCO                 td                    0.113       6.234 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.234         ntR535           
 CLMA_214_136/RSCO                 td                    0.113       6.347 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.347         ntR534           
 CLMA_214_140/RSCO                 td                    0.113       6.460 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.460         ntR533           
 CLMA_214_144/RSCO                 td                    0.113       6.573 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.573         ntR532           
 CLMA_214_148/RSCO                 td                    0.113       6.686 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.686         ntR531           
 CLMA_214_152/RSCO                 td                    0.113       6.799 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.799         ntR530           
 CLMA_214_156/RSCO                 td                    0.113       6.912 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.912         ntR529           
 CLMA_214_160/RSCO                 td                    0.113       7.025 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       7.025         ntR528           
 CLMA_214_164/RSCO                 td                    0.113       7.138 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.138         ntR527           
 CLMA_214_168/RSCO                 td                    0.113       7.251 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.251         ntR526           
 CLMA_214_172/RSCO                 td                    0.113       7.364 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.364         ntR525           
 CLMA_214_176/RSCO                 td                    0.113       7.477 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.477         ntR524           
 CLMA_214_180/RSCO                 td                    0.113       7.590 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.590         ntR523           
 CLMA_214_184/RSCO                 td                    0.113       7.703 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.703         ntR522           
 CLMA_214_192/RSCO                 td                    0.113       7.816 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.816         ntR521           
 CLMA_214_196/RSCO                 td                    0.113       7.929 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.929         ntR520           
 CLMA_214_200/RSCO                 td                    0.113       8.042 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.042         ntR519           
 CLMA_214_204/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   8.042         Logic Levels: 17 
                                                                                   Logic: 2.145ns(70.098%), Route: 0.915ns(29.902%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.987      14.316         ntclkbufg_0      
 CLMA_214_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.555      14.871                          
 clock uncertainty                                      -0.150      14.721                          

 Recovery time                                           0.000      14.721                          

 Data required time                                                 14.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.721                          
 Data arrival time                                                   8.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.311
  Launch Clock Delay      :  4.982
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.098       4.982         ntclkbufg_0      
 CLMA_226_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_226_56/Q1                    tco                   0.224       5.206 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=592)      0.915       6.121         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_214_132/RSCO                 td                    0.113       6.234 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.234         ntR535           
 CLMA_214_136/RSCO                 td                    0.113       6.347 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.347         ntR534           
 CLMA_214_140/RSCO                 td                    0.113       6.460 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.460         ntR533           
 CLMA_214_144/RSCO                 td                    0.113       6.573 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.573         ntR532           
 CLMA_214_148/RSCO                 td                    0.113       6.686 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.686         ntR531           
 CLMA_214_152/RSCO                 td                    0.113       6.799 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.799         ntR530           
 CLMA_214_156/RSCO                 td                    0.113       6.912 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       6.912         ntR529           
 CLMA_214_160/RSCO                 td                    0.113       7.025 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       7.025         ntR528           
 CLMA_214_164/RSCO                 td                    0.113       7.138 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.138         ntR527           
 CLMA_214_168/RSCO                 td                    0.113       7.251 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.251         ntR526           
 CLMA_214_172/RSCO                 td                    0.113       7.364 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.364         ntR525           
 CLMA_214_176/RSCO                 td                    0.113       7.477 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.477         ntR524           
 CLMA_214_180/RSCO                 td                    0.113       7.590 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.590         ntR523           
 CLMA_214_184/RSCO                 td                    0.113       7.703 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.703         ntR522           
 CLMA_214_192/RSCO                 td                    0.113       7.816 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.816         ntR521           
 CLMA_214_196/RSCO                 td                    0.113       7.929 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.929         ntR520           
 CLMA_214_200/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.929         Logic Levels: 16 
                                                                                   Logic: 2.032ns(68.951%), Route: 0.915ns(31.049%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.982      14.311         ntclkbufg_0      
 CLMA_214_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t500us[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.555      14.866                          
 clock uncertainty                                      -0.150      14.716                          

 Recovery time                                           0.000      14.716                          

 Data required time                                                 14.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.716                          
 Data arrival time                                                   7.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.787                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[0]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.986
  Launch Clock Delay      :  4.308
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.979       4.308         ntclkbufg_0      
 CLMA_226_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_226_56/Q1                    tco                   0.184       4.492 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=592)      0.214       4.706         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_230_53/RSCO                  td                    0.092       4.798 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.798         ntR759           
 CLMA_230_57/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[0]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.798         Logic Levels: 1  
                                                                                   Logic: 0.276ns(56.327%), Route: 0.214ns(43.673%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.102       4.986         ntclkbufg_0      
 CLMA_230_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.367                          
 clock uncertainty                                       0.000       4.367                          

 Removal time                                            0.000       4.367                          

 Data required time                                                  4.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.367                          
 Data arrival time                                                   4.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.986
  Launch Clock Delay      :  4.308
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.979       4.308         ntclkbufg_0      
 CLMA_226_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_226_56/Q1                    tco                   0.184       4.492 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=592)      0.214       4.706         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_230_53/RSCO                  td                    0.092       4.798 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.798         ntR759           
 CLMA_230_57/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.798         Logic Levels: 1  
                                                                                   Logic: 0.276ns(56.327%), Route: 0.214ns(43.673%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.102       4.986         ntclkbufg_0      
 CLMA_230_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.619       4.367                          
 clock uncertainty                                       0.000       4.367                          

 Removal time                                            0.000       4.367                          

 Data required time                                                  4.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.367                          
 Data arrival time                                                   4.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.986
  Launch Clock Delay      :  4.308
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.979       4.308         ntclkbufg_0      
 CLMA_226_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_226_56/Q1                    tco                   0.184       4.492 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=592)      0.214       4.706         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_230_53/RSCO                  td                    0.092       4.798 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.798         ntR759           
 CLMA_230_57/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.798         Logic Levels: 1  
                                                                                   Logic: 0.276ns(56.327%), Route: 0.214ns(43.673%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.102       4.986         ntclkbufg_0      
 CLMA_230_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.619       4.367                          
 clock uncertainty                                       0.000       4.367                          

 Removal time                                            0.000       4.367                          

 Data required time                                                  4.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.367                          
 Data arrival time                                                   4.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.897  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.321
  Launch Clock Delay      :  2.730
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.117       2.730         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.221       2.951 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       7.295      10.246         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_56/RST_DQS                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST

 Data arrival time                                                  10.246         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.940%), Route: 7.295ns(97.060%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.992      14.321         ntclkbufg_0      
 DQSL_242_56/CLK_REGIONAL                                                  r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                         0.306      14.627                          
 clock uncertainty                                      -0.150      14.477                          

 Recovery time                                          -0.334      14.143                          

 Data required time                                                 14.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.143                          
 Data arrival time                                                  10.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/RESET
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.901  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.325
  Launch Clock Delay      :  2.730
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.117       2.730         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.221       2.951 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       7.346      10.297         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_54/LRS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/RESET

 Data arrival time                                                  10.297         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.921%), Route: 7.346ns(97.079%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.996      14.325         ntclkbufg_0      
 IOL_243_54/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_iobufco_dqs/opit_2_O/SYSCLK
 clock pessimism                                         0.306      14.631                          
 clock uncertainty                                      -0.150      14.481                          

 Recovery time                                          -0.193      14.288                          

 Data required time                                                 14.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.288                          
 Data arrival time                                                  10.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.334
  Launch Clock Delay      :  2.730
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.117       2.730         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.221       2.951 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       7.352      10.303         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_46/LRS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                  10.303         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.918%), Route: 7.352ns(97.082%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.005      14.334         ntclkbufg_0      
 IOL_243_46/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                         0.306      14.640                          
 clock uncertainty                                      -0.150      14.490                          

 Recovery time                                          -0.193      14.297                          

 Data required time                                                 14.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.297                          
 Data arrival time                                                  10.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.994                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  2.304
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.997       2.304         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.182       2.486 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.469       2.955         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_82/LRS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   2.955         Logic Levels: 0  
                                                                                   Logic: 0.182ns(27.957%), Route: 0.469ns(72.043%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.129       5.013         ntclkbufg_0      
 IOL_243_82/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.306       4.707                          
 clock uncertainty                                       0.150       4.857                          

 Removal time                                           -0.125       4.732                          

 Data required time                                                  4.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.732                          
 Data arrival time                                                   2.955                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.777                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  2.304
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.997       2.304         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.182       2.486 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.469       2.955         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_81/LRS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   2.955         Logic Levels: 0  
                                                                                   Logic: 0.182ns(27.957%), Route: 0.469ns(72.043%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.129       5.013         ntclkbufg_0      
 IOL_243_81/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.306       4.707                          
 clock uncertainty                                       0.150       4.857                          

 Removal time                                           -0.125       4.732                          

 Data required time                                                  4.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.732                          
 Data arrival time                                                   2.955                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.777                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/RESET
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.412  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.022
  Launch Clock Delay      :  2.304
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.997       2.304         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_238_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_238_48/Q0                    tco                   0.182       2.486 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       0.482       2.968         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 IOL_243_90/LRS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/RESET

 Data arrival time                                                   2.968         Logic Levels: 0  
                                                                                   Logic: 0.182ns(27.410%), Route: 0.482ns(72.590%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.138       5.022         ntclkbufg_0      
 IOL_243_90/CLK_SYS                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/SYSCLK
 clock pessimism                                        -0.306       4.716                          
 clock uncertainty                                       0.150       4.866                          

 Removal time                                           -0.125       4.741                          

 Data required time                                                  4.741                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.741                          
 Data arrival time                                                   2.968                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.252
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.138       2.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.221       2.972 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=487)      5.926       8.898         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_178_53/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.898         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.595%), Route: 5.926ns(96.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.945      22.252         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.622                          
 clock uncertainty                                      -0.150      22.472                          

 Recovery time                                          -0.476      21.996                          

 Data required time                                                 21.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.996                          
 Data arrival time                                                   8.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.098                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.334
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.152       2.765         ntR1558          
 CLMA_110_128/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_128/Q0                   tco                   0.223       2.988 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=191)      0.567       3.555         u_CORES/u_debug_core_0/resetn
 CLMA_114_88/RSCO                  td                    0.113       3.668 f       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.668         ntR15            
 CLMA_114_92/RSCO                  td                    0.113       3.781 f       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.781         ntR14            
 CLMA_114_96/RSCO                  td                    0.113       3.894 f       u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.894         ntR13            
 CLMA_114_100/RSCO                 td                    0.113       4.007 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.007         ntR12            
 CLMA_114_104/RSCO                 td                    0.113       4.120 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.120         ntR11            
 CLMA_114_108/RSCO                 td                    0.113       4.233 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.233         ntR10            
 CLMA_114_112/RSCO                 td                    0.113       4.346 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.346         ntR9             
 CLMA_114_116/RSCO                 td                    0.113       4.459 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.459         ntR8             
 CLMA_114_120/RSCO                 td                    0.113       4.572 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.572         ntR7             
 CLMA_114_124/RSCO                 td                    0.113       4.685 f       u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.685         ntR6             
 CLMA_114_128/RSCO                 td                    0.113       4.798 f       u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.798         ntR5             
 CLMA_114_132/RSCO                 td                    0.113       4.911 f       u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.911         ntR4             
 CLMA_114_136/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.911         Logic Levels: 12 
                                                                                   Logic: 1.579ns(73.579%), Route: 0.567ns(26.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.027      22.334         ntR1558          
 CLMA_114_136/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.704                          
 clock uncertainty                                      -0.150      22.554                          

 Recovery time                                           0.000      22.554                          

 Data required time                                                 22.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.554                          
 Data arrival time                                                   4.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.334
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.152       2.765         ntR1558          
 CLMA_110_128/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_128/Q0                   tco                   0.223       2.988 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=191)      0.567       3.555         u_CORES/u_debug_core_0/resetn
 CLMA_114_88/RSCO                  td                    0.113       3.668 f       u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.668         ntR15            
 CLMA_114_92/RSCO                  td                    0.113       3.781 f       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.781         ntR14            
 CLMA_114_96/RSCO                  td                    0.113       3.894 f       u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.894         ntR13            
 CLMA_114_100/RSCO                 td                    0.113       4.007 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.007         ntR12            
 CLMA_114_104/RSCO                 td                    0.113       4.120 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.120         ntR11            
 CLMA_114_108/RSCO                 td                    0.113       4.233 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.233         ntR10            
 CLMA_114_112/RSCO                 td                    0.113       4.346 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.346         ntR9             
 CLMA_114_116/RSCO                 td                    0.113       4.459 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.459         ntR8             
 CLMA_114_120/RSCO                 td                    0.113       4.572 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.572         ntR7             
 CLMA_114_124/RSCO                 td                    0.113       4.685 f       u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.685         ntR6             
 CLMA_114_128/RSCO                 td                    0.113       4.798 f       u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.798         ntR5             
 CLMA_114_132/RSCO                 td                    0.113       4.911 f       u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.911         ntR4             
 CLMA_114_136/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.911         Logic Levels: 12 
                                                                                   Logic: 1.579ns(73.579%), Route: 0.567ns(26.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.027      22.334         ntR1558          
 CLMA_114_136/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.704                          
 clock uncertainty                                      -0.150      22.554                          

 Recovery time                                           0.000      22.554                          

 Data required time                                                 22.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.554                          
 Data arrival time                                                   4.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.761
  Launch Clock Delay      :  2.339
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.032       2.339         ntR1558          
 CLMA_110_128/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_128/Q0                   tco                   0.179       2.518 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=191)      0.136       2.654         u_CORES/u_debug_core_0/resetn
 CLMS_110_129/RSCO                 td                    0.085       2.739 r       u_CORES/u_debug_core_0/data_pipe[4][32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       2.739         ntR87            
 CLMS_110_133/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.739         Logic Levels: 1  
                                                                                   Logic: 0.264ns(66.000%), Route: 0.136ns(34.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.148       2.761         ntR1558          
 CLMS_110_133/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.411       2.350                          
 clock uncertainty                                       0.000       2.350                          

 Removal time                                            0.000       2.350                          

 Data required time                                                  2.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.350                          
 Data arrival time                                                   2.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.761
  Launch Clock Delay      :  2.339
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.032       2.339         ntR1558          
 CLMA_110_128/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_128/Q0                   tco                   0.179       2.518 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=191)      0.136       2.654         u_CORES/u_debug_core_0/resetn
 CLMS_110_129/RSCO                 td                    0.085       2.739 r       u_CORES/u_debug_core_0/data_pipe[4][32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       2.739         ntR87            
 CLMS_110_133/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.739         Logic Levels: 1  
                                                                                   Logic: 0.264ns(66.000%), Route: 0.136ns(34.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.148       2.761         ntR1558          
 CLMS_110_133/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.411       2.350                          
 clock uncertainty                                       0.000       2.350                          

 Removal time                                            0.000       2.350                          

 Data required time                                                  2.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.350                          
 Data arrival time                                                   2.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.761
  Launch Clock Delay      :  2.339
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.032       2.339         ntR1558          
 CLMA_110_128/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_110_128/Q0                   tco                   0.179       2.518 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=191)      0.136       2.654         u_CORES/u_debug_core_0/resetn
 CLMS_110_129/RSCO                 td                    0.085       2.739 r       u_CORES/u_debug_core_0/data_pipe[4][32]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       2.739         ntR87            
 CLMS_110_133/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.739         Logic Levels: 1  
                                                                                   Logic: 0.264ns(66.000%), Route: 0.136ns(34.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.148       2.761         ntR1558          
 CLMS_110_133/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.411       2.350                          
 clock uncertainty                                       0.000       2.350                          

 Removal time                                            0.000       2.350                          

 Data required time                                                  2.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.350                          
 Data arrival time                                                   2.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/delay_cnt[17]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.269
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.125      15.009         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.221      15.230 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.173      15.403         init_calib_complete
 CLMA_138_140/Y3                   td                    0.151      15.554 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       1.133      16.687         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_154_73/RS                                                            f       u_sd_read_photo/delay_cnt[17]/opit_0_L5Q_perm/RS

 Data arrival time                                                  16.687         Logic Levels: 1  
                                                                                   Logic: 0.372ns(22.169%), Route: 1.306ns(77.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      0.962      22.269         ntR1558          
 CLMS_154_73/CLK                                                           r       u_sd_read_photo/delay_cnt[17]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.294      22.563                          
 clock uncertainty                                      -0.150      22.413                          

 Recovery time                                          -0.476      21.937                          

 Data required time                                                 21.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.937                          
 Data arrival time                                                  16.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/delay_cnt[19]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.269
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.125      15.009         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.221      15.230 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.173      15.403         init_calib_complete
 CLMA_138_140/Y3                   td                    0.151      15.554 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       1.133      16.687         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_154_73/RS                                                            f       u_sd_read_photo/delay_cnt[19]/opit_0_L5Q_perm/RS

 Data arrival time                                                  16.687         Logic Levels: 1  
                                                                                   Logic: 0.372ns(22.169%), Route: 1.306ns(77.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      0.962      22.269         ntR1558          
 CLMS_154_73/CLK                                                           r       u_sd_read_photo/delay_cnt[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.294      22.563                          
 clock uncertainty                                      -0.150      22.413                          

 Recovery time                                          -0.476      21.937                          

 Data required time                                                 21.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.937                          
 Data arrival time                                                  16.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.343
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      13.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.125      15.009         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.221      15.230 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.173      15.403         init_calib_complete
 CLMA_138_140/Y3                   td                    0.151      15.554 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       0.854      16.408         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMA_126_92/RSCO                  td                    0.113      16.521 f       u_sd_read_photo/rd_sec_addr[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.521         ntR69            
 CLMA_126_96/RSCO                  td                    0.113      16.634 f       u_sd_read_photo/rd_sec_addr[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.634         ntR68            
 CLMA_126_100/RSCO                 td                    0.113      16.747 f       u_sd_read_photo/rd_sec_addr[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.747         ntR67            
 CLMA_126_104/RSCO                 td                    0.113      16.860 f       u_sd_read_photo/rd_sec_addr[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.860         ntR66            
 CLMA_126_108/RSCO                 td                    0.113      16.973 f       u_sd_read_photo/rd_sec_addr[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.973         ntR65            
 CLMA_126_112/RSCO                 td                    0.113      17.086 f       u_sd_read_photo/rd_sec_addr[24]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.086         ntR64            
 CLMA_126_116/RSCO                 td                    0.113      17.199 f       u_sd_read_photo/rd_sec_addr[28]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      17.199         ntR63            
 CLMA_126_120/RSCI                                                         f       u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/RS

 Data arrival time                                                  17.199         Logic Levels: 8  
                                                                                   Logic: 1.163ns(53.105%), Route: 1.027ns(46.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.036      22.343         ntR1558          
 CLMA_126_120/CLK                                                          r       u_sd_read_photo/rd_sec_addr[30]/opit_0_A2Q21/CLK
 clock pessimism                                         0.294      22.637                          
 clock uncertainty                                      -0.150      22.487                          

 Recovery time                                           0.000      22.487                          

 Data required time                                                 22.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.487                          
 Data arrival time                                                  17.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/bmp_head_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.890  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.738
  Launch Clock Delay      :  4.334
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.005      24.334         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.182      24.516 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.141      24.657         init_calib_complete
 CLMA_138_140/Y3                   td                    0.130      24.787 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       0.482      25.269         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_138_97/RSCO                  td                    0.085      25.354 r       u_sd_read_photo/ddr_flow_cnt_reg[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      25.354         ntR775           
 CLMS_138_101/RSCI                                                         r       u_sd_read_photo/bmp_head_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  25.354         Logic Levels: 2  
                                                                                   Logic: 0.397ns(38.922%), Route: 0.623ns(61.078%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.125      22.738         ntR1558          
 CLMS_138_101/CLK                                                          r       u_sd_read_photo/bmp_head_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.294      22.444                          
 clock uncertainty                                       0.150      22.594                          

 Removal time                                            0.000      22.594                          

 Data required time                                                 22.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.594                          
 Data arrival time                                                  25.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.760                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/ddr_wr_cnt[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.896  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.732
  Launch Clock Delay      :  4.334
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.005      24.334         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.182      24.516 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.141      24.657         init_calib_complete
 CLMA_138_140/Y3                   td                    0.130      24.787 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       0.554      25.341         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_150_101/RSCO                 td                    0.085      25.426 r       u_sd_read_photo/ddr_wr_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      25.426         ntR194           
 CLMS_150_105/RSCI                                                         r       u_sd_read_photo/ddr_wr_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                  25.426         Logic Levels: 2  
                                                                                   Logic: 0.397ns(36.355%), Route: 0.695ns(63.645%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.119      22.732         ntR1558          
 CLMS_150_105/CLK                                                          r       u_sd_read_photo/ddr_wr_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.294      22.438                          
 clock uncertainty                                       0.150      22.588                          

 Removal time                                            0.000      22.588                          

 Data required time                                                 22.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.588                          
 Data arrival time                                                  25.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.838                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_read_photo/ddr_wr_cnt[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.896  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.732
  Launch Clock Delay      :  4.334
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      23.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.005      24.334         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.182      24.516 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.141      24.657         init_calib_complete
 CLMA_138_140/Y3                   td                    0.130      24.787 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       0.554      25.341         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_150_101/RSCO                 td                    0.085      25.426 r       u_sd_read_photo/ddr_wr_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      25.426         ntR194           
 CLMS_150_105/RSCI                                                         r       u_sd_read_photo/ddr_wr_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                  25.426         Logic Levels: 2  
                                                                                   Logic: 0.397ns(36.355%), Route: 0.695ns(63.645%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.119      22.732         ntR1558          
 CLMS_150_105/CLK                                                          r       u_sd_read_photo/ddr_wr_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.294      22.438                          
 clock uncertainty                                       0.150      22.588                          

 Removal time                                            0.000      22.588                          

 Data required time                                                 22.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.588                          
 Data arrival time                                                  25.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.838                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.432  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.125      55.009         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.221      55.230 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.173      55.403         init_calib_complete
 CLMA_138_140/Y3                   td                    0.151      55.554 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       1.425      56.979         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_178_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  56.979         Logic Levels: 1  
                                                                                   Logic: 0.372ns(18.883%), Route: 1.598ns(81.117%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.992      55.637         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.272      55.909                          
 clock uncertainty                                      -0.150      55.759                          

 Recovery time                                          -0.476      55.283                          

 Data required time                                                 55.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.283                          
 Data arrival time                                                  56.979                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.432  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.305
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.125      55.009         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.221      55.230 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.173      55.403         init_calib_complete
 CLMA_138_140/Y3                   td                    0.151      55.554 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       1.425      56.979         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_178_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  56.979         Logic Levels: 1  
                                                                                   Logic: 0.372ns(18.883%), Route: 1.598ns(81.117%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.992      55.637         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.272      55.909                          
 clock uncertainty                                      -0.150      55.759                          

 Recovery time                                          -0.476      55.283                          

 Data required time                                                 55.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.283                          
 Data arrival time                                                  56.979                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/video_en/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -2.455  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      50.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      51.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      51.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      51.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083      51.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      51.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      51.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      52.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      52.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      53.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      53.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      53.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      53.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      53.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      53.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.125      55.009         ntclkbufg_0      
 CLMS_138_145/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_138_145/Q0                   tco                   0.221      55.230 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.173      55.403         init_calib_complete
 CLMA_138_140/Y3                   td                    0.151      55.554 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/gateop_perm/Z
                                   net (fanout=65)       1.266      56.820         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
 CLMS_182_33/RS                                                            f       u_hdmi_top/u_video_driver/video_en/opit_0/RS

 Data arrival time                                                  56.820         Logic Levels: 1  
                                                                                   Logic: 0.372ns(20.541%), Route: 1.439ns(79.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.044      53.376         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      54.110 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.110         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      54.148 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      54.321         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      54.405 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      54.645         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      54.645 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.969      55.614         ntclkbufg_2      
 CLMS_182_33/CLK                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK
 clock pessimism                                         0.272      55.886                          
 clock uncertainty                                      -0.150      55.736                          

 Recovery time                                          -0.476      55.260                          

 Data required time                                                 55.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.260                          
 Data arrival time                                                  56.820                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.845  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  4.321
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.992      44.321         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.179      44.500 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      44.558         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_154_145/Y1                   td                    0.131      44.689 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.320      45.009         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_138_140/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                  45.009         Logic Levels: 1  
                                                                                   Logic: 0.310ns(45.058%), Route: 0.378ns(54.942%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.129      42.747         ntclkbufg_2      
 CLMA_138_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.272      42.475                          
 clock uncertainty                                       0.150      42.625                          

 Removal time                                           -0.187      42.438                          

 Data required time                                                 42.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.438                          
 Data arrival time                                                  45.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.845  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.748
  Launch Clock Delay      :  4.321
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.992      44.321         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.179      44.500 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      44.558         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_154_145/Y1                   td                    0.131      44.689 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.320      45.009         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_138_140/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/RS

 Data arrival time                                                  45.009         Logic Levels: 1  
                                                                                   Logic: 0.310ns(45.058%), Route: 0.378ns(54.942%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.129      42.747         ntclkbufg_2      
 CLMA_138_140/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                        -0.272      42.475                          
 clock uncertainty                                       0.150      42.625                          

 Removal time                                           -0.187      42.438                          

 Data required time                                                 42.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.438                          
 Data arrival time                                                  45.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.838  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.755
  Launch Clock Delay      :  4.321
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      40.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      40.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      40.989         _N23             
 PLL_122_55/CLK_OUT0               td                    0.078      41.067 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      41.307         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000      41.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      42.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      42.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      42.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      42.946 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      42.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      42.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      43.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000      43.329 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     0.992      44.321         ntclkbufg_0      
 CLMS_154_145/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_154_145/Q0                   tco                   0.179      44.500 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      44.558         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_154_145/Y1                   td                    0.131      44.689 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=82)       0.329      45.018         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_146_128/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                  45.018         Logic Levels: 1  
                                                                                   Logic: 0.310ns(44.476%), Route: 0.387ns(55.524%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.044      40.043         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      41.011 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.011         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      41.069 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      41.260         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089      41.349 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269      41.618         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      41.618 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.136      42.754         ntclkbufg_2      
 CLMA_146_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272      42.482                          
 clock uncertainty                                       0.150      42.632                          

 Removal time                                           -0.187      42.445                          

 Data required time                                                 42.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.445                          
 Data arrival time                                                  45.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.288
  Launch Clock Delay      :  2.731
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.112       2.731         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.223       2.954 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.617       3.571         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_194_36/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.571         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.548%), Route: 0.617ns(73.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.975      15.621         ntclkbufg_2      
 CLMA_194_36/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.991                          
 clock uncertainty                                      -0.150      15.841                          

 Recovery time                                          -0.476      15.365                          

 Data required time                                                 15.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.365                          
 Data arrival time                                                   3.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.288
  Launch Clock Delay      :  2.731
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.112       2.731         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.223       2.954 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.617       3.571         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_194_36/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.571         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.548%), Route: 0.617ns(73.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.975      15.621         ntclkbufg_2      
 CLMA_194_36/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.991                          
 clock uncertainty                                      -0.150      15.841                          

 Recovery time                                          -0.476      15.365                          

 Data required time                                                 15.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.365                          
 Data arrival time                                                   3.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.288
  Launch Clock Delay      :  2.731
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.112       2.731         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.223       2.954 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.617       3.571         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_194_36/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.571         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.548%), Route: 0.617ns(73.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084      14.406 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240      14.646         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.646 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.975      15.621         ntclkbufg_2      
 CLMA_194_36/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.991                          
 clock uncertainty                                      -0.150      15.841                          

 Recovery time                                          -0.476      15.365                          

 Data required time                                                 15.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.365                          
 Data arrival time                                                   3.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.305
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.992       2.305         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.184       2.489 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.287       2.776         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_17/RSCO                  td                    0.085       2.861 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.861         ntR774           
 CLMA_186_21/RSCI                                                          r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.861         Logic Levels: 1  
                                                                                   Logic: 0.269ns(48.381%), Route: 0.287ns(51.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.105       2.724         ntclkbufg_2      
 CLMA_186_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.354                          
 clock uncertainty                                       0.000       2.354                          

 Removal time                                            0.000       2.354                          

 Data required time                                                  2.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.354                          
 Data arrival time                                                   2.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.305
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.992       2.305         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.184       2.489 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.287       2.776         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_17/RSCO                  td                    0.085       2.861 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.861         ntR774           
 CLMA_186_21/RSCI                                                          r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.861         Logic Levels: 1  
                                                                                   Logic: 0.269ns(48.381%), Route: 0.287ns(51.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.105       2.724         ntclkbufg_2      
 CLMA_186_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.354                          
 clock uncertainty                                       0.000       2.354                          

 Removal time                                            0.000       2.354                          

 Data required time                                                  2.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.354                          
 Data arrival time                                                   2.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  2.305
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N23             
 PLL_122_55/CLK_OUT2               td                    0.084       1.073 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.240       1.313         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.313 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.992       2.305         ntclkbufg_2      
 CLMS_178_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_178_9/Q1                     tco                   0.184       2.489 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=83)       0.287       2.776         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_186_17/RSCO                  td                    0.085       2.861 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.861         ntR774           
 CLMA_186_21/RSCI                                                          r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.861         Logic Levels: 1  
                                                                                   Logic: 0.269ns(48.381%), Route: 0.287ns(51.619%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT2               td                    0.089       1.350 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.269       1.619         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.619 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.105       2.724         ntclkbufg_2      
 CLMA_186_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.354                          
 clock uncertainty                                       0.000       2.354                          

 Removal time                                            0.000       2.354                          

 Data required time                                                  2.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.354                          
 Data arrival time                                                   2.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.507                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_113/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_117/CLK_USCM              td                    0.000       3.884 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3371)     1.130       5.014         ntclkbufg_0      
 CLMS_206_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_206_137/Q1                   tco                   0.223       5.237 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.862       6.099         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_218_201/Y0                   td                    0.264       6.363 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.478       6.841         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.106       6.947 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.947         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    2.406       9.353 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041       9.394         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                   9.394         Logic Levels: 3  
                                                                                   Logic: 2.999ns(68.470%), Route: 1.381ns(31.530%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_init/div_clk/opit_0_L5Q_perm/CLK
Endpoint    : sd_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.116       2.729         ntR1558          
 CLMS_154_105/CLK                                                          r       u_sd_ctrl_top/u_sd_init/div_clk/opit_0_L5Q_perm/CLK

 CLMS_154_105/Q3                   tco                   0.220       2.949 f       u_sd_ctrl_top/u_sd_init/div_clk/opit_0_L5Q_perm/Q
                                   net (fanout=89)       0.413       3.362         u_sd_ctrl_top/u_sd_init/div_clk
 CLMS_154_81/Y2                    td                    0.381       3.743 f       u_sd_ctrl_top/N1/gateop_perm/Z
                                   net (fanout=1)        0.938       4.681         nt_sd_clk        
 IOL_179_6/DO                      td                    0.106       4.787 f       sd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.787         sd_clk_obuf/ntO  
 IOBD_177_0/PAD                    td                    2.358       7.145 f       sd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046       7.191         sd_clk           
 N10                                                                       f       sd_clk (port)    

 Data arrival time                                                   7.191         Logic Levels: 3  
                                                                                   Logic: 3.065ns(68.691%), Route: 1.397ns(31.309%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_MUX4TO1Q/CLK
Endpoint    : sd_mosi (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N23             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_120/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_1/CLKOUT
                                   net (fanout=762)      1.122       2.735         ntR1558          
 CLMS_126_89/CLK                                                           r       u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_MUX4TO1Q/CLK

 CLMS_126_89/Q0                    tco                   0.221       2.956 f       u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.407       3.363         u_sd_ctrl_top/rd_sd_mosi
 CLMS_150_89/Y0                    td                    0.226       3.589 f       u_sd_ctrl_top/N8/gateop_perm/Z
                                   net (fanout=1)        0.974       4.563         nt_sd_mosi       
 IOL_179_5/DO                      td                    0.106       4.669 f       sd_mosi_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.669         sd_mosi_obuf/ntO 
 IOBS_176_0/PAD                    td                    2.358       7.027 f       sd_mosi_obuf/opit_0/O
                                   net (fanout=1)        0.047       7.074         sd_mosi          
 P11                                                                       f       sd_mosi (port)   

 Data arrival time                                                   7.074         Logic Levels: 3  
                                                                                   Logic: 2.911ns(67.089%), Route: 1.428ns(32.911%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[10] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 f       mem_dq[10] (port)
                                   net (fanout=1)        0.066       0.066         nt_mem_dq[10]    
 IOBS_244_77/DIN                   td                    0.371       0.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_243_78/RX_DATA_DD             td                    0.371       0.808 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.185       0.993         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [2]
 CLMS_238_77/Y3                    td                    0.130       1.123 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.139       1.262         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N42606
 CLMS_238_73/B2                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.262         Logic Levels: 3  
                                                                                   Logic: 0.872ns(69.097%), Route: 0.390ns(30.903%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[1] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M18                                                     0.000       0.000 f       mem_dq[1] (port) 
                                   net (fanout=1)        0.038       0.038         nt_mem_dq[1]     
 IOBS_244_88/DIN                   td                    0.371       0.409 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].u_iobuf_dq/ntI
 IOL_243_89/RX_DATA_DD             td                    0.371       0.780 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[1].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.351       1.131         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [1]
 CLMS_234_93/Y3                    td                    0.130       1.261 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.138       1.399         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N42519
 CLMS_238_93/B2                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.399         Logic Levels: 3  
                                                                                   Logic: 0.872ns(62.330%), Route: 0.527ns(37.670%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[12] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T17                                                     0.000       0.000 f       mem_dq[12] (port)
                                   net (fanout=1)        0.068       0.068         nt_mem_dq[12]    
 IOBS_244_49/DIN                   td                    0.371       0.439 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.439         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_243_50/RX_DATA_DD             td                    0.371       0.810 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.199       1.009         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4]
 CLMA_238_48/Y3                    td                    0.130       1.139 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.303       1.442         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N42607
 CLMS_238_73/B0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.442         Logic Levels: 3  
                                                                                   Logic: 0.872ns(60.472%), Route: 0.570ns(39.528%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_198_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_198_157/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_178_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_100/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_56/CLK_IO      u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_134_85/CLK         u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_134_85/CLK         u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_126_81/CLK         u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_106_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_106_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_106_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.120       1.333           1.213           High Pulse Width  IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.948       6.666           0.718           High Pulse Width  DRM_210_168/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_210_212/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_210_192/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_106_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_106_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_106_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_98_101/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_98_101/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_98_101/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------+
| Type       | File Name                                                           
+-----------------------------------------------------------------------------------+
| Input      | D:/ywd/dmdps1/sd_bmp_hdmi/prj/place_route/sd_bmp_hdmi_pnr.adf       
| Output     | D:/ywd/dmdps1/sd_bmp_hdmi/prj/report_timing/sd_bmp_hdmi_rtp.adf     
|            | D:/ywd/dmdps1/sd_bmp_hdmi/prj/report_timing/sd_bmp_hdmi.rtr         
|            | D:/ywd/dmdps1/sd_bmp_hdmi/prj/report_timing/rtr.db                  
+-----------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 945 MB
Total CPU time to report_timing completion : 0h:0m:11s
Process Total CPU time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:13s
