# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_82.srcs/sources_1/new/catcher.vhd" \
"../../../../project_82.srcs/sources_1/new/decoder.vhd" \
"../../../../project_82.srcs/sources_1/new/hxt.vhd" \
"../../../../project_82.srcs/sources_1/new/top.vhd" \
"../../../../project_82.srcs/sim_1/new/s82.vhd" \

# Do not sort compile order
nosort
