# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_systemverilog.do
# if ![file isdirectory DE1_SoC_iputf_libs] {
# 	file mkdir DE1_SoC_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "D:/UW/ee371labs/EE.CSE371/CLOCK25_PLL_sim/CLOCK25_PLL.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:53 on May 30,2021
# vlog -reportprogress 300 D:/UW/ee371labs/EE.CSE371/CLOCK25_PLL_sim/CLOCK25_PLL.vo 
# -- Compiling module CLOCK25_PLL
# 
# Top level modules:
# 	CLOCK25_PLL
# End time: 10:57:53 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/UW/ee371labs/EE.CSE371 {D:/UW/ee371labs/EE.CSE371/height_picker.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:53 on May 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/EE.CSE371" D:/UW/ee371labs/EE.CSE371/height_picker.sv 
# -- Compiling module height_picker
# -- Compiling module height_picker_testbench
# 
# Top level modules:
# 	height_picker_testbench
# End time: 10:57:53 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/EE.CSE371 {D:/UW/ee371labs/EE.CSE371/color_picker.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:53 on May 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/EE.CSE371" D:/UW/ee371labs/EE.CSE371/color_picker.sv 
# -- Compiling module color_picker
# -- Compiling module color_picker_testbench
# 
# Top level modules:
# 	color_picker_testbench
# End time: 10:57:53 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/EE.CSE371 {D:/UW/ee371labs/EE.CSE371/bar_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:53 on May 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/EE.CSE371" D:/UW/ee371labs/EE.CSE371/bar_drawer.sv 
# -- Compiling module bar_drawer
# -- Compiling module bar_drawer_testbench
# 
# Top level modules:
# 	bar_drawer_testbench
# End time: 10:57:53 on May 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.height_picker_testbench
# vsim work.height_picker_testbench 
# Start time: 10:57:57 on May 30,2021
# Loading sv_std.std
# Loading work.height_picker_testbench
# Loading work.height_picker
add wave -position end  sim:/height_picker_testbench/height
add wave -position end  sim:/height_picker_testbench/amp
run -all
# End time: 11:08:04 on May 30,2021, Elapsed time: 0:10:07
# Errors: 0, Warnings: 0
