Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  5 01:03:07 2019
| Host         : LAPTOP-583710C4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.130        0.000                      0                  818        0.029        0.000                      0                  818        4.500        0.000                       0                   429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.130        0.000                      0                  818        0.029        0.000                      0                  818        4.500        0.000                       0                   429  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 Unroll/data_tmp_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/CurrentMax_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.610ns  (logic 1.144ns (24.818%)  route 3.466ns (75.182%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.708    10.311    Unroll/CLK
    SLICE_X76Y82         FDRE                                         r  Unroll/data_tmp_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.524    10.835 r  Unroll/data_tmp_reg[28]/Q
                         net (fo=3, routed)           0.880    11.714    Unroll/SortIn[28]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.838 r  Unroll/CurrentOne[3]_i_95/O
                         net (fo=1, routed)           0.715    12.554    Unroll/CurrentOne[3]_i_95_n_0
    SLICE_X77Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.678 r  Unroll/CurrentOne[3]_i_30/O
                         net (fo=1, routed)           0.597    13.275    Unroll/CurrentOne[3]_i_30_n_0
    SLICE_X79Y84         LUT4 (Prop_lut4_I1_O)        0.124    13.399 f  Unroll/CurrentOne[3]_i_12/O
                         net (fo=1, routed)           0.714    14.113    sort/CurrentOne_reg[3]_1
    SLICE_X79Y87         LUT5 (Prop_lut5_I3_O)        0.124    14.237 r  sort/CurrentOne[3]_i_3/O
                         net (fo=9, routed)           0.201    14.438    sort/CurrentOne[3]_i_3_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.562 r  sort/CurrentMax[3]_i_1/O
                         net (fo=4, routed)           0.359    14.920    sort/CurrentMax[3]_i_1_n_0
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.593    15.016    sort/CLK
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[0]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X77Y87         FDRE (Setup_fdre_C_CE)      -0.205    15.050    sort/CurrentMax_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 Unroll/data_tmp_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/CurrentMax_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.610ns  (logic 1.144ns (24.818%)  route 3.466ns (75.182%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.708    10.311    Unroll/CLK
    SLICE_X76Y82         FDRE                                         r  Unroll/data_tmp_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.524    10.835 r  Unroll/data_tmp_reg[28]/Q
                         net (fo=3, routed)           0.880    11.714    Unroll/SortIn[28]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.838 r  Unroll/CurrentOne[3]_i_95/O
                         net (fo=1, routed)           0.715    12.554    Unroll/CurrentOne[3]_i_95_n_0
    SLICE_X77Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.678 r  Unroll/CurrentOne[3]_i_30/O
                         net (fo=1, routed)           0.597    13.275    Unroll/CurrentOne[3]_i_30_n_0
    SLICE_X79Y84         LUT4 (Prop_lut4_I1_O)        0.124    13.399 f  Unroll/CurrentOne[3]_i_12/O
                         net (fo=1, routed)           0.714    14.113    sort/CurrentOne_reg[3]_1
    SLICE_X79Y87         LUT5 (Prop_lut5_I3_O)        0.124    14.237 r  sort/CurrentOne[3]_i_3/O
                         net (fo=9, routed)           0.201    14.438    sort/CurrentOne[3]_i_3_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.562 r  sort/CurrentMax[3]_i_1/O
                         net (fo=4, routed)           0.359    14.920    sort/CurrentMax[3]_i_1_n_0
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.593    15.016    sort/CLK
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X77Y87         FDRE (Setup_fdre_C_CE)      -0.205    15.050    sort/CurrentMax_reg[1]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 Unroll/data_tmp_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/CurrentMax_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.610ns  (logic 1.144ns (24.818%)  route 3.466ns (75.182%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.708    10.311    Unroll/CLK
    SLICE_X76Y82         FDRE                                         r  Unroll/data_tmp_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.524    10.835 r  Unroll/data_tmp_reg[28]/Q
                         net (fo=3, routed)           0.880    11.714    Unroll/SortIn[28]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.838 r  Unroll/CurrentOne[3]_i_95/O
                         net (fo=1, routed)           0.715    12.554    Unroll/CurrentOne[3]_i_95_n_0
    SLICE_X77Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.678 r  Unroll/CurrentOne[3]_i_30/O
                         net (fo=1, routed)           0.597    13.275    Unroll/CurrentOne[3]_i_30_n_0
    SLICE_X79Y84         LUT4 (Prop_lut4_I1_O)        0.124    13.399 f  Unroll/CurrentOne[3]_i_12/O
                         net (fo=1, routed)           0.714    14.113    sort/CurrentOne_reg[3]_1
    SLICE_X79Y87         LUT5 (Prop_lut5_I3_O)        0.124    14.237 r  sort/CurrentOne[3]_i_3/O
                         net (fo=9, routed)           0.201    14.438    sort/CurrentOne[3]_i_3_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.562 r  sort/CurrentMax[3]_i_1/O
                         net (fo=4, routed)           0.359    14.920    sort/CurrentMax[3]_i_1_n_0
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.593    15.016    sort/CLK
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[2]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X77Y87         FDRE (Setup_fdre_C_CE)      -0.205    15.050    sort/CurrentMax_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 Unroll/data_tmp_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/CurrentMax_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.610ns  (logic 1.144ns (24.818%)  route 3.466ns (75.182%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.708    10.311    Unroll/CLK
    SLICE_X76Y82         FDRE                                         r  Unroll/data_tmp_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.524    10.835 r  Unroll/data_tmp_reg[28]/Q
                         net (fo=3, routed)           0.880    11.714    Unroll/SortIn[28]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.838 r  Unroll/CurrentOne[3]_i_95/O
                         net (fo=1, routed)           0.715    12.554    Unroll/CurrentOne[3]_i_95_n_0
    SLICE_X77Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.678 r  Unroll/CurrentOne[3]_i_30/O
                         net (fo=1, routed)           0.597    13.275    Unroll/CurrentOne[3]_i_30_n_0
    SLICE_X79Y84         LUT4 (Prop_lut4_I1_O)        0.124    13.399 f  Unroll/CurrentOne[3]_i_12/O
                         net (fo=1, routed)           0.714    14.113    sort/CurrentOne_reg[3]_1
    SLICE_X79Y87         LUT5 (Prop_lut5_I3_O)        0.124    14.237 r  sort/CurrentOne[3]_i_3/O
                         net (fo=9, routed)           0.201    14.438    sort/CurrentOne[3]_i_3_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I2_O)        0.124    14.562 r  sort/CurrentMax[3]_i_1/O
                         net (fo=4, routed)           0.359    14.920    sort/CurrentMax[3]_i_1_n_0
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.593    15.016    sort/CLK
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[3]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X77Y87         FDRE (Setup_fdre_C_CE)      -0.205    15.050    sort/CurrentMax_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 Unroll/data_tmp_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/CurrentOne_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.678ns  (logic 1.144ns (24.456%)  route 3.534ns (75.544%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.708    10.311    Unroll/CLK
    SLICE_X76Y82         FDRE                                         r  Unroll/data_tmp_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.524    10.835 r  Unroll/data_tmp_reg[28]/Q
                         net (fo=3, routed)           0.880    11.714    Unroll/SortIn[28]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.838 r  Unroll/CurrentOne[3]_i_95/O
                         net (fo=1, routed)           0.715    12.554    Unroll/CurrentOne[3]_i_95_n_0
    SLICE_X77Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.678 r  Unroll/CurrentOne[3]_i_30/O
                         net (fo=1, routed)           0.597    13.275    Unroll/CurrentOne[3]_i_30_n_0
    SLICE_X79Y84         LUT4 (Prop_lut4_I1_O)        0.124    13.399 f  Unroll/CurrentOne[3]_i_12/O
                         net (fo=1, routed)           0.714    14.113    sort/CurrentOne_reg[3]_1
    SLICE_X79Y87         LUT5 (Prop_lut5_I3_O)        0.124    14.237 r  sort/CurrentOne[3]_i_3/O
                         net (fo=9, routed)           0.628    14.865    sort/CurrentOne[3]_i_3_n_0
    SLICE_X81Y87         LUT6 (Prop_lut6_I1_O)        0.124    14.989 r  sort/CurrentOne[0]_i_1/O
                         net (fo=1, routed)           0.000    14.989    sort/NextCurrentOne[0]
    SLICE_X81Y87         FDRE                                         r  sort/CurrentOne_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.599    15.022    sort/CLK
    SLICE_X81Y87         FDRE                                         r  sort/CurrentOne_reg[0]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X81Y87         FDRE (Setup_fdre_C_D)        0.029    15.274    sort/CurrentOne_reg[0]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 Unroll/data_tmp_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/CurrentMax_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.558ns  (logic 1.144ns (25.097%)  route 3.414ns (74.903%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.708    10.311    Unroll/CLK
    SLICE_X76Y82         FDRE                                         r  Unroll/data_tmp_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.524    10.835 r  Unroll/data_tmp_reg[28]/Q
                         net (fo=3, routed)           0.880    11.714    Unroll/SortIn[28]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.838 r  Unroll/CurrentOne[3]_i_95/O
                         net (fo=1, routed)           0.715    12.554    Unroll/CurrentOne[3]_i_95_n_0
    SLICE_X77Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.678 r  Unroll/CurrentOne[3]_i_30/O
                         net (fo=1, routed)           0.597    13.275    Unroll/CurrentOne[3]_i_30_n_0
    SLICE_X79Y84         LUT4 (Prop_lut4_I1_O)        0.124    13.399 f  Unroll/CurrentOne[3]_i_12/O
                         net (fo=1, routed)           0.714    14.113    sort/CurrentOne_reg[3]_1
    SLICE_X79Y87         LUT5 (Prop_lut5_I3_O)        0.124    14.237 r  sort/CurrentOne[3]_i_3/O
                         net (fo=9, routed)           0.508    14.745    sort/CurrentOne[3]_i_3_n_0
    SLICE_X77Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.869 r  sort/CurrentMax[0]_i_1/O
                         net (fo=1, routed)           0.000    14.869    sort/NextCurrentMax[0]
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.593    15.016    sort/CLK
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[0]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X77Y87         FDRE (Setup_fdre_C_D)        0.031    15.286    sort/CurrentMax_reg[0]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 Unroll/data_tmp_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/CurrentMax_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.557ns  (logic 1.144ns (25.102%)  route 3.413ns (74.898%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.708    10.311    Unroll/CLK
    SLICE_X76Y82         FDRE                                         r  Unroll/data_tmp_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.524    10.835 r  Unroll/data_tmp_reg[28]/Q
                         net (fo=3, routed)           0.880    11.714    Unroll/SortIn[28]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.838 r  Unroll/CurrentOne[3]_i_95/O
                         net (fo=1, routed)           0.715    12.554    Unroll/CurrentOne[3]_i_95_n_0
    SLICE_X77Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.678 r  Unroll/CurrentOne[3]_i_30/O
                         net (fo=1, routed)           0.597    13.275    Unroll/CurrentOne[3]_i_30_n_0
    SLICE_X79Y84         LUT4 (Prop_lut4_I1_O)        0.124    13.399 f  Unroll/CurrentOne[3]_i_12/O
                         net (fo=1, routed)           0.714    14.113    sort/CurrentOne_reg[3]_1
    SLICE_X79Y87         LUT5 (Prop_lut5_I3_O)        0.124    14.237 r  sort/CurrentOne[3]_i_3/O
                         net (fo=9, routed)           0.507    14.744    sort/CurrentOne[3]_i_3_n_0
    SLICE_X77Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.868 r  sort/CurrentMax[2]_i_1/O
                         net (fo=1, routed)           0.000    14.868    sort/NextCurrentMax[2]
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.593    15.016    sort/CLK
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[2]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X77Y87         FDRE (Setup_fdre_C_D)        0.032    15.287    sort/CurrentMax_reg[2]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.868    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 Unroll/data_tmp_reg[64]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/order1_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.477ns  (logic 1.216ns (27.162%)  route 3.261ns (72.838%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 10.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.710    10.313    Unroll/CLK
    SLICE_X74Y84         FDRE                                         r  Unroll/data_tmp_reg[64]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDRE (Prop_fdre_C_Q)         0.524    10.837 r  Unroll/data_tmp_reg[64]/Q
                         net (fo=3, routed)           1.031    11.868    Unroll/SortIn[64]
    SLICE_X79Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.992 r  Unroll/order1[15][0]_i_7/O
                         net (fo=1, routed)           0.542    12.534    sort/order1[15][0]_i_2_1
    SLICE_X79Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.658 f  sort/order1[15][0]_i_3/O
                         net (fo=1, routed)           0.686    13.344    sort/order1[15][0]_i_3_n_0
    SLICE_X81Y86         LUT5 (Prop_lut5_I0_O)        0.118    13.462 f  sort/order1[15][0]_i_2/O
                         net (fo=16, routed)          1.002    14.464    sort/order1[15][0]_i_2_n_0
    SLICE_X86Y89         LUT3 (Prop_lut3_I2_O)        0.326    14.790 r  sort/order1[0][0]_i_1/O
                         net (fo=1, routed)           0.000    14.790    sort/n_order1[0]_0[0]
    SLICE_X86Y89         FDRE                                         r  sort/order1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.610    15.033    sort/CLK
    SLICE_X86Y89         FDRE                                         r  sort/order1_reg[0][0]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y89         FDRE (Setup_fdre_C_D)        0.029    15.285    sort/order1_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 Unroll/data_tmp_reg[64]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/order1_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.460ns  (logic 1.216ns (27.267%)  route 3.244ns (72.733%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 10.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.710    10.313    Unroll/CLK
    SLICE_X74Y84         FDRE                                         r  Unroll/data_tmp_reg[64]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDRE (Prop_fdre_C_Q)         0.524    10.837 r  Unroll/data_tmp_reg[64]/Q
                         net (fo=3, routed)           1.031    11.868    Unroll/SortIn[64]
    SLICE_X79Y84         LUT6 (Prop_lut6_I1_O)        0.124    11.992 r  Unroll/order1[15][0]_i_7/O
                         net (fo=1, routed)           0.542    12.534    sort/order1[15][0]_i_2_1
    SLICE_X79Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.658 f  sort/order1[15][0]_i_3/O
                         net (fo=1, routed)           0.686    13.344    sort/order1[15][0]_i_3_n_0
    SLICE_X81Y86         LUT5 (Prop_lut5_I0_O)        0.118    13.462 f  sort/order1[15][0]_i_2/O
                         net (fo=16, routed)          0.985    14.446    sort/order1[15][0]_i_2_n_0
    SLICE_X83Y89         LUT3 (Prop_lut3_I2_O)        0.326    14.772 r  sort/order1[15][0]_i_1/O
                         net (fo=1, routed)           0.000    14.772    sort/n_order1[15]_1[0]
    SLICE_X83Y89         FDRE                                         r  sort/order1_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.608    15.031    sort/CLK
    SLICE_X83Y89         FDRE                                         r  sort/order1_reg[15][0]/C
                         clock pessimism              0.259    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X83Y89         FDRE (Setup_fdre_C_D)        0.029    15.283    sort/order1_reg[15][0]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 Unroll/data_tmp_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/CurrentMax_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.449ns  (logic 1.144ns (25.711%)  route 3.305ns (74.288%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 10.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.708    10.311    Unroll/CLK
    SLICE_X76Y82         FDRE                                         r  Unroll/data_tmp_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.524    10.835 r  Unroll/data_tmp_reg[28]/Q
                         net (fo=3, routed)           0.880    11.714    Unroll/SortIn[28]
    SLICE_X77Y82         LUT6 (Prop_lut6_I1_O)        0.124    11.838 r  Unroll/CurrentOne[3]_i_95/O
                         net (fo=1, routed)           0.715    12.554    Unroll/CurrentOne[3]_i_95_n_0
    SLICE_X77Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.678 r  Unroll/CurrentOne[3]_i_30/O
                         net (fo=1, routed)           0.597    13.275    Unroll/CurrentOne[3]_i_30_n_0
    SLICE_X79Y84         LUT4 (Prop_lut4_I1_O)        0.124    13.399 f  Unroll/CurrentOne[3]_i_12/O
                         net (fo=1, routed)           0.714    14.113    sort/CurrentOne_reg[3]_1
    SLICE_X79Y87         LUT5 (Prop_lut5_I3_O)        0.124    14.237 r  sort/CurrentOne[3]_i_3/O
                         net (fo=9, routed)           0.399    14.636    sort/CurrentOne[3]_i_3_n_0
    SLICE_X77Y87         LUT6 (Prop_lut6_I4_O)        0.124    14.760 r  sort/CurrentMax[3]_i_2/O
                         net (fo=1, routed)           0.000    14.760    sort/NextCurrentMax[3]
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         1.593    15.016    sort/CLK
    SLICE_X77Y87         FDRE                                         r  sort/CurrentMax_reg[3]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X77Y87         FDRE (Setup_fdre_C_D)        0.029    15.284    sort/CurrentMax_reg[3]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  0.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 BCD_disp/conv/BCD1_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.098%)  route 0.193ns (50.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.602     1.521    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X86Y100        FDRE                                         r  BCD_disp/conv/BCD1_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_disp/conv/BCD1_c_reg[3]/Q
                         net (fo=4, routed)           0.076     1.738    BCD_disp/conv/BCD1_c[3]
    SLICE_X87Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  BCD_disp/conv/BCD2_c[0]_i_1/O
                         net (fo=2, routed)           0.117     1.900    BCD_disp/conv/BCD2_n[0]
    SLICE_X87Y99         FDRE                                         r  BCD_disp/conv/BCD2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.880     2.045    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  BCD_disp/conv/BCD2_reg[0]/C
                         clock pessimism             -0.245     1.799    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.072     1.871    BCD_disp/conv/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 BCD_disp/conv/BCD4_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.756%)  route 0.249ns (57.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.602     1.521    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  BCD_disp/conv/BCD4_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_disp/conv/BCD4_c_reg[2]/Q
                         net (fo=3, routed)           0.132     1.795    BCD_disp/conv/BCD4_c_reg_n_0_[2]
    SLICE_X87Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  BCD_disp/conv/BCD4_c[2]_i_1/O
                         net (fo=2, routed)           0.117     1.956    BCD_disp/conv/BCD4_n[2]
    SLICE_X87Y98         FDRE                                         r  BCD_disp/conv/BCD4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.880     2.045    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X87Y98         FDRE                                         r  BCD_disp/conv/BCD4_reg[2]/C
                         clock pessimism             -0.245     1.799    
    SLICE_X87Y98         FDRE (Hold_fdre_C_D)         0.070     1.869    BCD_disp/conv/BCD4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 BCD_disp/conv/BCD4_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.934%)  route 0.280ns (60.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.602     1.521    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  BCD_disp/conv/BCD4_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_disp/conv/BCD4_c_reg[2]/Q
                         net (fo=3, routed)           0.135     1.798    BCD_disp/conv/BCD4_c_reg_n_0_[2]
    SLICE_X87Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.843 r  BCD_disp/conv/BCD4_c[3]_i_1/O
                         net (fo=2, routed)           0.144     1.987    BCD_disp/conv/BCD4_n[3]
    SLICE_X87Y98         FDRE                                         r  BCD_disp/conv/BCD4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.880     2.045    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X87Y98         FDRE                                         r  BCD_disp/conv/BCD4_reg[3]/C
                         clock pessimism             -0.245     1.799    
    SLICE_X87Y98         FDRE (Hold_fdre_C_D)         0.072     1.871    BCD_disp/conv/BCD4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 BCD_disp/conv/BCD3_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.676%)  route 0.308ns (62.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.601     1.520    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X85Y100        FDRE                                         r  BCD_disp/conv/BCD3_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  BCD_disp/conv/BCD3_c_reg[2]/Q
                         net (fo=4, routed)           0.134     1.796    BCD_disp/conv/BCD3_c[2]
    SLICE_X85Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  BCD_disp/conv/BCD3_c[1]_i_1/O
                         net (fo=2, routed)           0.174     2.014    BCD_disp/conv/BCD3_n[1]
    SLICE_X87Y99         FDRE                                         r  BCD_disp/conv/BCD3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.880     2.045    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  BCD_disp/conv/BCD3_reg[1]/C
                         clock pessimism             -0.245     1.799    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.071     1.870    BCD_disp/conv/BCD3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 sort/order1_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/order1_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.838%)  route 0.125ns (40.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.599     1.518    sort/CLK
    SLICE_X79Y91         FDRE                                         r  sort/order1_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sort/order1_reg[0][10]/Q
                         net (fo=2, routed)           0.125     1.784    sort/order1_reg[0]_29[10]
    SLICE_X80Y91         LUT5 (Prop_lut5_I3_O)        0.045     1.829 r  sort/order1[1][10]_i_1/O
                         net (fo=1, routed)           0.000     1.829    sort/n_order1[1]_2[10]
    SLICE_X80Y91         FDRE                                         r  sort/order1_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.873     2.038    sort/CLK
    SLICE_X80Y91         FDRE                                         r  sort/order1_reg[1][10]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X80Y91         FDRE (Hold_fdre_C_D)         0.121     1.679    sort/order1_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sort/order1_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/order1_reg[4][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.200%)  route 0.072ns (27.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.606     1.525    sort/CLK
    SLICE_X83Y93         FDRE                                         r  sort/order1_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sort/order1_reg[5][10]/Q
                         net (fo=4, routed)           0.072     1.738    sort/order1_reg[5]_24[10]
    SLICE_X82Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.783 r  sort/order1[4][10]_i_1/O
                         net (fo=1, routed)           0.000     1.783    sort/n_order1[4]_5[10]
    SLICE_X82Y93         FDRE                                         r  sort/order1_reg[4][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.878     2.043    sort/CLK
    SLICE_X82Y93         FDRE                                         r  sort/order1_reg[4][10]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X82Y93         FDRE (Hold_fdre_C_D)         0.092     1.630    sort/order1_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 BCD_disp/conv/BCD1_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD2_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.602     1.521    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X86Y100        FDRE                                         r  BCD_disp/conv/BCD1_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  BCD_disp/conv/BCD1_c_reg[3]/Q
                         net (fo=4, routed)           0.076     1.738    BCD_disp/conv/BCD1_c[3]
    SLICE_X87Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  BCD_disp/conv/BCD2_c[0]_i_1/O
                         net (fo=2, routed)           0.000     1.783    BCD_disp/conv/BCD2_n[0]
    SLICE_X87Y100        FDRE                                         r  BCD_disp/conv/BCD2_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.873     2.039    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X87Y100        FDRE                                         r  BCD_disp/conv/BCD2_c_reg[0]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.091     1.625    BCD_disp/conv/BCD2_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sort/order1_reg[9][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/order1_reg[8][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.552%)  route 0.081ns (30.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.606     1.525    sort/CLK
    SLICE_X87Y92         FDRE                                         r  sort/order1_reg[9][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sort/order1_reg[9][10]/Q
                         net (fo=4, routed)           0.081     1.748    sort/order1_reg[9]_20[10]
    SLICE_X86Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.793 r  sort/order1[8][10]_i_1/O
                         net (fo=1, routed)           0.000     1.793    sort/n_order1[8]_9[10]
    SLICE_X86Y92         FDRE                                         r  sort/order1_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.878     2.043    sort/CLK
    SLICE_X86Y92         FDRE                                         r  sort/order1_reg[8][10]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X86Y92         FDRE (Hold_fdre_C_D)         0.092     1.630    sort/order1_reg[8][10]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 BCD_disp/conv/BCD2_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_disp/conv/BCD2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.925%)  route 0.332ns (64.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.601     1.520    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X86Y103        FDRE                                         r  BCD_disp/conv/BCD2_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  BCD_disp/conv/BCD2_c_reg[2]/Q
                         net (fo=4, routed)           0.155     1.816    BCD_disp/conv/BCD2_c[2]
    SLICE_X86Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.861 r  BCD_disp/conv/BCD2_c[1]_i_1/O
                         net (fo=2, routed)           0.177     2.038    BCD_disp/conv/BCD2_n[1]
    SLICE_X87Y99         FDRE                                         r  BCD_disp/conv/BCD2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.880     2.045    BCD_disp/conv/clk_IBUF_BUFG
    SLICE_X87Y99         FDRE                                         r  BCD_disp/conv/BCD2_reg[1]/C
                         clock pessimism             -0.245     1.799    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.075     1.874    BCD_disp/conv/BCD2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sort/order1_reg[10][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/order1_reg[9][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.605     1.524    sort/CLK
    SLICE_X89Y88         FDRE                                         r  sort/order1_reg[10][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sort/order1_reg[10][7]/Q
                         net (fo=3, routed)           0.114     1.780    sort/InVector[87]
    SLICE_X88Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  sort/order1[9][7]_i_1/O
                         net (fo=1, routed)           0.000     1.825    sort/n_order1[9]_10[7]
    SLICE_X88Y88         FDRE                                         r  sort/order1_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=428, routed)         0.877     2.042    sort/CLK
    SLICE_X88Y88         FDRE                                         r  sort/order1_reg[9][7]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.121     1.658    sort/order1_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y98    BCD_disp/conv/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y98    BCD_disp/conv/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y98    BCD_disp/conv/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y98    BCD_disp/conv/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y99    BCD_disp/conv/BCD0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y98    BCD_disp/conv/BCD0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y98    BCD_disp/conv/BCD0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y83    Unroll/data_tmp_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y83    Unroll/data_tmp_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y83    Unroll/data_tmp_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y83    Unroll/data_tmp_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y82    Unroll/data_tmp_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y82    Unroll/data_tmp_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y82    Unroll/data_tmp_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y86    Unroll/data_tmp_reg[80]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y86    Unroll/data_tmp_reg[81]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y86    Unroll/data_tmp_reg[82]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y91    sort/order1_reg[12][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y92    sort/order1_reg[8][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y87    BCD_disp/conv/int_rg_c_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y87    BCD_disp/conv/int_rg_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y87    BCD_disp/conv/int_rg_c_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y87    sort/order1_reg[4][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y87    sort/order1_reg[4][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y92    sort/order1_reg[9][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y100   BCD_disp/conv/BCD3_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y100   BCD_disp/conv/BCD3_c_reg[2]/C



