#include "jdstm.h"

#ifdef UART_PIN

#define PIN_MODER (1 << (UART_PIN & 0xf) * 2)

#if USART_IDX == 1
#define USARTx USART1
#define IRQn USART1_IRQn
#define IRQHandler USART1_IRQHandler
#define LL_DMAMUX_REQ_USARTx_RX LL_DMAMUX_REQ_USART1_RX
#define LL_DMAMUX_REQ_USARTx_TX LL_DMAMUX_REQ_USART1_TX
#elif USART_IDX == 2
#define USARTx USART2
#define IRQn USART2_IRQn
#define IRQHandler USART2_IRQHandler
#define LL_DMAMUX_REQ_USARTx_RX LL_DMAMUX_REQ_USART2_RX
#define LL_DMAMUX_REQ_USARTx_TX LL_DMAMUX_REQ_USART2_TX
#elif USART_IDX == 4
#define USARTx UART4
#define IRQn UART4_IRQn
#define IRQHandler UART4_IRQHandler
#define LL_DMAMUX_REQ_USARTx_RX 2
#define LL_DMAMUX_REQ_USARTx_TX 2
#else
#error "bad usart"
#endif

#ifdef STM32G0
#define DMA_IRQn DMA1_Ch4_5_DMAMUX1_OVR_IRQn
#define DMA_Handler DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler
#define NEW_UART 1
#elif defined(STM32L4)
#define DMA_IRQn DMA2_Channel3_IRQn
#define DMA_IRQn_2 DMA2_Channel5_IRQn
#define DMA_CH_TX LL_DMA_CHANNEL_3
#define DMA_CH_RX LL_DMA_CHANNEL_5
#define DMAx DMA2
#define NEW_UART 1
#elif defined(STM32WL)
#define DMA_IRQn DMA1_Channel4_IRQn
#define DMA_IRQn_2 DMA1_Channel5_IRQn
#define NEW_UART 1
#else
#define DMA_IRQn DMA1_Channel4_5_IRQn
#define DMA_Handler DMA1_Channel4_5_IRQHandler
#define NEW_UART 0
#endif

#ifndef DMA_CH_TX
#define DMA_CH_TX LL_DMA_CHANNEL_4
#endif

#ifndef DMA_CH_RX
#define DMA_CH_RX LL_DMA_CHANNEL_5
#endif

#ifndef DMAx
#define DMAx DMA1
#endif

// DMA Channel 4 - TX
// DMA Channel 5 - RX

// This is extracted to a function to make sure the compiler doesn't
// insert stuff between checking the input pin and setting the mode.
// This results in a collision window of around 90ns
__attribute__((noinline)) void gpio_probe_and_set(GPIO_TypeDef *gpio, uint32_t pin, uint32_t mode) {
    if (gpio->IDR & pin)
        gpio->MODER = mode;
}

static void uartOwnsPin(int doesIt) {
    if (doesIt) {
        if ((UART_PIN & 0xf) <= 7)
            LL_GPIO_SetAFPin_0_7(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN), UART_PIN_AF);
        else
            LL_GPIO_SetAFPin_8_15(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN), UART_PIN_AF);
        LL_GPIO_SetPinMode(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN), LL_GPIO_MODE_ALTERNATE);
    } else {
        LL_GPIO_SetPinMode(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN), LL_GPIO_MODE_INPUT);
        exti_clear_falling(PIN_MASK(UART_PIN));
        exti_enable(PIN_MASK(UART_PIN));
    }
}

void uart_disable() {
    LL_DMA_ClearFlag_GI5(DMAx);
    LL_DMA_DisableChannel(DMAx, DMA_CH_RX);

    LL_DMA_ClearFlag_GI3(DMAx);
    LL_DMA_DisableChannel(DMAx, DMA_CH_TX);

    LL_USART_Disable(USARTx);

    uartOwnsPin(0);
    // pulse_log_pin();
}

void DMA_Handler(void) {
    uint32_t isr = DMAx->ISR;

    // DMESG("DMA irq %x", (unsigned) isr);

    if (isr & (DMA_ISR_TCIF5 | DMA_ISR_TEIF5)) {
        uart_disable();
        if (isr & DMA_ISR_TCIF5) {
            // overrun?
            // DMESG("USARTx RX OK, but how?!");
            jd_rx_completed(-1);
        } else {
            // DMESG("USARTx RX Error");
            jd_rx_completed(-2);
        }
    }

    if (isr & (DMA_ISR_TCIF3 | DMA_ISR_TEIF3)) {
        LL_DMA_ClearFlag_GI3(DMAx);
        LL_DMA_DisableChannel(DMAx, DMA_CH_TX);

        int errCode = 0;
        if (isr & DMA_ISR_TCIF3) {
            while (!LL_USART_IsActiveFlag_TC(USARTx))
                ;
// the standard BRK signal is too short - it's 10uS - to be detected as break at least on NRF52
#if 1
            LL_USART_Disable(USARTx);
            LL_GPIO_SetPinMode(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN), LL_GPIO_MODE_OUTPUT);
            LL_GPIO_ResetOutputPin(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN));
            target_wait_us(12);
            LL_GPIO_SetOutputPin(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN));
#else
            LL_USART_RequestBreakSending(USARTx);
            // DMESG("USARTx %x", USARTx->ISR);
            while (LL_USART_IsActiveFlag_SBK(USARTx))
                ;
#endif
        } else {
            ERROR("TX err");
            errCode = -1;
        }

        uart_disable();

        jd_tx_completed(errCode);
    }
}

#ifdef STM32WL
void DMA1_Channel4_IRQHandler(void) {
    DMA_Handler();
}
void DMA1_Channel5_IRQHandler(void) {
    DMA_Handler();
}
#endif

#ifdef STM32L4
void DMA2_Channel3_IRQHandler(void) {
    DMA_Handler();
}
void DMA2_Channel5_IRQHandler(void) {
    DMA_Handler();
}
#endif

static void DMA_Init(void) {
    DMA_CLK_ENABLE();
#ifdef __HAL_RCC_DMA2_CLK_ENABLE
    __HAL_RCC_DMA2_CLK_ENABLE();
#endif

    NVIC_SetPriority(DMA_IRQn, IRQ_PRIORITY_UART);
    NVIC_EnableIRQ(DMA_IRQn);
#ifdef DMA_IRQn_2
    NVIC_SetPriority(DMA_IRQn_2, IRQ_PRIORITY_UART);
    NVIC_EnableIRQ(DMA_IRQn_2);
#endif
}

static void USART_UART_Init(void) {
#if USART_IDX == 2
    __HAL_RCC_USART2_CLK_ENABLE();
#ifdef STM32WL
    LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_HSI);
#elif !defined(DISABLE_PLL)
#error "PLL not supported"
#endif
#elif USART_IDX == 1
    LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCEsys_HSI);
    __HAL_RCC_USART1_CLK_ENABLE();
#elif USART_IDX == 4
    LL_RCC_SetUSARTClockSource(LL_RCC_UART4_CLKSOURCE_HSI);
    __HAL_RCC_UART4_CLK_ENABLE();
#else
#error "bad usart"
#endif

    LL_GPIO_SetPinPull(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN), LL_GPIO_PULL_UP);
    LL_GPIO_SetPinSpeed(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN), LL_GPIO_SPEED_FREQ_HIGH);
    LL_GPIO_SetPinOutputType(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN), LL_GPIO_OUTPUT_PUSHPULL);
    uartOwnsPin(0);

#ifdef STM32F0
    LL_SYSCFG_SetRemapDMA_USART(LL_SYSCFG_USART1TX_RMP_DMA1CH4 | LL_SYSCFG_USART1RX_RMP_DMA1CH5);
#endif

    /* USART_RX Init */
#if NEW_UART
    LL_DMA_SetPeriphRequest(DMAx, DMA_CH_RX, LL_DMAMUX_REQ_USARTx_RX);
#endif
    LL_DMA_ConfigTransfer(DMAx, DMA_CH_RX,
                          LL_DMA_DIRECTION_PERIPH_TO_MEMORY | //
                              LL_DMA_PRIORITY_HIGH |          //
                              LL_DMA_MODE_NORMAL |            //
                              LL_DMA_PERIPH_NOINCREMENT |     //
                              LL_DMA_MEMORY_INCREMENT |       //
                              LL_DMA_PDATAALIGN_BYTE |        //
                              LL_DMA_MDATAALIGN_BYTE);
    /* USART_TX Init */
#if NEW_UART
    LL_DMA_SetPeriphRequest(DMAx, DMA_CH_TX, LL_DMAMUX_REQ_USARTx_TX);
#endif
    LL_DMA_ConfigTransfer(DMAx, DMA_CH_TX,
                          LL_DMA_DIRECTION_MEMORY_TO_PERIPH | //
                              LL_DMA_PRIORITY_HIGH |          //
                              LL_DMA_MODE_NORMAL |            //
                              LL_DMA_PERIPH_NOINCREMENT |     //
                              LL_DMA_MEMORY_INCREMENT |       //
                              LL_DMA_PDATAALIGN_BYTE |        //
                              LL_DMA_MDATAALIGN_BYTE);

    /* USARTx interrupt Init */
    NVIC_SetPriority(IRQn, IRQ_PRIORITY_UART);
    NVIC_EnableIRQ(IRQn);

    /* Enable DMA transfer complete/error interrupts  */
    LL_DMA_EnableIT_TC(DMAx, DMA_CH_TX);
    LL_DMA_EnableIT_TE(DMAx, DMA_CH_TX);
    LL_DMA_EnableIT_TC(DMAx, DMA_CH_RX);
    LL_DMA_EnableIT_TE(DMAx, DMA_CH_RX);

#if NEW_UART
    USARTx->CR1 = LL_USART_DATAWIDTH_8B | LL_USART_PARITY_NONE | LL_USART_OVERSAMPLING_16 |
                  LL_USART_DIRECTION_TX;
    USARTx->BRR = HSI_MHZ; // ->1MHz (16x oversampling)
#else
    USARTx->CR1 = LL_USART_DATAWIDTH_8B | LL_USART_PARITY_NONE | LL_USART_OVERSAMPLING_8 |
                  LL_USART_DIRECTION_TX;
    USARTx->BRR = HSI_MHZ * 2; // ->1MHz (8x oversampling)
#endif

    USARTx->CR2 = LL_USART_STOPBITS_1;
    USARTx->CR3 = LL_USART_HWCONTROL_NONE;

#ifdef LL_USART_PRESCALER_DIV1
    LL_USART_SetPrescaler(USARTx, LL_USART_PRESCALER_DIV1);
#endif

    LL_USART_ConfigHalfDuplexMode(USARTx);
    LL_USART_EnableIT_ERROR(USARTx);
    // LL_USART_EnableDMADeactOnRxErr(USARTx);

    // while (!(LL_USART_IsActiveFlag_REACK(USARTx)))
    //    ;
    exti_set_callback(UART_PIN, jd_line_falling, EXTI_FALLING);
}

void uart_init_() {
    DMA_Init();
    USART_UART_Init();
}

// static void check_idle(void) {
//    if (LL_USART_IsEnabled(USARTx))
//        jd_panic();
//}

int uart_wait_high() {
    int timeout = 5000;
    while (timeout-- > 0 && !LL_GPIO_IsInputPinSet(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN)))
        ;
    if (timeout <= 0)
        return -1;
    else
        return 0;
}

int uart_start_tx(const void *data, uint32_t numbytes) {
    // DMESG("tx %d", (int)numbytes);
    exti_disable(PIN_MASK(UART_PIN));
    exti_clear_falling(PIN_MASK(UART_PIN));
    // We assume EXTI runs at higher priority than us
    // If we got hit by EXTI, before we managed to disable it,
    // the reception routine would have enabled UART in RX mode
    if (LL_USART_IsEnabled(USARTx)) {
        // TX should never be already enabled though
        if (USARTx->CR1 & USART_CR1_TE)
            jd_panic();
        // we don't re-enable EXTI - the RX complete will do it
        return -1;
    }

    LL_GPIO_ResetOutputPin(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN));
    gpio_probe_and_set(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN),
                       PIN_MODER | PIN_PORT(UART_PIN)->MODER);
    if (!(PIN_PORT(UART_PIN)->MODER & PIN_MODER)) {
        // this is equivalent to irq priority when running from EXTI
        target_disable_irq();
        jd_line_falling();
        target_enable_irq();
        return -1;
    }
    target_wait_us(11);
    LL_GPIO_SetOutputPin(PIN_PORT(UART_PIN), PIN_MASK(UART_PIN));

    // from here...
    uartOwnsPin(1);
    LL_USART_DisableDirectionRx(USARTx);
    LL_USART_EnableDirectionTx(USARTx);
    USARTx->ICR = USART_ISR_FE | USART_ISR_NE | USART_ISR_ORE |
                  USART_ISR_TC; // clear error flags before we start
    LL_USART_Enable(USARTx);
    while (!(LL_USART_IsActiveFlag_TEACK(USARTx)))
        ;

    LL_DMA_ConfigAddresses(DMAx, DMA_CH_TX, (uint32_t)data, (uint32_t) & (USARTx->TDR),
                           LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
    LL_DMA_SetDataLength(DMAx, DMA_CH_TX, numbytes);
    LL_USART_EnableDMAReq_TX(USARTx);
    // to here, it's about 1.3us

    // the USART takes a few us to start transmitting
    target_wait_us(45);
    // The spec requires min of 50us and max of 189us.

    LL_DMA_EnableChannel(DMAx, DMA_CH_TX);

    return 0;
}

void uart_start_rx(void *data, uint32_t maxbytes) {
    // DMESG("start rx");
    // check_idle();

    uartOwnsPin(1);
    LL_USART_DisableDirectionTx(USARTx);
    LL_USART_EnableDirectionRx(USARTx);
    USARTx->ICR = USART_ISR_FE | USART_ISR_NE | USART_ISR_ORE; // clear error flags before we start
    LL_USART_Enable(USARTx);
    while (!(LL_USART_IsActiveFlag_REACK(USARTx)))
        ;

    LL_DMA_ConfigAddresses(DMAx, DMA_CH_RX, (uint32_t) & (USARTx->RDR), (uint32_t)data,
                           LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
    LL_DMA_SetDataLength(DMAx, DMA_CH_RX, maxbytes);
    LL_USART_EnableDMAReq_RX(USARTx);
    LL_DMA_EnableChannel(DMAx, DMA_CH_RX);

    exti_disable(PIN_MASK(UART_PIN));
    exti_clear_falling(PIN_MASK(UART_PIN));
}

// this is only enabled for error events
void IRQHandler(void) {
    // DMESG("irq handler");
    //  pulse_log_pin();
    uint32_t dataLeft = LL_DMA_GetDataLength(DMAx, DMA_CH_RX);
    uart_disable();
    jd_rx_completed(dataLeft);
}

void uart_flush_rx() {}
#endif
