;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-122
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-30
	ADD 270, 40
	ADD 270, 40
	SLT 121, 0
	SUB 730, <0
	SUB -790, 0
	SUB -790, 0
	SUB 100, -100
	SUB -7, <-121
	SUB @0, @3
	SUB -7, <-121
	CMP 121, 101
	SUB 0, -100
	SLT @70, @502
	SUB -7, <-121
	SUB -7, <-121
	SUB -100, -600
	SLT #270, 0
	DJN -7, @-20
	ADD 121, 101
	SUB -100, -600
	MOV -1, <-30
	SUB 0, -100
	DJN 210, 60
	SUB -790, 0
	JMP @-12, #300
	SUB -790, 0
	SUB -7, @-121
	SUB -7, @-121
	SLT @-127, 100
	SUB -790, 0
	SUB <121, 106
	SUB <121, 106
	SUB -1, <-30
	SUB -790, 0
	SUB 0, -100
	SUB @97, -6
	JMP 0, #-100
	ADD #12, @200
	SUB -7, <-121
	SPL 0, #2
	JMP 0, #-100
	DJN 210, 60
	SPL 0, #2
	MOV -1, <-30
	SPL 0, #2
