<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="MSS_ESM" id="MSS_ESM">
  
  
  <register acronym="ESMIEPSR1" description="ESM Enable ERROR Pin Action/Response Register 1" id="ESMIEPSR1" offset="0x0" width="32">
    
  <bitfield begin="31" description="Enable ERROR Pin Action/Response on Group 1. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Failure on channel x has no influence on ERROR pin. Write: Leaves the bit and the corresponding clear bit in the ESMIEPCR1 register unchanged. 1 Read: Failure on channel x has influence on ERROR pin. Write: Enables failure influence on ERROR pin and sets the corresponding clear bit in the ESMIEPCR1 register." end="0" id="IEPSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIEPCR1" description="ESM Disable ERROR Pin Action/Response Register 1" id="ESMIEPCR1" offset="0x4" width="32">
    
  <bitfield begin="31" description="Disable ERROR Pin Action/Response on Group 1. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Failure on channel x has no influence on ERROR pin. Write: Leaves the bit and the corresponding set bit in the ESMIEPSR1 register unchanged. 1 Read: Failure on channel x has influence on ERROR pin. Write: Disables failure influence on ERROR pin and clears the corresponding set bit in the ESMIEPSR1 register." end="0" id="IEPCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIESR1" description="ESM Interrupt Enable Set/Status Register 1" id="ESMIESR1" offset="0x8" width="32">
    
  <bitfield begin="31" description="Set interrupt Enable Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt is disabled. Write: Leaves the bit and the corresponding clear bit in the ESMIECR1 register unchanged. 1 Read: Interrupt is enabled. Write: Enables interrupt and sets the corresponding clear bit in the ESMIECR1 register." end="0" id="INTENSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIECR1" description="ESM Interrupt Enable Clear/Status Register 1" id="ESMIECR1" offset="0xC" width="32">
    
  <bitfield begin="31" description="Clear Interrupt Enable Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt is disabled. Write: Leaves the bit and the corresponding set bit in the ESMIESR1 register unchanged. 1 Read: Interrupt is enabled. Write: Disables interrupt and clears the corresponding set bit in the ESMIESR1 register." end="0" id="INTENCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMILSR1" description="Interrupt Level Set/Status Register 1" id="ESMILSR1" offset="0x10" width="32">
    
  <bitfield begin="31" description="Set Interrupt Priority Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt of channel x is mapped to low level interrupt line. Write: Leaves the bit and the corresponding clear bit in the ESMILCR1 register unchanged. 1 Read: Interrupt of channel x is mapped to high level interrupt line. Write: Maps interrupt of channel x to high level interrupt line and sets the corresponding clear bit in the ESMILCR1 register." end="0" id="INTLVLSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMILCR1" description="Interrupt Level Clear/Status Register 1" id="ESMILCR1" offset="0x14" width="32">
    
  <bitfield begin="31" description="Clear Interrupt Priority. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt of channel x is mapped to low level interrupt line. Write: Leaves the bit and the corresponding set bit in the ESMILSR1 register unchanged. 1 Read: Interrupt of channel x is mapped to high level interrupt line. Write: Maps interrupt of channel x to low level interrupt line and clears the corresponding set bit in the ESMILSR1 register." end="0" id="INTLVLCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMSR1" description="ESM Status Register 1" id="ESMSR1" offset="0x18" width="32">
    
  <bitfield begin="31" description="Error Status Flag. Provides status information on a pending error. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: No error occurred; no interrupt is pending. Write: Leaves the bit unchanged. 1 Read: Error occurred; interrupt is pending. Write: Clears the bit. Note: After nRST, if one of these flags are set and the corresponding interrupt are enabled, the interrupt service routine will be called." end="0" id="ESF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMSR2" description="ESM Status Register 2" id="ESMSR2" offset="0x1C" width="32">
    
  <bitfield begin="31" description="Error Status Flag. Provides status information on a pending error. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: No error occurred; no interrupt is pending. Write: Leaves the bit unchanged. 1 Read: Error occurred; interrupt is pending. Write: Clears the bit. ESMSSR2 is not impacted by this action. Note: In normal operation the flag gets cleared when reading the appropriate vector in the ESMIOFFHR offset register. Reading ESMIOFFHR will not clear the ESMSR1 and the shadow register ESMSSR2." end="0" id="ESF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMSR3" description="ESM Status Register 3" id="ESMSR3" offset="0x20" width="32">
    
  <bitfield begin="31" description="Error Status Flag. Provides status information on a pending error. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: No error occurred. Write: Leaves the bit unchanged. 1 Read: Error occurred. Write: Clears the bit." end="0" id="ESF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMEPSR" description="ESM ERROR Pin Status Register" id="ESMEPSR" offset="0x24" width="32">
    
  <bitfield begin="31" description="Read returns 0. Writes have no effect." end="1" id="RESERVED" rwaccess="RW" width="31"></bitfield>
    
  <bitfield begin="0" description="ERROR Pin Status Flag. Provides status information for the ERROR Pin. Read/Write in User and Privileged mode. 0 Read: ERROR Pin is low (active) if any error has occurred. Write: Writes have no effect. 1 Read: ERROR Pin is high if no error has occurred. Write: Writes have no effect. Note: This flag will be set to 1 after PORRST. The value will be unchanged after nRST. The ERROR pin status remains un-changed during after nRST." end="0" id="EPSF" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ESMIOFFHR" description="ESM Interrupt Offset High Register" id="ESMIOFFHR" offset="0x28" width="32">
    
  <bitfield begin="31" description="Read returns 0. Writes have no effect." end="9" id="RESERVED" rwaccess="RW" width="23"></bitfield>
    
  <bitfield begin="8" description="Offset High Level Interrupt. This vector gives the channel number of the highest pending interrupt request for the high level interrupt line. Interrupts of error Group2 have higher priority than interrupts of error Group1. Inside a group, channel 0 has highest priority and channel 31 has lowest priority. User and privileged mode (read): Returns number of pending interrupt with the highest priority for the high level interrupt line. 0 No pending interrupt. 1h Interrupt pending for channel 0, error Group1. ... 20h Interrupt pending for channel 31, error Group1. 21h Interrupt pending for channel 0, error Group2. ... 40h Interrupt pending for channel 31, error Group2. 41h Interrupt pending for channel 32, error Group1. ... 60h Interrupt pending for channel 63, error Group1. Note: Reading the interrupt vector will clear the corresponding flag in the ESMSR2 register; will not clear ESMSR1 and ESMSSR2 and the offset register gets updated. User and privileged mode (write): Writes have no effect." end="0" id="INTOFFH" rwaccess="RW" width="9"></bitfield>
  </register>
  
  
  <register acronym="ESMIOFFLR" description="ESM Interrupt Offset Low Register" id="ESMIOFFLR" offset="0x2C" width="32">
    
  <bitfield begin="31" description="Read returns 0. Writes have no effect." end="8" id="RESERVED" rwaccess="RW" width="24"></bitfield>
    
  <bitfield begin="7" description="Offset Low Level Interrupt. This vector gives the channel number of the highest pending interrupt request for the low level interrupt line. Inside a group, channel 0 has highest priority and channel 31 has lowest priority. User and privileged mode (read): Returns number of pending interrupt with the highest priority for the low level interrupt line. 0 No pending interrupt. 1h Interrupt pending for channel 0, error Group1. ... 20h Interrupt pending for channel 31, error Group1. 21h Interrupt pending for channel 32, error Group1. ... 60h Interrupt pending for channel 63, error Group1. Note: Reading the interrupt vector will not clear the corresponding flag in the ESMSR1 register. Group2 interrupts are fixed to the high level interrupt line only. User and privileged mode (write): Writes have no effect." end="0" id="INTOFFL" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="ESMLTCR" description="ESM Low-Time Counter Register" id="ESMLTCR" offset="0x30" width="32">
    
  <bitfield begin="31" description="Read returns 0. Writes have no effect." end="16" id="RESERVED" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="ERROR Pin Low-Time Counter 16bit pre-loadable down-counter to control low-time of ERROR pin. The low-time counter is triggered by the peripheral clock (VCLK). Note: Low time counter is set to the default preload value of the ESMLTCPR in the following cases: 1. Reset (power on reset or warm reset) 2. An error occurs 3. User forces an error" end="0" id="LTCP" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="ESMLTCPR" description="ESM Low-Time Counter Preload Register" id="ESMLTCPR" offset="0x34" width="32">
    
  <bitfield begin="31" description="Read returns 0. Writes have no effect." end="16" id="RESERVED" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="ERROR Pin Low-Time Counter Pre-load Value 16bit pre-load value for the ERROR pin low-time counter. Note: Only LTCP.15 and LTCP.14 are configurable (privileged mode write)." end="0" id="LTCP" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="ESMEKR" description="ESM Error Key Register" id="ESMEKR" offset="0x38" width="32">
    
  <bitfield begin="31" description="Read returns 0. Writes have no effect." end="4" id="RESERVED" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="Error Key. The key to reset the ERROR pin or to force an error on the ERROR pin. User and privileged mode (read): Returns current value of the EKEY. Privileged mode (write): 0 Activates normal mode (recommended default mode). Ah Forces error on ERROR pin. 5h The ERROR pin set to high when the low time counter (LTC) has completed; then the EKEY bit will switch back to normal mode (EKEY = 0000) All other values Activates normal mode." end="0" id="EKEY" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ESMSSR2" description="ESM Status Shadow Register 2" id="ESMSSR2" offset="0x3C" width="32">
    
  <bitfield begin="31" description="Error Status Flag. Shadow register for status information on pending error. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: No error occurred. Write: Leaves the bit unchanged. 1 Read: Error occurred. Write: Clears the bit. ESMSR2 is not impacted by this action. Note: Errors are stored until they are cleared by the software or at power-on reset (PORRST)." end="0" id="ESF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIEPSR4" description="ESM Enable ERROR Pin Action/Response Register 4" id="ESMIEPSR4" offset="0x40" width="32">
    
  <bitfield begin="31" description="Enable ERROR Pin Action/Response on Group 1. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Failure on channel x has no influence on ERROR pin. Write: Leaves the bit and the corresponding clear bit in the ESMIEPCR4 register unchanged. 1 Read: Failure on channel x has influence on ERROR pin. Write: Enables failure influence on ERROR pin and sets the corresponding clear bit in the ESMIEPCR4 register." end="0" id="IEPSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIEPCR4" description="ESM Disable ERROR Pin Action/Response Register 4" id="ESMIEPCR4" offset="0x44" width="32">
    
  <bitfield begin="31" description="Disable ERROR Pin Action/Response on Group 1. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Failure on channel x has no influence on ERROR pin. Write: Leaves the bit and the corresponding set bit in the ESMIEPSR4 register unchanged. 1 Read: Failure on channel x has influence on ERROR pin. Write: Disables failure influence on ERROR pin and clears the corresponding set bit in the ESMIEPSR4 register." end="0" id="IEPCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIESR4" description="ESM Interrupt Enable Set/Status Register 4" id="ESMIESR4" offset="0x48" width="32">
    
  <bitfield begin="31" description="Set interrupt Enable Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt is disabled. Write: Leaves the bit and the corresponding clear bit in the ESMIECR4 register unchanged. 1 Read: Interrupt is enabled. Write: Enables interrupt and sets the corresponding clear bit in the ESMIECR4 register." end="0" id="INTENSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIECR4" description="ESM Interrupt Enable Clear/Status Register 4" id="ESMIECR4" offset="0x4C" width="32">
    
  <bitfield begin="31" description="Clear Interrupt Enable Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt is disabled. Write: Leaves the bit and the corresponding set bit in the ESMIESR4 register unchanged. 1 Read: Interrupt is enabled. Write: Disables interrupt and clears the corresponding set bit in the ESMIESR4 register." end="0" id="INTENCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMILSR4" description="Interrupt Level Set/Status Register 4" id="ESMILSR4" offset="0x50" width="32">
    
  <bitfield begin="31" description="Set Interrupt Priority Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt of channel x is mapped to low level interrupt line. Write: Leaves the bit and the corresponding clear bit in the ESMILCR4 register unchanged. 1 Read: Interrupt of channel x is mapped to high level interrupt line. Write: Maps interrupt of channel x to high level interrupt line and sets the corresponding clear bit in the ESMILCR4 register." end="0" id="INTLVLSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMILCR4" description="Interrupt Level Clear/Status Register 4" id="ESMILCR4" offset="0x54" width="32">
    
  <bitfield begin="31" description="Clear Interrupt Priority. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt of channel x is mapped to low level interrupt line. Write: Leaves the bit and the corresponding set bit in the ESMILSR4 register unchanged. 1 Read: Interrupt of channel x is mapped to high level interrupt line. Write: Maps interrupt of channel x to low level interrupt line and clears the corresponding set bit in the ESMILSR4 register." end="0" id="INTLVLCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMSR4" description="ESM Status Register 4" id="ESMSR4" offset="0x58" width="32">
    
  <bitfield begin="31" description="Error Status Flag. Provides status information on a pending error. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: No error occurred; no interrupt is pending. Write: Leaves the bit unchanged. 1 Read: Error occurred; interrupt is pending. Write: Clears the bit. Note: After nRST, if one of these flags are set and the corresponding interrupt are enabled, the interrupt service routine will be called." end="0" id="ESF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIEPSR7" description="ESM Enable ERROR Pin Action/Response Register 7" id="ESMIEPSR7" offset="0x80" width="32">
    
  <bitfield begin="31" description="Enable ERROR Pin Action/Response on Group 1. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Failure on channel x has no influence on ERROR pin. Write: Leaves the bit and the corresponding clear bit in the ESMIEPCR7 register unchanged. 1 Read: Failure on channel x has influence on ERROR pin. Write: Enables failure influence on ERROR pin and sets the corresponding clear bit in the ESMIEPCR7 register." end="0" id="IEPSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIEPCR7" description="ESM Disable ERROR Pin Action/Response Register 7" id="ESMIEPCR7" offset="0x84" width="32">
    
  <bitfield begin="31" description="Disable ERROR Pin Action/Response on Group 1. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Failure on channel x has no influence on ERROR pin. Write: Leaves the bit and the corresponding set bit in the ESMIEPSR7 register unchanged. 1 Read: Failure on channel x has influence on ERROR pin. Write: Disables failure influence on ERROR pin and clears the corresponding set bit in the ESMIEPSR7 register." end="0" id="IEPCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIESR7" description="ESM Interrupt Enable Set/Status Register 7" id="ESMIESR7" offset="0x88" width="32">
    
  <bitfield begin="31" description="Set interrupt Enable Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt is disabled. Write: Leaves the bit and the corresponding clear bit in the ESMIECR7 register unchanged. 1 Read: Interrupt is enabled. Write: Enables interrupt and sets the corresponding clear bit in the ESMIECR7 register." end="0" id="INTENSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIECR7" description="ESM Interrupt Enable Clear/Status Register 7" id="ESMIECR7" offset="0x8C" width="32">
    
  <bitfield begin="31" description="Clear Interrupt Enable Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt is disabled. Write: Leaves the bit and the corresponding set bit in the ESMIESR7 register unchanged. 1 Read: Interrupt is enabled. Write: Disables interrupt and clears the corresponding set bit in the ESMIESR7 register." end="0" id="INTENCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMILSR7" description="Interrupt Level Set/Status Register 7" id="ESMILSR7" offset="0x90" width="32">
    
  <bitfield begin="31" description="Set Interrupt Priority Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt of channel x is mapped to low level interrupt line. Write: Leaves the bit and the corresponding clear bit in the ESMILCR7 register unchanged. 1 Read: Interrupt of channel x is mapped to high level interrupt line. Write: Maps interrupt of channel x to high level interrupt line and sets the corresponding clear bit in the ESMILCR7 register." end="0" id="INTLVLSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMILCR7" description="Interrupt Level Clear/Status Register 7" id="ESMILCR7" offset="0x94" width="32">
    
  <bitfield begin="31" description="Clear Interrupt Priority. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt of channel x is mapped to low level interrupt line. Write: Leaves the bit and the corresponding set bit in the ESMILSR7 register unchanged. 1 Read: Interrupt of channel x is mapped to high level interrupt line. Write: Maps interrupt of channel x to low level interrupt line and clears the corresponding set bit in the ESMILSR7 register." end="0" id="INTLVLCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMSR7" description="ESM Status Register 7" id="ESMSR7" offset="0x98" width="32">
    
  <bitfield begin="31" description="Error Status Flag. Provides status information on a pending error. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: No error occurred; no interrupt is pending. Write: Leaves the bit unchanged. 1 Read: Error occurred; interrupt is pending. Write: Clears the bit. Note: After nRST, if one of these flags are set and the corresponding interrupt are enabled, the interrupt service routine will be called." end="0" id="ESF" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIEPSR10" description="ESM Enable ERROR Pin Action/Response Register 10" id="ESMIEPSR10" offset="0xC0" width="32">
    
  <bitfield begin="31" description="Enable ERROR Pin Action/Response on Group 1. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Failure on channel x has no influence on ERROR pin. Write: Leaves the bit and the corresponding clear bit in the ESMIEPCR10 register unchanged. 1 Read: Failure on channel x has influence on ERROR pin. Write: Enables failure influence on ERROR pin and sets the corresponding clear bit in the ESMIEPCR10 register." end="0" id="IEPSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIEPCR10" description="ESM Disable ERROR Pin Action/Response Register 10" id="ESMIEPCR10" offset="0xC4" width="32">
    
  <bitfield begin="31" description="Disable ERROR Pin Action/Response on Group 1. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Failure on channel x has no influence on ERROR pin. Write: Leaves the bit and the corresponding set bit in the ESMIEPSR10 register unchanged. 1 Read: Failure on channel x has influence on ERROR pin. Write: Disables failure influence on ERROR pin and clears the corresponding set bit in the ESMIEPSR10 register." end="0" id="IEPCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIESR10" description="ESM Interrupt Enable Set/Status Register 10" id="ESMIESR10" offset="0xC8" width="32">
    
  <bitfield begin="31" description="Set interrupt Enable Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt is disabled. Write: Leaves the bit and the corresponding clear bit in the ESMIECR10 register unchanged. 1 Read: Interrupt is enabled. Write: Enables interrupt and sets the corresponding clear bit in the ESMIECR10 register." end="0" id="INTENSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMIECR10" description="ESM Interrupt Enable Clear/Status Register 10" id="ESMIECR10" offset="0xCC" width="32">
    
  <bitfield begin="31" description="Clear Interrupt Enable Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt is disabled. Write: Leaves the bit and the corresponding set bit in the ESMIESR10 register unchanged. 1 Read: Interrupt is enabled. Write: Disables interrupt and clears the corresponding set bit in the ESMIESR10 register." end="0" id="INTENCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMILSR10" description="Interrupt Level Set/Status Register 10" id="ESMILSR10" offset="0xD0" width="32">
    
  <bitfield begin="31" description="Set Interrupt Priority Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt of channel x is mapped to low level interrupt line. Write: Leaves the bit and the corresponding clear bit in the ESMILCR10 register unchanged. 1 Read: Interrupt of channel x is mapped to high level interrupt line. Write: Maps interrupt of channel x to high level interrupt line and sets the corresponding clear bit in the ESMILCR10 register." end="0" id="INTLVLSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMILCR10" description="Interrupt Level Clear/Status Register 10" id="ESMILCR10" offset="0xD4" width="32">
    
  <bitfield begin="31" description="Clear Interrupt Priority. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: Interrupt of channel x is mapped to low level interrupt line. Write: Leaves the bit and the corresponding set bit in the ESMILSR10 register unchanged. 1 Read: Interrupt of channel x is mapped to high level interrupt line. Write: Maps interrupt of channel x to low level interrupt line and clears the corresponding set bit in the ESMILSR10 register." end="0" id="INTLVLCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ESMSR10" description="ESM Status Register 10" id="ESMSR10" offset="0xD8" width="32">
    
  <bitfield begin="31" description="Error Status Flag. Provides status information on a pending error. Read in User and Privileged mode. Write in Privileged mode only. 0 Read: No error occurred; no interrupt is pending. Write: Leaves the bit unchanged. 1 Read: Error occurred; interrupt is pending. Write: Clears the bit. Note: After nRST, if one of these flags are set and the corresponding interrupt are enabled, the interrupt service routine will be called." end="0" id="ESF" rwaccess="RW" width="32"></bitfield>
  </register>
</module>
