$date
	Fri Mar  1 17:45:12 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main $end
$var wire 1 ! clk_root $end
$var wire 1 " debug $end
$var wire 1 # pin10 $end
$var wire 1 $ pin11 $end
$var wire 1 % pin14_sdo $end
$var wire 1 & pin15_sdi $end
$var wire 1 ' pin16_sck $end
$var wire 1 ( pin17_ss $end
$var wire 1 ) pin1_usb_dp $end
$var wire 1 * pin23 $end
$var wire 1 + pin24 $end
$var wire 1 , pin2_usb_dn $end
$var wire 1 - pin3_clk_16mhz $end
$var wire 1 . pin7 $end
$var wire 1 / pin8 $end
$var wire 1 0 pin9 $end
$var wire 1 1 pinLED $end
$var wire 1 2 uart_rx $end
$var wire 1 3 rx_running $end
$var wire 1 4 row_latch $end
$var wire 4 5 row_address_active [3:0] $end
$var wire 4 6 row_address [3:0] $end
$var wire 3 7 rgb_enable [2:0] $end
$var wire 3 8 rgb2 [2:0] $end
$var wire 3 9 rgb1 [2:0] $end
$var wire 1 : ram_b_reset $end
$var wire 16 ; ram_b_data_out [15:0] $end
$var wire 1 < ram_b_clk_enable $end
$var wire 11 = ram_b_address [10:0] $end
$var wire 1 > ram_a_write_enable $end
$var wire 1 ? ram_a_reset $end
$var wire 8 @ ram_a_data_out [7:0] $end
$var wire 8 A ram_a_data_in [7:0] $end
$var wire 1 B ram_a_clk_enable $end
$var wire 12 C ram_a_address [11:0] $end
$var wire 16 D pixel_rgb565_top [15:0] $end
$var wire 16 E pixel_rgb565_bottom [15:0] $end
$var wire 1 F pin6 $end
$var wire 1 G pin5 $end
$var wire 1 H pin4 $end
$var wire 1 I pin22 $end
$var wire 1 J pin21 $end
$var wire 1 K pin20 $end
$var wire 1 L pin19 $end
$var wire 1 M pin18 $end
$var wire 1 N pin13 $end
$var wire 1 O pin12 $end
$var wire 1 P output_enable $end
$var wire 1 Q global_reset $end
$var wire 6 R column_address [5:0] $end
$var wire 1 S clk_pixel_load $end
$var wire 1 T clk_pixel $end
$var wire 1 U clk_matrix $end
$var wire 6 V brightness_mask [5:0] $end
$var wire 6 W brightness_enable [5:0] $end
$scope module clkdiv_matrix $end
$var wire 1 ! clk_in $end
$var wire 1 Q reset $end
$var reg 2 X clk_count [1:0] $end
$var reg 1 U clk_out $end
$upscope $end
$scope module ctrl $end
$var wire 1 ! clk_in $end
$var wire 1 ? ram_reset $end
$var wire 1 3 rx_running $end
$var wire 1 2 uart_rx $end
$var wire 1 Y uart_rx_running $end
$var wire 1 Z uart_rx_invalid $end
$var wire 8 [ uart_rx_data [7:0] $end
$var wire 1 Q reset $end
$var wire 8 \ ram_data_in [7:0] $end
$var wire 1 B ram_clk_enable $end
$var wire 12 ] cmd_line_addr [11:0] $end
$var reg 6 ^ brightness_enable [5:0] $end
$var reg 8 _ cmd_line_addr_col [7:0] $end
$var reg 5 ` cmd_line_addr_row [4:0] $end
$var reg 2 a cmd_line_state [1:0] $end
$var reg 1 b ram_access_start $end
$var reg 1 c ram_access_start_latch $end
$var reg 12 d ram_address [11:0] $end
$var reg 8 e ram_data_out [7:0] $end
$var reg 1 > ram_write_enable $end
$var reg 3 f rgb_enable [2:0] $end
$scope module timeout_cmd_line_write $end
$var wire 1 g clk_in $end
$var wire 1 h start $end
$var wire 2 i value [1:0] $end
$var wire 1 B running $end
$var wire 1 Q reset $end
$var reg 2 j counter [1:0] $end
$var reg 1 k start_latch $end
$upscope $end
$scope module urx $end
$var wire 1 ! clk_in $end
$var wire 1 l clkdiv_baudrate_reset $end
$var wire 1 2 rx_line $end
$var wire 1 m timeout_word_start $end
$var wire 1 Y rx_running $end
$var wire 1 Z rx_invalid $end
$var wire 8 n rx_data [7:0] $end
$var wire 1 Q reset $end
$var wire 1 o clk_baudrate $end
$var reg 9 p rx_bitstream [8:0] $end
$scope module clkdiv_baudrate $end
$var wire 1 ! clk_in $end
$var wire 1 l reset $end
$var reg 8 q clk_count [7:0] $end
$var reg 1 o clk_out $end
$upscope $end
$scope module timeout_word $end
$var wire 1 r clk_in $end
$var wire 1 m start $end
$var wire 4 s value [3:0] $end
$var wire 1 Y running $end
$var wire 1 Q reset $end
$var reg 4 t counter [3:0] $end
$var reg 1 u start_latch $end
$upscope $end
$upscope $end
$upscope $end
$scope module fb $end
$var wire 12 v PortAAddr [11:0] $end
$var wire 1 ! PortAClk $end
$var wire 1 B PortAClkEnable $end
$var wire 8 w PortADataIn [7:0] $end
$var wire 1 > PortAWriteEnable $end
$var wire 1 ! PortBClk $end
$var wire 16 x PortBDataIn [15:0] $end
$var wire 1 y PortBWriteEnable $end
$var wire 1 z clk_B $end
$var wire 1 { clk_a $end
$var wire 1 | clk_b $end
$var wire 16 } data_b_in [15:0] $end
$var wire 16 ~ data_b_out [15:0] $end
$var wire 16 !" data_a_out [15:0] $end
$var wire 16 "" data_a_in [15:0] $end
$var wire 13 #" addr_b [12:0] $end
$var wire 13 $" addr_a [12:0] $end
$var wire 1 : PortBReset $end
$var wire 16 %" PortBDataOut [15:0] $end
$var wire 1 < PortBClkEnable $end
$var wire 11 &" PortBAddr [10:0] $end
$var wire 1 Q PortAReset $end
$var wire 8 '" PortADataOut [7:0] $end
$scope module U1 $end
$var wire 26 (" PortAddr [25:0] $end
$var wire 2 )" PortClk [1:0] $end
$var wire 32 *" PortDataIn [31:0] $end
$var wire 2 +" PortReadEnable [1:0] $end
$var wire 2 ," PortReset [1:0] $end
$var wire 2 -" PortWriteEnable [1:0] $end
$var wire 2 ." Prm_ENABLE_OUTPUT_REG_PORT [1:0] $end
$var wire 2 /" Prm_ENABLE_WR_PORT [1:0] $end
$var wire 2 0" Prm_NOCHANGE [1:0] $end
$var wire 2 1" Prm_READ_FIRST [1:0] $end
$var wire 2 2" Prm_REGISTER_OUTPUT_PORT [1:0] $end
$var wire 2 3" Prm_REGISTER_RD_ADDR_PORT [1:0] $end
$var wire 2 4" Prm_RESET_OUTPUT_REG_PORT [1:0] $end
$var wire 2 5" Prm_WRITE_FIRST [1:0] $end
$var wire 2 6" WriteEnablePort [1:0] $end
$var wire 32 7" StoreDout [31:0] $end
$var wire 2 8" ResetOutputRegPort [1:0] $end
$var wire 32 9" PortDataOut [31:0] $end
$var wire 2 :" NOCHANGE [1:0] $end
$var wire 26 ;" MemAddrPort [25:0] $end
$var wire 2 <" EnableOutputRegPort [1:0] $end
$var reg 26 =" AddrRegPort [25:0] $end
$var reg 32 >" DataOutRegPort [31:0] $end
$scope begin GenBlock1 $end
$scope begin RAM_READ[0] $end
$upscope $end
$scope begin RAM_READ[1] $end
$upscope $end
$upscope $end
$scope begin GenBlock2 $end
$scope begin RAM_WRITE[0] $end
$upscope $end
$scope begin RAM_WRITE[1] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module fb_f $end
$var wire 1 ! clk_in $end
$var wire 16 ?" ram_data_in [15:0] $end
$var wire 1 : ram_reset $end
$var wire 4 @" row_address [3:0] $end
$var wire 1 Q reset $end
$var wire 1 < ram_clk_enable $end
$var wire 11 A" ram_address [10:0] $end
$var wire 1 S pixel_load_start $end
$var wire 4 B" pixel_load_counter [3:0] $end
$var wire 6 C" column_address [5:0] $end
$var reg 1 D" half_address $end
$var reg 16 E" rgb565_bottom [15:0] $end
$var reg 16 F" rgb565_top [15:0] $end
$scope module timeout_pixel_load $end
$var wire 1 ! clk_in $end
$var wire 2 G" value [1:0] $end
$var wire 1 S start $end
$var wire 1 < running $end
$var wire 1 Q reset $end
$var reg 2 H" counter [1:0] $end
$var reg 1 I" start_latch $end
$upscope $end
$upscope $end
$scope module matscan1 $end
$var wire 1 U clk_in $end
$var wire 1 T clk_pixel $end
$var wire 1 S clk_pixel_load $end
$var wire 1 J" state_advance $end
$var wire 1 4 row_latch $end
$var wire 1 Q reset $end
$var wire 1 P output_enable $end
$var wire 6 K" column_address [5:0] $end
$var wire 1 L" clk_state $end
$var wire 1 M" clk_pixel_load_en $end
$var wire 10 N" brightness_timeout [9:0] $end
$var wire 10 O" brightness_counter [9:0] $end
$var reg 6 P" brightness_mask [5:0] $end
$var reg 6 Q" brightness_mask_active [5:0] $end
$var reg 1 R" clk_pixel_en $end
$var reg 4 S" row_address [3:0] $end
$var reg 4 T" row_address_active [3:0] $end
$var reg 2 U" row_latch_state [1:0] $end
$var reg 2 V" state [1:0] $end
$scope module timeout_clk_pixel_load_en $end
$var wire 1 U clk_in $end
$var wire 1 L" start $end
$var wire 7 W" value [6:0] $end
$var wire 1 M" running $end
$var wire 1 Q reset $end
$var reg 7 X" counter [6:0] $end
$var reg 1 Y" start_latch $end
$upscope $end
$scope module timeout_column_address $end
$var wire 1 U clk_in $end
$var wire 1 L" start $end
$var wire 6 Z" value [5:0] $end
$var wire 1 [" running $end
$var wire 1 Q reset $end
$var reg 6 \" counter [5:0] $end
$var reg 1 ]" start_latch $end
$upscope $end
$scope module timeout_output_enable $end
$var wire 1 U clk_in $end
$var wire 1 ^" start $end
$var wire 10 _" value [9:0] $end
$var wire 1 P running $end
$var wire 1 Q reset $end
$var reg 10 `" counter [9:0] $end
$var reg 1 a" start_latch $end
$upscope $end
$upscope $end
$scope module px_bottom $end
$var wire 6 b" brightness_mask [5:0] $end
$var wire 16 c" pixel_rgb565 [15:0] $end
$var wire 3 d" rgb_enable [2:0] $end
$var wire 3 e" rgb_output [2:0] $end
$var wire 6 f" red [5:0] $end
$var wire 6 g" green [5:0] $end
$var wire 6 h" blue [5:0] $end
$scope module b_blue $end
$var wire 1 i" enable $end
$var wire 6 j" mask [5:0] $end
$var wire 1 k" out $end
$var wire 6 l" value [5:0] $end
$var wire 1 m" masked_value $end
$upscope $end
$scope module b_green $end
$var wire 1 n" enable $end
$var wire 6 o" mask [5:0] $end
$var wire 1 p" out $end
$var wire 6 q" value [5:0] $end
$var wire 1 r" masked_value $end
$upscope $end
$scope module b_red $end
$var wire 1 s" enable $end
$var wire 6 t" mask [5:0] $end
$var wire 1 u" out $end
$var wire 6 v" value [5:0] $end
$var wire 1 w" masked_value $end
$upscope $end
$scope module rgb $end
$var wire 16 x" rgb565 [15:0] $end
$var wire 6 y" red [5:0] $end
$var wire 6 z" green [5:0] $end
$var wire 6 {" blue [5:0] $end
$upscope $end
$upscope $end
$scope module px_top $end
$var wire 6 |" brightness_mask [5:0] $end
$var wire 16 }" pixel_rgb565 [15:0] $end
$var wire 3 ~" rgb_enable [2:0] $end
$var wire 3 !# rgb_output [2:0] $end
$var wire 6 "# red [5:0] $end
$var wire 6 ## green [5:0] $end
$var wire 6 $# blue [5:0] $end
$scope module b_blue $end
$var wire 1 %# enable $end
$var wire 6 &# mask [5:0] $end
$var wire 1 '# out $end
$var wire 6 (# value [5:0] $end
$var wire 1 )# masked_value $end
$upscope $end
$scope module b_green $end
$var wire 1 *# enable $end
$var wire 6 +# mask [5:0] $end
$var wire 1 ,# out $end
$var wire 6 -# value [5:0] $end
$var wire 1 .# masked_value $end
$upscope $end
$scope module b_red $end
$var wire 1 /# enable $end
$var wire 6 0# mask [5:0] $end
$var wire 1 1# out $end
$var wire 6 2# value [5:0] $end
$var wire 1 3# masked_value $end
$upscope $end
$scope module rgb $end
$var wire 16 4# rgb565 [15:0] $end
$var wire 6 5# red [5:0] $end
$var wire 6 6# green [5:0] $end
$var wire 6 7# blue [5:0] $end
$upscope $end
$upscope $end
$scope module timeout_global_reset $end
$var wire 1 ! clk_in $end
$var wire 1 8# reset $end
$var wire 1 9# start $end
$var wire 4 :# value [3:0] $end
$var wire 1 Q running $end
$var reg 4 ;# counter [3:0] $end
$var reg 1 <# start_latch $end
$upscope $end
$scope module usb_pll_inst $end
$var wire 1 =# BYPASS $end
$var wire 8 ># DYNAMICDELAY [7:0] $end
$var wire 1 ?# EXTFEEDBACK $end
$var wire 1 @# LATCHINPUTVALUE $end
$var wire 1 A# LOCK $end
$var wire 1 ! PLLOUTCORE $end
$var wire 1 B# PLLOUTGLOBAL $end
$var wire 1 - REFERENCECLK $end
$var wire 1 C# RESETB $end
$var wire 1 D# SCLK $end
$var wire 1 E# SDI $end
$var wire 1 F# SDO $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
zF#
zE#
zD#
1C#
zB#
zA#
z@#
z?#
bz >#
0=#
0<#
bx ;#
b1111 :#
19#
08#
bx 7#
bx 6#
bx 5#
bx 4#
x3#
bx 2#
x1#
bx 0#
1/#
x.#
bx -#
x,#
bx +#
1*#
x)#
bx (#
x'#
bx &#
1%#
bx $#
bx ##
bx "#
bx !#
b111 ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
xw"
bx v"
xu"
bx t"
1s"
xr"
bx q"
xp"
bx o"
1n"
xm"
bx l"
xk"
bx j"
1i"
bx h"
bx g"
bx f"
bx e"
b111 d"
bx c"
bx b"
0a"
bx `"
bx _"
1^"
0]"
bx \"
x["
b111111 Z"
0Y"
bx X"
b1000000 W"
b0 V"
b0 U"
bx T"
bx S"
xR"
bx Q"
bx P"
bx O"
bx N"
xM"
0L"
bx K"
xJ"
0I"
bx H"
b11 G"
bx F"
bx E"
xD"
bx C"
b0xx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
b11 <"
bx ;"
b11 :"
bx 9"
bx 8"
bx 7"
b0x 6"
b11 5"
b11 4"
b11 3"
b11 2"
b0 1"
b0 0"
b11 /"
b0 ."
b0x -"
bx ,"
bz +"
b0xxxxxxxx *"
bzx )"
bxzzxxxxxxxxxxxxz ("
bx '"
bx &"
bx %"
bxz $"
bxzz #"
b0xxxxxxxx ""
bx !"
bx ~
b0 }
x|
x{
zz
0y
b0 x
bx w
bx v
0u
bx t
b1001 s
xr
bx q
b0 p
xo
b0 n
xm
xl
0k
bx j
b10 i
0h
zg
b111 f
bx e
bx d
0c
0b
b0 a
b0 `
b0 _
b111111 ^
b1111110 ]
bx \
b0 [
1Z
xY
bx X
b111111 W
bx V
xU
xT
xS
bx R
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
bx E
bx D
bx C
xB
bx A
bx @
x?
x>
bx =
x<
bx ;
x:
bx 9
bx 8
b111 7
bx 6
bx 5
04
x3
z2
z1
x0
z/
z.
z-
z,
z+
z*
z)
z(
z'
z&
z%
0$
x#
z"
z!
$end
