{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460420342523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460420342526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 20:19:02 2016 " "Processing started: Mon Apr 11 20:19:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460420342526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460420342526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FOREX -c FOREX " "Command: quartus_map --read_settings_files=on --write_settings_files=off FOREX -c FOREX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460420342527 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1460420342913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AdjMat.sv 1 1 " "Found 1 design units, including 1 entities, in source file AdjMat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AdjMat " "Found entity 1: AdjMat" {  } { { "AdjMat.sv" "" { Text "/home/graham/Desktop/Shared/HFT/src/fpga/AdjMat.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460420343033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460420343033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VertMat.sv 1 1 " "Found 1 design units, including 1 entities, in source file VertMat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VertMat " "Found entity 1: VertMat" {  } { { "VertMat.sv" "" { Text "/home/graham/Desktop/Shared/HFT/src/fpga/VertMat.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460420343051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460420343051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE Container.sv(5) " "Verilog HDL Declaration information at Container.sv(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Container.sv" "" { Text "/home/graham/Desktop/Shared/HFT/src/fpga/Container.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1460420343066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Container.sv 1 1 " "Found 1 design units, including 1 entities, in source file Container.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Container " "Found entity 1: Container" {  } { { "Container.sv" "" { Text "/home/graham/Desktop/Shared/HFT/src/fpga/Container.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460420343068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460420343068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CycleDetect.sv 1 1 " "Found 1 design units, including 1 entities, in source file CycleDetect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CycleDetect " "Found entity 1: CycleDetect" {  } { { "CycleDetect.sv" "" { Text "/home/graham/Desktop/Shared/HFT/src/fpga/CycleDetect.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460420343085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460420343085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bellman.sv 1 1 " "Found 1 design units, including 1 entities, in source file Bellman.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bellman " "Found entity 1: Bellman" {  } { { "Bellman.sv" "" { Text "/home/graham/Desktop/Shared/HFT/src/fpga/Bellman.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460420343107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460420343107 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FOREX.sv 1 1 " "Using design file FOREX.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FOREX " "Found entity 1: FOREX" {  } { { "FOREX.sv" "" { Text "/home/graham/Desktop/Shared/HFT/src/fpga/FOREX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460420343225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1460420343225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FOREX " "Elaborating entity \"FOREX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460420343233 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "FOREX " "Entity \"FOREX\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1460420343237 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1460420343280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/graham/Desktop/Shared/HFT/src/fpga/output_files/FOREX.map.smsg " "Generated suppressed messages file /home/graham/Desktop/Shared/HFT/src/fpga/output_files/FOREX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1460420343334 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460420343426 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 11 20:19:03 2016 " "Processing ended: Mon Apr 11 20:19:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460420343426 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460420343426 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460420343426 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460420343426 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460420344053 ""}
