// This file was generated by the create_regs script
#define CMI_PASSWORD                                             0x5a000000
#define CMI_BASE                                                 0x7e802000
#define CMI_APB_ID                                               0x00636d69
#define CMI_CAM0                                                 HW_REGISTER_RW( 0x7e802000 ) 
   #define CMI_CAM0_MASK                                         0x0000003f
   #define CMI_CAM0_WIDTH                                        6
   #define CMI_CAM0_RESET                                        0000000000
      #define CMI_CAM0_RX1SRC_BITS                               5:4
      #define CMI_CAM0_RX1SRC_SET                                0x00000030
      #define CMI_CAM0_RX1SRC_CLR                                0xffffffcf
      #define CMI_CAM0_RX1SRC_MSB                                5
      #define CMI_CAM0_RX1SRC_LSB                                4
      #define CMI_CAM0_RX0SRC_BITS                               3:2
      #define CMI_CAM0_RX0SRC_SET                                0x0000000c
      #define CMI_CAM0_RX0SRC_CLR                                0xfffffff3
      #define CMI_CAM0_RX0SRC_MSB                                3
      #define CMI_CAM0_RX0SRC_LSB                                2
      #define CMI_CAM0_HSSRC_BITS                                1:0
      #define CMI_CAM0_HSSRC_SET                                 0x00000003
      #define CMI_CAM0_HSSRC_CLR                                 0xfffffffc
      #define CMI_CAM0_HSSRC_MSB                                 1
      #define CMI_CAM0_HSSRC_LSB                                 0
#define CMI_CAM1                                                 HW_REGISTER_RW( 0x7e802004 ) 
   #define CMI_CAM1_MASK                                         0x000003ff
   #define CMI_CAM1_WIDTH                                        10
   #define CMI_CAM1_RESET                                        0000000000
      #define CMI_CAM1_RX3SRC_BITS                               9:8
      #define CMI_CAM1_RX3SRC_SET                                0x00000300
      #define CMI_CAM1_RX3SRC_CLR                                0xfffffcff
      #define CMI_CAM1_RX3SRC_MSB                                9
      #define CMI_CAM1_RX3SRC_LSB                                8
      #define CMI_CAM1_RX2SRC_BITS                               7:6
      #define CMI_CAM1_RX2SRC_SET                                0x000000c0
      #define CMI_CAM1_RX2SRC_CLR                                0xffffff3f
      #define CMI_CAM1_RX2SRC_MSB                                7
      #define CMI_CAM1_RX2SRC_LSB                                6
      #define CMI_CAM1_RX1SRC_BITS                               5:4
      #define CMI_CAM1_RX1SRC_SET                                0x00000030
      #define CMI_CAM1_RX1SRC_CLR                                0xffffffcf
      #define CMI_CAM1_RX1SRC_MSB                                5
      #define CMI_CAM1_RX1SRC_LSB                                4
      #define CMI_CAM1_RX0SRC_BITS                               3:2
      #define CMI_CAM1_RX0SRC_SET                                0x0000000c
      #define CMI_CAM1_RX0SRC_CLR                                0xfffffff3
      #define CMI_CAM1_RX0SRC_MSB                                3
      #define CMI_CAM1_RX0SRC_LSB                                2
      #define CMI_CAM1_HSSRC_BITS                                1:0
      #define CMI_CAM1_HSSRC_SET                                 0x00000003
      #define CMI_CAM1_HSSRC_CLR                                 0xfffffffc
      #define CMI_CAM1_HSSRC_MSB                                 1
      #define CMI_CAM1_HSSRC_LSB                                 0
#define CMI_CAMTEST                                              HW_REGISTER_RW( 0x7e802008 ) 
   #define CMI_CAMTEST_MASK                                      0x0000001f
   #define CMI_CAMTEST_WIDTH                                     5
   #define CMI_CAMTEST_RESET                                     0000000000
      #define CMI_CAMTEST_ENAB_BITS                              4:4
      #define CMI_CAMTEST_ENAB_SET                               0x00000010
      #define CMI_CAMTEST_ENAB_CLR                               0xffffffef
      #define CMI_CAMTEST_ENAB_MSB                               4
      #define CMI_CAMTEST_ENAB_LSB                               4
      #define CMI_CAMTEST_SRC_BITS                               3:0
      #define CMI_CAMTEST_SRC_SET                                0x0000000f
      #define CMI_CAMTEST_SRC_CLR                                0xfffffff0
      #define CMI_CAMTEST_SRC_MSB                                3
      #define CMI_CAMTEST_SRC_LSB                                0
#define CMI_USBCTL                                               HW_REGISTER_RW( 0x7e802010 ) 
   #define CMI_USBCTL_MASK                                       0x00000040
   #define CMI_USBCTL_WIDTH                                      7
   #define CMI_USBCTL_RESET                                      0x00000040
      #define CMI_USBCTL_GATE_BITS                               6:6
      #define CMI_USBCTL_GATE_SET                                0x00000040
      #define CMI_USBCTL_GATE_CLR                                0xffffffbf
      #define CMI_USBCTL_GATE_MSB                                6
      #define CMI_USBCTL_GATE_LSB                                6
