//-----------------------------------------------------------------------------
// LSD Generator
//-----------------------------------------------------------------------------
// Perl Package        : LSD::generator::targetC (v1.1)
// LSD Source          : /home/p34x/p34x_chip/v_emouchel.priv.p34x_chip.registers/ipg_lsd/lsd_sys/source_32b/xml/reg_files/slice_control/slice_icu_registers_def.xml
// Register File Name  : SLICE_ICU_PDI_REGISTERS
// Register File Title : Registers Interrupt controller
// Register Width      : 32
// Note                : Doxygen compliant comments
//-----------------------------------------------------------------------------

#ifndef _SLICE_ICU_PDI_REGISTERS_H
#define _SLICE_ICU_PDI_REGISTERS_H

//! \defgroup SLICE_ICU_PDI_REGISTERS Register File SLICE_ICU_PDI_REGISTERS - Registers Interrupt controller
//! @{

//! Base Address of SLICE_ICU_PDI_REGISTERS
#define SLICE_ICU_PDI_REGISTERS_MODULE_BASE 0x00A4C000u

//! \defgroup SLICE_ICU_PDI_REGISTERS_IM0_ISR Register SLICE_ICU_PDI_REGISTERS_IM0_ISR - IM0 Interrupt Status Register
//! @{

//! Register Offset (relative)
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR 0x0
//! Register Offset (absolute) for 1st Instance SLICE_ICU_PDI_REGISTERS
#define SLICE_ICU_PDI_REGISTERS_SLICE_ICU_PDI_REGISTERS_IM0_ISR 0x00A4C000u

//! Register Reset Value
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_RST 0x00000000u

//! Field IR0 - Status of Interrupt Request GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR0_POS 0
//! Field IR0 - Status of Interrupt Request GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR0_MASK 0x1u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR0_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR0_ACTIVE 0x1

//! Field IR1 - Status of Interrupt Request PM
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR1_POS 1
//! Field IR1 - Status of Interrupt Request PM
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR1_MASK 0x2u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR1_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR1_ACTIVE 0x1

//! Field IR2 - Status of Interrupt Request MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR2_POS 2
//! Field IR2 - Status of Interrupt Request MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR2_MASK 0x4u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR2_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR2_ACTIVE 0x1

//! Field IR3 - Status of Interrupt Request External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR3_POS 3
//! Field IR3 - Status of Interrupt Request External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR3_MASK 0x8u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR3_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR3_ACTIVE 0x1

//! Field IR4 - Status of Interrupt Request External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR4_POS 4
//! Field IR4 - Status of Interrupt Request External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR4_MASK 0x10u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR4_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR4_ACTIVE 0x1

//! Field IR5 - Status of Interrupt Request SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR5_POS 5
//! Field IR5 - Status of Interrupt Request SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR5_MASK 0x20u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR5_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR5_ACTIVE 0x1

//! Field IR6 - Status of Interrupt Request USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR6_POS 6
//! Field IR6 - Status of Interrupt Request USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR6_MASK 0x40u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR6_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR6_ACTIVE 0x1

//! Field IR7 - Status of Interrupt Request Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR7_POS 7
//! Field IR7 - Status of Interrupt Request Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR7_MASK 0x80u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR7_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR7_ACTIVE 0x1

//! Field IR8 - Status of Interrupt Request CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR8_POS 8
//! Field IR8 - Status of Interrupt Request CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR8_MASK 0x100u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR8_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR8_ACTIVE 0x1

//! Field RES - Reserved ( previously DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_RES_POS 9
//! Field RES - Reserved ( previously DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_RES_MASK 0x200u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_RES_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_RES_ACTIVE 0x1

//! Field IR10 - Status of Interrupt Request Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR10_POS 10
//! Field IR10 - Status of Interrupt Request Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR10_MASK 0x400u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR10_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR10_ACTIVE 0x1

//! Field IR11 - Status of Interrupt Request RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR11_POS 11
//! Field IR11 - Status of Interrupt Request RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR11_MASK 0x800u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR11_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR11_ACTIVE 0x1

//! Field IR12 - Status of Interrupt Request Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR12_POS 12
//! Field IR12 - Status of Interrupt Request Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR12_MASK 0x1000u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR12_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_ISR_IR12_ACTIVE 0x1

//! @}

//! \defgroup SLICE_ICU_PDI_REGISTERS_IM0_IER_0 Register SLICE_ICU_PDI_REGISTERS_IM0_IER_0 - IM0 Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0 0x4
//! Register Offset (absolute) for 1st Instance SLICE_ICU_PDI_REGISTERS
#define SLICE_ICU_PDI_REGISTERS_SLICE_ICU_PDI_REGISTERS_IM0_IER_0 0x00A4C004u

//! Register Reset Value
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_RST 0x00000000u

//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR0_POS 0
//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR0_MASK 0x1u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR0_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR0_ACTIVE 0x1

//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR1_POS 1
//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR1_MASK 0x2u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR1_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR1_ACTIVE 0x1

//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR2_POS 2
//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR2_MASK 0x4u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR2_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR2_ACTIVE 0x1

//! Field IR3 - Interrupt Enable External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR3_POS 3
//! Field IR3 - Interrupt Enable External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR3_MASK 0x8u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR3_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR3_ACTIVE 0x1

//! Field IR4 - Interrupt Enable External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR4_POS 4
//! Field IR4 - Interrupt Enable External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR4_MASK 0x10u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR4_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR4_ACTIVE 0x1

//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR5_POS 5
//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR5_MASK 0x20u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR5_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR5_ACTIVE 0x1

//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR6_POS 6
//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR6_MASK 0x40u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR6_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR6_ACTIVE 0x1

//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR7_POS 7
//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR7_MASK 0x80u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR7_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR7_ACTIVE 0x1

//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR8_POS 8
//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR8_MASK 0x100u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR8_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR8_ACTIVE 0x1

//! Field IR9 - Reserved (removed DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR9_POS 9
//! Field IR9 - Reserved (removed DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR9_MASK 0x200u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR9_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR9_ACTIVE 0x1

//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR10_POS 10
//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR10_MASK 0x400u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR10_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR10_ACTIVE 0x1

//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR11_POS 11
//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR11_MASK 0x800u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR11_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR11_ACTIVE 0x1

//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR12_POS 12
//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR12_MASK 0x1000u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR12_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_0_IR12_ACTIVE 0x1

//! @}

//! \defgroup SLICE_ICU_PDI_REGISTERS_IM0_IER_1 Register SLICE_ICU_PDI_REGISTERS_IM0_IER_1 - IM0 Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1 0x8
//! Register Offset (absolute) for 1st Instance SLICE_ICU_PDI_REGISTERS
#define SLICE_ICU_PDI_REGISTERS_SLICE_ICU_PDI_REGISTERS_IM0_IER_1 0x00A4C008u

//! Register Reset Value
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_RST 0x00000000u

//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR0_POS 0
//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR0_MASK 0x1u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR0_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR0_ACTIVE 0x1

//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR1_POS 1
//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR1_MASK 0x2u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR1_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR1_ACTIVE 0x1

//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR2_POS 2
//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR2_MASK 0x4u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR2_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR2_ACTIVE 0x1

//! Field IR3 - Interrupt Enable External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR3_POS 3
//! Field IR3 - Interrupt Enable External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR3_MASK 0x8u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR3_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR3_ACTIVE 0x1

//! Field IR4 - Interrupt Enable External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR4_POS 4
//! Field IR4 - Interrupt Enable External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR4_MASK 0x10u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR4_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR4_ACTIVE 0x1

//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR5_POS 5
//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR5_MASK 0x20u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR5_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR5_ACTIVE 0x1

//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR6_POS 6
//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR6_MASK 0x40u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR6_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR6_ACTIVE 0x1

//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR7_POS 7
//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR7_MASK 0x80u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR7_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR7_ACTIVE 0x1

//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR8_POS 8
//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR8_MASK 0x100u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR8_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR8_ACTIVE 0x1

//! Field IR9 - Reserved (removed DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR9_POS 9
//! Field IR9 - Reserved (removed DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR9_MASK 0x200u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR9_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR9_ACTIVE 0x1

//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR10_POS 10
//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR10_MASK 0x400u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR10_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR10_ACTIVE 0x1

//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR11_POS 11
//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR11_MASK 0x800u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR11_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR11_ACTIVE 0x1

//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR12_POS 12
//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR12_MASK 0x1000u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR12_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_1_IR12_ACTIVE 0x1

//! @}

//! \defgroup SLICE_ICU_PDI_REGISTERS_IM0_IER_2 Register SLICE_ICU_PDI_REGISTERS_IM0_IER_2 - IM0 Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2 0xC
//! Register Offset (absolute) for 1st Instance SLICE_ICU_PDI_REGISTERS
#define SLICE_ICU_PDI_REGISTERS_SLICE_ICU_PDI_REGISTERS_IM0_IER_2 0x00A4C00Cu

//! Register Reset Value
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_RST 0x00000000u

//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR0_POS 0
//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR0_MASK 0x1u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR0_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR0_ACTIVE 0x1

//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR1_POS 1
//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR1_MASK 0x2u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR1_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR1_ACTIVE 0x1

//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR2_POS 2
//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR2_MASK 0x4u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR2_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR2_ACTIVE 0x1

//! Field IR3 - Interrupt Enable External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR3_POS 3
//! Field IR3 - Interrupt Enable External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR3_MASK 0x8u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR3_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR3_ACTIVE 0x1

//! Field IR4 - Interrupt Enable External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR4_POS 4
//! Field IR4 - Interrupt Enable External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR4_MASK 0x10u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR4_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR4_ACTIVE 0x1

//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR5_POS 5
//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR5_MASK 0x20u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR5_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR5_ACTIVE 0x1

//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR6_POS 6
//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR6_MASK 0x40u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR6_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR6_ACTIVE 0x1

//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR7_POS 7
//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR7_MASK 0x80u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR7_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR7_ACTIVE 0x1

//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR8_POS 8
//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR8_MASK 0x100u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR8_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR8_ACTIVE 0x1

//! Field IR9 - Reserved (removed DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR9_POS 9
//! Field IR9 - Reserved (removed DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR9_MASK 0x200u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR9_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR9_ACTIVE 0x1

//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR10_POS 10
//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR10_MASK 0x400u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR10_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR10_ACTIVE 0x1

//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR11_POS 11
//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR11_MASK 0x800u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR11_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR11_ACTIVE 0x1

//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR12_POS 12
//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR12_MASK 0x1000u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR12_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_2_IR12_ACTIVE 0x1

//! @}

//! \defgroup SLICE_ICU_PDI_REGISTERS_IM0_IER_3 Register SLICE_ICU_PDI_REGISTERS_IM0_IER_3 - IM0 Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3 0x10
//! Register Offset (absolute) for 1st Instance SLICE_ICU_PDI_REGISTERS
#define SLICE_ICU_PDI_REGISTERS_SLICE_ICU_PDI_REGISTERS_IM0_IER_3 0x00A4C010u

//! Register Reset Value
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_RST 0x00000000u

//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR0_POS 0
//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR0_MASK 0x1u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR0_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR0_ACTIVE 0x1

//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR1_POS 1
//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR1_MASK 0x2u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR1_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR1_ACTIVE 0x1

//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR2_POS 2
//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR2_MASK 0x4u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR2_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR2_ACTIVE 0x1

//! Field IR3 - Interrupt Enable External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR3_POS 3
//! Field IR3 - Interrupt Enable External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR3_MASK 0x8u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR3_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR3_ACTIVE 0x1

//! Field IR4 - Interrupt Enable External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR4_POS 4
//! Field IR4 - Interrupt Enable External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR4_MASK 0x10u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR4_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR4_ACTIVE 0x1

//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR5_POS 5
//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR5_MASK 0x20u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR5_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR5_ACTIVE 0x1

//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR6_POS 6
//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR6_MASK 0x40u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR6_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR6_ACTIVE 0x1

//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR7_POS 7
//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR7_MASK 0x80u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR7_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR7_ACTIVE 0x1

//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR8_POS 8
//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR8_MASK 0x100u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR8_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR8_ACTIVE 0x1

//! Field IR9 - Reserved (removed DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR9_POS 9
//! Field IR9 - Reserved (removed DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR9_MASK 0x200u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR9_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR9_ACTIVE 0x1

//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR10_POS 10
//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR10_MASK 0x400u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR10_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR10_ACTIVE 0x1

//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR11_POS 11
//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR11_MASK 0x800u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR11_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR11_ACTIVE 0x1

//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR12_POS 12
//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR12_MASK 0x1000u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR12_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_IER_3_IR12_ACTIVE 0x1

//! @}

//! \defgroup SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER Register SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER - IM0 EINT0 Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER 0x14
//! Register Offset (absolute) for 1st Instance SLICE_ICU_PDI_REGISTERS
#define SLICE_ICU_PDI_REGISTERS_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER 0x00A4C014u

//! Register Reset Value
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_RST 0x00000000u

//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR0_POS 0
//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR0_MASK 0x1u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR0_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR0_ACTIVE 0x1

//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR1_POS 1
//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR1_MASK 0x2u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR1_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR1_ACTIVE 0x1

//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR2_POS 2
//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR2_MASK 0x4u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR2_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR2_ACTIVE 0x1

//! Field IR3 - Reserved
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR3_POS 3
//! Field IR3 - Reserved
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR3_MASK 0x8u

//! Field IR4 - Interrupt Enable External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR4_POS 4
//! Field IR4 - Interrupt Enable External Interrupt 1
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR4_MASK 0x10u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR4_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR4_ACTIVE 0x1

//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR5_POS 5
//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR5_MASK 0x20u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR5_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR5_ACTIVE 0x1

//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR6_POS 6
//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR6_MASK 0x40u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR6_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR6_ACTIVE 0x1

//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR7_POS 7
//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR7_MASK 0x80u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR7_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR7_ACTIVE 0x1

//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR8_POS 8
//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR8_MASK 0x100u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR8_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR8_ACTIVE 0x1

//! Field IR9 - Reserved (was DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR9_POS 9
//! Field IR9 - Reserved (was DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR9_MASK 0x200u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR9_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR9_ACTIVE 0x1

//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR10_POS 10
//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR10_MASK 0x400u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR10_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR10_ACTIVE 0x1

//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR11_POS 11
//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR11_MASK 0x800u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR11_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR11_ACTIVE 0x1

//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR12_POS 12
//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR12_MASK 0x1000u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR12_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT0_IER_IR12_ACTIVE 0x1

//! @}

//! \defgroup SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER Register SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER - IM0 EINT1 Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER 0x18
//! Register Offset (absolute) for 1st Instance SLICE_ICU_PDI_REGISTERS
#define SLICE_ICU_PDI_REGISTERS_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER 0x00A4C018u

//! Register Reset Value
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_RST 0x00000000u

//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR0_POS 0
//! Field IR0 - Interrupt Enable GPHY
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR0_MASK 0x1u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR0_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR0_ACTIVE 0x1

//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR1_POS 1
//! Field IR1 - Interrupt Enable PM
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR1_MASK 0x2u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR1_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR1_ACTIVE 0x1

//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR2_POS 2
//! Field IR2 - Interrupt Enable MGE
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR2_MASK 0x4u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR2_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR2_ACTIVE 0x1

//! Field IR3 - Interrupt Enable External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR3_POS 3
//! Field IR3 - Interrupt Enable External Interrupt 0
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR3_MASK 0x8u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR3_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR3_ACTIVE 0x1

//! Field IR4 - Reserved
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR4_POS 4
//! Field IR4 - Reserved
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR4_MASK 0x10u

//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR5_POS 5
//! Field IR5 - Interrupt Enable SGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR5_MASK 0x20u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR5_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR5_ACTIVE 0x1

//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR6_POS 6
//! Field IR6 - Interrupt Enable USXGMII
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR6_MASK 0x40u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR6_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR6_ACTIVE 0x1

//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR7_POS 7
//! Field IR7 - Interrupt Enable Temperature Sensor
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR7_MASK 0x80u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR7_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR7_ACTIVE 0x1

//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR8_POS 8
//! Field IR8 - Interrupt Enable CDB
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR8_MASK 0x100u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR8_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR8_ACTIVE 0x1

//! Field IR9 - Removed (was DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR9_POS 9
//! Field IR9 - Removed (was DCDC)
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR9_MASK 0x200u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR9_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR9_ACTIVE 0x1

//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR10_POS 10
//! Field IR10 - Interrupt Enable Wake-Up
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR10_MASK 0x400u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR10_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR10_ACTIVE 0x1

//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR11_POS 11
//! Field IR11 - Interrupt Enable RESERVED
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR11_MASK 0x800u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR11_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR11_ACTIVE 0x1

//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR12_POS 12
//! Field IR12 - Interrupt Enable Timestamp
#define SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR12_MASK 0x1000u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR12_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM0_EINT1_IER_IR12_ACTIVE 0x1

//! @}

//! \defgroup SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF Register SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF - EIU External Interrupt Controller Register
//! @{

//! Register Offset (relative)
#define SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF 0x1C
//! Register Offset (absolute) for 1st Instance SLICE_ICU_PDI_REGISTERS
#define SLICE_ICU_PDI_REGISTERS_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF 0x00A4C01Cu

//! Register Reset Value
#define SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_RST 0x00000000u

//! Field EIN0 - External Interrupt Input EINT0
#define SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN0_POS 0
//! Field EIN0 - External Interrupt Input EINT0
#define SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN0_MASK 0x7u
//! Constant EDGELEVEL - Edge/Level Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN0_EDGELEVEL 0x0
//! Constant RISING_EDGE - Rising Edge
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN0_RISING_EDGE 0x1
//! Constant FALLING_EDGE - Falling Edge
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN0_FALLING_EDGE 0x2
//! Constant RISINGFALLING_EDGE - Rising/Falling Edge
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN0_RISINGFALLING_EDGE 0x3
//! Constant RESERVED - Reserved
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN0_RESERVED 0x4
//! Constant HIGH_LEVEL - High Level
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN0_HIGH_LEVEL 0x5
//! Constant LOW_LEVEL - Low Level
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN0_LOW_LEVEL 0x6
//! Constant RES - Res
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN0_RES 0x7

//! Field EIN1 - External Interrupt Input EINT1
#define SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN1_POS 4
//! Field EIN1 - External Interrupt Input EINT1
#define SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN1_MASK 0x70u
//! Constant EDGELEVEL - Edge/Level Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN1_EDGELEVEL 0x0
//! Constant RISING_EDGE - Rising Edge
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN1_RISING_EDGE 0x1
//! Constant FALLING_EDGE - Falling Edge
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN1_FALLING_EDGE 0x2
//! Constant RISINGFALLING_EDGE - Rising/Falling Edge
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN1_RISINGFALLING_EDGE 0x3
//! Constant RESERVED - Reserved
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN1_RESERVED 0x4
//! Constant HIGH_LEVEL - High Level
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN1_HIGH_LEVEL 0x5
//! Constant LOW_LEVEL - Low Level
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN1_LOW_LEVEL 0x6
//! Constant RES - Res
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EIN1_RES 0x7

//! Field EOUT0 - External Interrupt Output EINT0
#define SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EOUT0_POS 8
//! Field EOUT0 - External Interrupt Output EINT0
#define SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EOUT0_MASK 0x100u
//! Constant HIGH_LEVEL - High Level
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EOUT0_HIGH_LEVEL 0x0
//! Constant LOW_LEVEL - Low Level
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EOUT0_LOW_LEVEL 0x1

//! Field EOUT1 - External Interrupt Output EINT1
#define SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EOUT1_POS 9
//! Field EOUT1 - External Interrupt Output EINT1
#define SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EOUT1_MASK 0x200u
//! Constant HIGH_LEVEL - High Level
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EOUT1_HIGH_LEVEL 0x0
//! Constant LOW_LEVEL - Low Level
#define CONST_SLICE_ICU_PDI_REGISTERS_EIU_EXIN_CONF_EOUT1_LOW_LEVEL 0x1

//! @}

//! \defgroup SLICE_ICU_PDI_REGISTERS_IM2_ISR Register SLICE_ICU_PDI_REGISTERS_IM2_ISR - IM2 Interrupt Status Register
//! @{

//! Register Offset (relative)
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR 0x20
//! Register Offset (absolute) for 1st Instance SLICE_ICU_PDI_REGISTERS
#define SLICE_ICU_PDI_REGISTERS_SLICE_ICU_PDI_REGISTERS_IM2_ISR 0x00A4C020u

//! Register Reset Value
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR_RST 0x00000000u

//! Field IR0 - Status of Interrupt Request MRI TS
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR0_POS 0
//! Field IR0 - Status of Interrupt Request MRI TS
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR0_MASK 0x1u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR0_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR0_ACTIVE 0x1

//! Field IR1 - Status of Interrupt Request LPI
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR1_POS 1
//! Field IR1 - Status of Interrupt Request LPI
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR1_MASK 0x2u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR1_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR1_ACTIVE 0x1

//! Field IR2 - Status of Interrupt Request MCI
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR2_POS 2
//! Field IR2 - Status of Interrupt Request MCI
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR2_MASK 0x4u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR2_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR2_ACTIVE 0x1

//! Field IR3 - Packet Manager Timestamp FIFO full
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR3_POS 3
//! Field IR3 - Packet Manager Timestamp FIFO full
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR3_MASK 0x8u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR3_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR3_ACTIVE 0x1

//! Field IR4 - MACsec Interrupt
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR4_POS 4
//! Field IR4 - MACsec Interrupt
#define SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR4_MASK 0x10u
//! Constant INACTIVE - Inactive
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR4_INACTIVE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_ISR_IR4_ACTIVE 0x1

//! @}

//! \defgroup SLICE_ICU_PDI_REGISTERS_IM2_IER Register SLICE_ICU_PDI_REGISTERS_IM2_IER - IM2 Interrupt Enable Register
//! @{

//! Register Offset (relative)
#define SLICE_ICU_PDI_REGISTERS_IM2_IER 0x24
//! Register Offset (absolute) for 1st Instance SLICE_ICU_PDI_REGISTERS
#define SLICE_ICU_PDI_REGISTERS_SLICE_ICU_PDI_REGISTERS_IM2_IER 0x00A4C024u

//! Register Reset Value
#define SLICE_ICU_PDI_REGISTERS_IM2_IER_RST 0x00000000u

//! Field IR0 - Interrupt Enable MRI TS
#define SLICE_ICU_PDI_REGISTERS_IM2_IER_IR0_POS 0
//! Field IR0 - Interrupt Enable MRI TS
#define SLICE_ICU_PDI_REGISTERS_IM2_IER_IR0_MASK 0x1u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_IER_IR0_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_IER_IR0_ACTIVE 0x1

//! Field IR1 - Interrupt Enable LPI
#define SLICE_ICU_PDI_REGISTERS_IM2_IER_IR1_POS 1
//! Field IR1 - Interrupt Enable LPI
#define SLICE_ICU_PDI_REGISTERS_IM2_IER_IR1_MASK 0x2u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_IER_IR1_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_IER_IR1_ACTIVE 0x1

//! Field IR2 - Interrupt Enable MCI
#define SLICE_ICU_PDI_REGISTERS_IM2_IER_IR2_POS 2
//! Field IR2 - Interrupt Enable MCI
#define SLICE_ICU_PDI_REGISTERS_IM2_IER_IR2_MASK 0x4u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_IER_IR2_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_IER_IR2_ACTIVE 0x1

//! Field IR3 - Packet Manager Timestamp FIFO full
#define SLICE_ICU_PDI_REGISTERS_IM2_IER_IR3_POS 3
//! Field IR3 - Packet Manager Timestamp FIFO full
#define SLICE_ICU_PDI_REGISTERS_IM2_IER_IR3_MASK 0x8u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_IER_IR3_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_IER_IR3_ACTIVE 0x1

//! Field IR4 - MACsec Interrupt
#define SLICE_ICU_PDI_REGISTERS_IM2_IER_IR4_POS 4
//! Field IR4 - MACsec Interrupt
#define SLICE_ICU_PDI_REGISTERS_IM2_IER_IR4_MASK 0x10u
//! Constant DISABLE - Disable
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_IER_IR4_DISABLE 0x0
//! Constant ACTIVE - Active
#define CONST_SLICE_ICU_PDI_REGISTERS_IM2_IER_IR4_ACTIVE 0x1

//! @}

//! @}

#endif
