

================================================================
== Vitis HLS Report for 'v_hscaler'
================================================================
* Date:           Mon Aug 29 12:25:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  5.132 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+------+------------+----------+
    |   Latency (cycles)   |  Latency (absolute)  |      Interval     | Pipeline |
    |   min   |     max    |    min   |    max    |  min |     max    |   Type   |
    +---------+------------+----------+-----------+------+------------+----------+
    |     1128|  1073971216|  6.345 us|  6.041 sec|  1128|  1073971196|  dataflow|
    +---------+------------+----------+-----------+------+------------+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+
        |                            |                         |   Latency (cycles)   |   Latency (absolute)  |      Interval     | Pipeline|
        |          Instance          |          Module         |   min   |     max    |    min    |    max    |  min |     max    |   Type  |
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+
        |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |      422|     2084406|   2.374 us|  11.725 ms|   422|     2084406|       no|
        |Block_entry1_proc_U0        |Block_entry1_proc        |        0|           0|       0 ns|       0 ns|     0|           0|       no|
        |v_hcresampler_core_U0       |v_hcresampler_core       |        3|  1073971195|  16.875 ns|  6.041 sec|     3|  1073971195|       no|
        |hscale_core_polyphase_U0    |hscale_core_polyphase    |     1127|     2106391|   6.339 us|  11.848 ms|  1127|     2106391|       no|
        |Block_entry12_proc_U0       |Block_entry12_proc       |        0|           0|       0 ns|       0 ns|     0|           0|       no|
        |v_hcresampler_core_1_U0     |v_hcresampler_core_1     |        3|  1073971195|  16.875 ns|  6.041 sec|     3|  1073971195|       no|
        |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |      362|     2080090|   2.036 us|  11.701 ms|   362|     2080090|       no|
        +----------------------------+-------------------------+---------+------------+-----------+-----------+------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|     594|    408|    -|
|Instance         |        2|   18|    4384|   5223|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   18|    4982|   5687|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    8|       4|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+----+------+------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+-------------------------+---------+----+------+------+-----+
    |AXIvideo2MultiPixStream_U0  |AXIvideo2MultiPixStream  |        0|   0|   100|   441|    0|
    |Block_entry12_proc_U0       |Block_entry12_proc       |        0|   0|     3|    44|    0|
    |Block_entry1_proc_U0        |Block_entry1_proc        |        0|   0|     3|    31|    0|
    |CTRL_s_axi_U                |CTRL_s_axi               |        2|   0|   328|   372|    0|
    |MultiPixStream2AXIvideo_U0  |MultiPixStream2AXIvideo  |        0|   0|    56|   348|    0|
    |hscale_core_polyphase_U0    |hscale_core_polyphase    |        0|  18|  2609|  2454|    0|
    |v_hcresampler_core_U0       |v_hcresampler_core       |        0|   0|   593|   734|    0|
    |v_hcresampler_core_1_U0     |v_hcresampler_core_1     |        0|   0|   692|   799|    0|
    +----------------------------+-------------------------+---------+----+------+------+-----+
    |Total                       |                         |        2|  18|  4384|  5223|    0|
    +----------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |bPassThruHcr1_channel_U  |        0|  99|   0|    -|     2|    1|        2|
    |bPassThruHcr2_U          |        0|  99|   0|    -|     4|    1|        4|
    |stream_in_U              |        0|  99|   0|    -|    16|   24|      384|
    |stream_out_422_U         |        0|  99|   0|    -|    16|   24|      384|
    |stream_scaled_U          |        0|  99|   0|    -|    16|   24|      384|
    |stream_upsampled_U       |        0|  99|   0|    -|    16|   24|      384|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |Total                    |        0| 594|   0|    0|    70|   98|     1542|
    +-------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |AXIvideo2MultiPixStream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Block_entry12_proc_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |Block_entry1_proc_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |ap_idle                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                |       and|   0|  0|   2|           1|           1|
    |hscale_core_polyphase_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2MultiPixStream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry12_proc_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry1_proc_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    |ap_sync_hscale_core_polyphase_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                        |          |   0|  0|  20|          10|          10|
    +---------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Block_entry12_proc_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_Block_entry1_proc_U0_ap_ready        |   9|          2|    1|          2|
    |ap_sync_reg_hscale_core_polyphase_U0_ap_ready    |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  36|          8|    4|          8|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Block_entry12_proc_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_Block_entry1_proc_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_hscale_core_polyphase_U0_ap_ready    |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            |  4|   0|    4|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_AWADDR    |   in|   15|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|                   CTRL|         array|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|                   CTRL|         array|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_ARADDR    |   in|   15|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|                   CTRL|         array|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|                   CTRL|         array|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|                   CTRL|         array|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|                   CTRL|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|              v_hscaler|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|              v_hscaler|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|              v_hscaler|  return value|
|s_axis_video_TDATA   |   in|   24|        axis|  s_axis_video_V_data_V|       pointer|
|s_axis_video_TKEEP   |   in|    3|        axis|  s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB   |   in|    3|        axis|  s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER   |   in|    1|        axis|  s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST   |   in|    1|        axis|  s_axis_video_V_last_V|       pointer|
|s_axis_video_TID     |   in|    1|        axis|    s_axis_video_V_id_V|       pointer|
|s_axis_video_TDEST   |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TVALID  |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY  |  out|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|m_axis_video_TDATA   |  out|   24|        axis|  m_axis_video_V_data_V|       pointer|
|m_axis_video_TKEEP   |  out|    3|        axis|  m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB   |  out|    3|        axis|  m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER   |  out|    1|        axis|  m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST   |  out|    1|        axis|  m_axis_video_V_last_V|       pointer|
|m_axis_video_TID     |  out|    1|        axis|    m_axis_video_V_id_V|       pointer|
|m_axis_video_TDEST   |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TVALID  |  out|    1|        axis|  m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY  |   in|    1|        axis|  m_axis_video_V_dest_V|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%stream_in = alloca i64 1"   --->   Operation 13 'alloca' 'stream_in' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%stream_upsampled = alloca i64 1"   --->   Operation 14 'alloca' 'stream_upsampled' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%stream_scaled = alloca i64 1"   --->   Operation 15 'alloca' 'stream_scaled' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%stream_out_422 = alloca i64 1"   --->   Operation 16 'alloca' 'stream_out_422' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 17 [2/2] (1.55ns)   --->   "%call_ln144 = call void @AXIvideo2MultiPixStream, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %stream_in, i16 %Height, i16 %WidthIn, i8 %ColorMode" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:144]   --->   Operation 17 'call' 'call_ln144' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln144 = call void @AXIvideo2MultiPixStream, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %stream_in, i16 %Height, i16 %WidthIn, i8 %ColorMode" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:144]   --->   Operation 18 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 19 [1/1] (1.55ns)   --->   "%bPassThruHcr1_channel = call i1 @Block_entry1_proc, i8 %ColorMode"   --->   Operation 19 'call' 'bPassThruHcr1_channel' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 20 [2/2] (2.07ns)   --->   "%call_ln147 = call void @v_hcresampler_core, i24 %stream_in, i16 %Height, i16 %WidthIn, i1 %bPassThruHcr1_channel, i24 %stream_upsampled" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:147]   --->   Operation 20 'call' 'call_ln147' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln147 = call void @v_hcresampler_core, i24 %stream_in, i16 %Height, i16 %WidthIn, i1 %bPassThruHcr1_channel, i24 %stream_upsampled" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:147]   --->   Operation 21 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.06>
ST_6 : Operation 22 [2/2] (4.06ns)   --->   "%call_ln158 = call void @hscale_core_polyphase, i24 %stream_upsampled, i16 %Height, i16 %WidthIn, i16 %WidthOut, i16 %hfltCoeff, i9 %phasesH, i24 %stream_scaled" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:158]   --->   Operation 22 'call' 'call_ln158' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.52>
ST_7 : Operation 23 [1/1] (2.52ns)   --->   "%bPassThruHcr2 = call i1 @Block_entry12_proc, i8 %ColorModeOut"   --->   Operation 23 'call' 'bPassThruHcr2' <Predicate = true> <Delay = 2.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_7 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln158 = call void @hscale_core_polyphase, i24 %stream_upsampled, i16 %Height, i16 %WidthIn, i16 %WidthOut, i16 %hfltCoeff, i9 %phasesH, i24 %stream_scaled" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:158]   --->   Operation 24 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.07>
ST_8 : Operation 25 [2/2] (2.07ns)   --->   "%call_ln173 = call void @v_hcresampler_core.1, i24 %stream_scaled, i16 %Height, i16 %WidthOut, i1 %bPassThruHcr2, i24 %stream_out_422" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:173]   --->   Operation 25 'call' 'call_ln173' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln173 = call void @v_hcresampler_core.1, i24 %stream_scaled, i16 %Height, i16 %WidthOut, i1 %bPassThruHcr2, i24 %stream_out_422" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:173]   --->   Operation 26 'call' 'call_ln173' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.73>
ST_10 : Operation 27 [2/2] (1.73ns)   --->   "%call_ln186 = call void @MultiPixStream2AXIvideo, i24 %stream_out_422, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i16 %Height, i16 %WidthOut, i8 %ColorModeOut, i2 %mapComp" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:186]   --->   Operation 27 'call' 'call_ln186' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln186 = call void @MultiPixStream2AXIvideo, i24 %stream_out_422, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i16 %Height, i16 %WidthOut, i8 %ColorModeOut, i2 %mapComp" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:186]   --->   Operation 28 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 29 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln134 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_15" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:134]   --->   Operation 29 'specdataflowpipeline' 'specdataflowpipeline_ln134' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln66 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:66]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %s_axis_video_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %s_axis_video_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %s_axis_video_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_user_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_last_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_id_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_dest_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Height"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Height, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Height, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %WidthIn"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %WidthIn, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %WidthIn, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %WidthOut"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %WidthOut, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %WidthOut, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ColorMode"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ColorMode, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_24, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ColorMode, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %PixelRate"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %PixelRate, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %PixelRate, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ColorModeOut"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ColorModeOut, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ColorModeOut, void @empty_3, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %hfltCoeff, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %hfltCoeff, void @empty_18, i32 0, i32 0, void @empty_15, i32 1, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %hfltCoeff, i64 666, i64 207, i64 1"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %hfltCoeff"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %phasesH, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_25, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %phasesH, void @empty_18, i32 0, i32 0, void @empty_15, i32 1, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %phasesH, i64 666, i64 207, i64 1"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %phasesH"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_8, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %m_axis_video_V_data_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %m_axis_video_V_keep_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %m_axis_video_V_strb_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_user_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_last_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_id_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_video_V_dest_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @stream_in_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_in, i24 %stream_in"   --->   Operation 74 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_upsampled_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_upsampled, i24 %stream_upsampled"   --->   Operation 76 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_upsampled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_scaled_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_scaled, i24 %stream_scaled"   --->   Operation 78 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_scaled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @stream_out_422_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i24 %stream_out_422, i24 %stream_out_422"   --->   Operation 80 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_422, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%specstablecontent_ln128 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %Height, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:128]   --->   Operation 82 'specstablecontent' 'specstablecontent_ln128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specstablecontent_ln129 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %WidthIn, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:129]   --->   Operation 83 'specstablecontent' 'specstablecontent_ln129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%specstablecontent_ln130 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %WidthOut, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:130]   --->   Operation 84 'specstablecontent' 'specstablecontent_ln130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specstablecontent_ln131 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %PixelRate, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:131]   --->   Operation 85 'specstablecontent' 'specstablecontent_ln131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%specstablecontent_ln132 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ColorModeOut, void " [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:132]   --->   Operation 86 'specstablecontent' 'specstablecontent_ln132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln187 = ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:187]   --->   Operation 87 'ret' 'ret_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WidthIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WidthOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColorMode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PixelRate]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ColorModeOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hfltCoeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ phasesH]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mapComp]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stream_in                  (alloca              ) [ 0011111111111]
stream_upsampled           (alloca              ) [ 0011111111111]
stream_scaled              (alloca              ) [ 0011111111111]
stream_out_422             (alloca              ) [ 0011111111111]
call_ln144                 (call                ) [ 0000000000000]
bPassThruHcr1_channel      (call                ) [ 0000010000000]
call_ln147                 (call                ) [ 0000000000000]
bPassThruHcr2              (call                ) [ 0000000011000]
call_ln158                 (call                ) [ 0000000000000]
call_ln173                 (call                ) [ 0000000000000]
call_ln186                 (call                ) [ 0000000000000]
specdataflowpipeline_ln134 (specdataflowpipeline) [ 0000000000000]
spectopmodule_ln66         (spectopmodule       ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specmemcore_ln0            (specmemcore         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specmemcore_ln0            (specmemcore         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
empty                      (specchannel         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
empty_42                   (specchannel         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
empty_43                   (specchannel         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
empty_44                   (specchannel         ) [ 0000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000]
specstablecontent_ln128    (specstablecontent   ) [ 0000000000000]
specstablecontent_ln129    (specstablecontent   ) [ 0000000000000]
specstablecontent_ln130    (specstablecontent   ) [ 0000000000000]
specstablecontent_ln131    (specstablecontent   ) [ 0000000000000]
specstablecontent_ln132    (specstablecontent   ) [ 0000000000000]
ret_ln187                  (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Height">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Height"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="WidthIn">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthIn"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="WidthOut">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthOut"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ColorMode">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColorMode"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="PixelRate">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="PixelRate"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ColorModeOut">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColorModeOut"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="hfltCoeff">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hfltCoeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="phasesH">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phasesH"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="mapComp">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mapComp"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry1_proc"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hscale_core_polyphase"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry12_proc"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core.1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MultiPixStream2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_upsampled_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_scaled_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_422_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="stream_in_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_in/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="stream_upsampled_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_upsampled/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="stream_scaled_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_scaled/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="stream_out_422_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_out_422/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_AXIvideo2MultiPixStream_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="0" index="3" bw="3" slack="0"/>
<pin id="155" dir="0" index="4" bw="1" slack="0"/>
<pin id="156" dir="0" index="5" bw="1" slack="0"/>
<pin id="157" dir="0" index="6" bw="1" slack="0"/>
<pin id="158" dir="0" index="7" bw="1" slack="0"/>
<pin id="159" dir="0" index="8" bw="24" slack="1"/>
<pin id="160" dir="0" index="9" bw="16" slack="0"/>
<pin id="161" dir="0" index="10" bw="16" slack="0"/>
<pin id="162" dir="0" index="11" bw="8" slack="0"/>
<pin id="163" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln144/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="bPassThruHcr1_channel_Block_entry1_proc_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="bPassThruHcr1_channel/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_v_hcresampler_core_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="24" slack="3"/>
<pin id="184" dir="0" index="2" bw="16" slack="0"/>
<pin id="185" dir="0" index="3" bw="16" slack="0"/>
<pin id="186" dir="0" index="4" bw="1" slack="0"/>
<pin id="187" dir="0" index="5" bw="24" slack="3"/>
<pin id="188" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_hscale_core_polyphase_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="24" slack="5"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="0" index="3" bw="16" slack="0"/>
<pin id="198" dir="0" index="4" bw="16" slack="0"/>
<pin id="199" dir="0" index="5" bw="16" slack="0"/>
<pin id="200" dir="0" index="6" bw="9" slack="0"/>
<pin id="201" dir="0" index="7" bw="24" slack="5"/>
<pin id="202" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln158/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bPassThruHcr2_Block_entry12_proc_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="bPassThruHcr2/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_v_hcresampler_core_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="24" slack="7"/>
<pin id="218" dir="0" index="2" bw="16" slack="0"/>
<pin id="219" dir="0" index="3" bw="16" slack="0"/>
<pin id="220" dir="0" index="4" bw="1" slack="1"/>
<pin id="221" dir="0" index="5" bw="24" slack="7"/>
<pin id="222" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln173/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_MultiPixStream2AXIvideo_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="24" slack="9"/>
<pin id="229" dir="0" index="2" bw="24" slack="0"/>
<pin id="230" dir="0" index="3" bw="3" slack="0"/>
<pin id="231" dir="0" index="4" bw="3" slack="0"/>
<pin id="232" dir="0" index="5" bw="1" slack="0"/>
<pin id="233" dir="0" index="6" bw="1" slack="0"/>
<pin id="234" dir="0" index="7" bw="1" slack="0"/>
<pin id="235" dir="0" index="8" bw="1" slack="0"/>
<pin id="236" dir="0" index="9" bw="16" slack="0"/>
<pin id="237" dir="0" index="10" bw="16" slack="0"/>
<pin id="238" dir="0" index="11" bw="8" slack="0"/>
<pin id="239" dir="0" index="12" bw="2" slack="0"/>
<pin id="240" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln186/10 "/>
</bind>
</comp>

<comp id="253" class="1005" name="stream_in_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="1"/>
<pin id="255" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="stream_in "/>
</bind>
</comp>

<comp id="259" class="1005" name="stream_upsampled_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="24" slack="3"/>
<pin id="261" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="stream_upsampled "/>
</bind>
</comp>

<comp id="265" class="1005" name="stream_scaled_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="24" slack="5"/>
<pin id="267" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="stream_scaled "/>
</bind>
</comp>

<comp id="271" class="1005" name="stream_out_422_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="7"/>
<pin id="273" dir="1" index="1" bw="24" slack="7"/>
</pin_list>
<bind>
<opset="stream_out_422 "/>
</bind>
</comp>

<comp id="277" class="1005" name="bPassThruHcr1_channel_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bPassThruHcr1_channel "/>
</bind>
</comp>

<comp id="282" class="1005" name="bPassThruHcr2_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bPassThruHcr2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="150" pin=6"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="150" pin=7"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="150" pin=9"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="150" pin=10"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="150" pin=11"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="189"><net_src comp="52" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="192"><net_src comp="175" pin="2"/><net_sink comp="181" pin=4"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="193" pin=4"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="193" pin=5"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="193" pin=6"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="226" pin=7"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="226" pin=8"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="226" pin=9"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="226" pin=10"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="226" pin=11"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="226" pin=12"/></net>

<net id="256"><net_src comp="134" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="150" pin=8"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="262"><net_src comp="138" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="181" pin=5"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="268"><net_src comp="142" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="193" pin=7"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="274"><net_src comp="146" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="215" pin=5"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="280"><net_src comp="175" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="285"><net_src comp="209" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="215" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {10 11 }
	Port: m_axis_video_V_keep_V | {10 11 }
	Port: m_axis_video_V_strb_V | {10 11 }
	Port: m_axis_video_V_user_V | {10 11 }
	Port: m_axis_video_V_last_V | {10 11 }
	Port: m_axis_video_V_id_V | {10 11 }
	Port: m_axis_video_V_dest_V | {10 11 }
 - Input state : 
	Port: v_hscaler : s_axis_video_V_data_V | {2 3 }
	Port: v_hscaler : s_axis_video_V_keep_V | {2 3 }
	Port: v_hscaler : s_axis_video_V_strb_V | {2 3 }
	Port: v_hscaler : s_axis_video_V_user_V | {2 3 }
	Port: v_hscaler : s_axis_video_V_last_V | {2 3 }
	Port: v_hscaler : s_axis_video_V_id_V | {2 3 }
	Port: v_hscaler : s_axis_video_V_dest_V | {2 3 }
	Port: v_hscaler : Height | {2 3 4 5 6 7 8 9 10 11 }
	Port: v_hscaler : WidthIn | {2 3 4 5 6 7 }
	Port: v_hscaler : WidthOut | {6 7 8 9 10 11 }
	Port: v_hscaler : ColorMode | {2 3 4 }
	Port: v_hscaler : ColorModeOut | {7 10 11 }
	Port: v_hscaler : hfltCoeff | {6 7 }
	Port: v_hscaler : phasesH | {6 7 }
	Port: v_hscaler : mapComp | {10 11 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		call_ln147 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |       grp_AXIvideo2MultiPixStream_fu_150       |    0    |  3.2953 |   132   |   136   |
|          | bPassThruHcr1_channel_Block_entry1_proc_fu_175 |    0    |    0    |    0    |    11   |
|          |          grp_v_hcresampler_core_fu_181         |    0    |  1.588  |   408   |   336   |
|   call   |        grp_hscale_core_polyphase_fu_193        |    18   | 71.6615 |   2082  |   1541  |
|          |     bPassThruHcr2_Block_entry12_proc_fu_209    |    0    |    0    |    0    |    24   |
|          |         grp_v_hcresampler_core_1_fu_215        |    0    |  1.588  |   569   |   415   |
|          |       grp_MultiPixStream2AXIvideo_fu_226       |    0    |  3.2953 |   117   |   173   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    18   | 81.4281 |   3308  |   2636  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|mapComp|    0   |    2   |    1   |
+-------+--------+--------+--------+
| Total |    0   |    2   |    1   |
+-------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|bPassThruHcr1_channel_reg_277|    1   |
|    bPassThruHcr2_reg_282    |    1   |
|      stream_in_reg_253      |   24   |
|    stream_out_422_reg_271   |   24   |
|    stream_scaled_reg_265    |   24   |
|   stream_upsampled_reg_259  |   24   |
+-----------------------------+--------+
|            Total            |   98   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
| grp_v_hcresampler_core_fu_181 |  p4  |   2  |   1  |    2   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |    2   ||  1.588  ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   18   |   81   |  3308  |  2636  |
|   Memory  |    0   |    -   |    -   |    2   |    1   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |   98   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   18   |   83   |  3408  |  2646  |
+-----------+--------+--------+--------+--------+--------+
