verilog xil_defaultlib --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/ec67/hdl" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/70cf/hdl" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ip/img_rot_design_processing_system7_0_0" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/314b/src" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/979d/hdl/verilog" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/img_rot_design/ip/img_rot_design_processing_system7_0_0/sim/img_rot_design_processing_system7_0_0.v" \
"../../../bd/img_rot_design/ipshared/314b/src/axi_img_rot.v" \
"../../../bd/img_rot_design/ip/img_rot_design_axi_image_rotator_0_0/sim/img_rot_design_axi_image_rotator_0_0.v" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/sim/bd_4939.v" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_4939_one_0.v" \

sv xil_defaultlib --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/ec67/hdl" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/70cf/hdl" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ip/img_rot_design_processing_system7_0_0" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/314b/src" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/979d/hdl/verilog" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_4939_arsw_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_4939_rsw_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_4939_awsw_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_4939_wsw_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_4939_bsw_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_4939_s00mmu_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_4939_s00tr_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_4939_s00sic_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_4939_s00a2s_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_4939_sarn_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_4939_srn_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_4939_s01mmu_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_4939_s01tr_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_4939_s01sic_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_4939_s01a2s_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_4939_sawn_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_4939_swn_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_4939_sbn_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_4939_m00s2a_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_4939_m00arn_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_4939_m00rn_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_4939_m00awn_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_4939_m00wn_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_4939_m00bn_0.sv" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_4939_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/ec67/hdl" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/70cf/hdl" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ip/img_rot_design_processing_system7_0_0" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/314b/src" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/979d/hdl/verilog" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/b2d0/hdl/verilog" \
"../../../bd/img_rot_design/ip/img_rot_design_smartconnect_0_0/sim/img_rot_design_smartconnect_0_0.v" \
"../../../bd/img_rot_design/ip/img_rot_design_xbar_1/sim/img_rot_design_xbar_1.v" \
"../../../bd/img_rot_design/sim/img_rot_design.v" \
"../../../bd/img_rot_design/ip/img_rot_design_auto_pc_0/sim/img_rot_design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
