<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD796 :&quot;C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\mult4bit00\mult4bit00.vhdl&quot;:20:7:20:8|Bit 3 of signal s2 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit.</Dynamic>
            <Navigation>CD796</Navigation>
            <Navigation>C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\mult4bit00\mult4bit00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>7</Navigation>
            <Navigation>20</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Bit 3 of signal s2 is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </Navigation>
        </Message>
    </Task>
</BaliMessageLog>