// Seed: 1195165937
module module_0 #(
    parameter id_11 = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire _id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [1 : id_11] id_14;
endmodule
module module_1 #(
    parameter id_7 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_4;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_2,
      id_2,
      id_2,
      id_6,
      id_3,
      id_8,
      id_1,
      id_7,
      id_8,
      id_2
  );
  wire id_9;
  logic [!  -1 : id_7] id_10 = id_7;
endmodule
