
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Thu Sep  5 17:31:21 2024

Design Information
------------------

Command line:   map -pdc C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc -i E155_Lab1_impl_1_syn.udb -o
     E155_Lab1_impl_1_map.udb -mp E155_Lab1_impl_1.mrp -hierrpt -gui -msgset C:/
     Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/radiant_project/promote.xm
     l

Design Summary
--------------

   Number of slice registers:   3 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:             6 out of  5280 (<1%)
      Number of logic LUT4s:               2
      Number of ripple logic:              2 (4 LUT4s)
   Number of IO sites used:   2 out of 39 (5%)
      Number of IO sites used for general PIO: 2
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 2 out of 36 (6%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 2 out of 39 (5%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net int_osc: 2 loads, 2 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
   Number of Clock Enables:  1
      Net VCC_net: 1 loads, 0 SLICEs
   Number of LSRs:  1
      Net n9: 2 loads, 2 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 3 loads
      Net clK_div.n11: 2 loads
      Net clK_div.n63: 2 loads
      Net clK_div.n66: 2 loads
      Net led_c: 2 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net n9: 2 loads
      Net clK_div.n17[0]: 1 loads
      Net clK_div.n17[1]: 1 loads
      Net clK_div.n17[2]: 1 loads
      Net clK_div.n2: 1 loads





   Number of warnings:  56
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (1) : No port matched 'data[0]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (2) : No port matched 'data[1]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (3) : No port matched 'data[2]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (4) : No port matched 'data[3]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (5) : No port matched 'seg[0]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (6) : No port matched 'seg[1]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (7) : No port matched 'seg[2]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (8) : No port matched 'seg[3]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (9) : No port matched 'seg[4]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (10) : No port matched 'seg[5]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (11) : No port matched 'seg[6]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (12) : No port matched 'led[0]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (13) : No port matched 'led[1]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (14) : No port matched 'led[2]'.
WARNING <1027013> - map: No port matched 'data[0]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (1) : Can't resolve object 'data[0]' in
     constraint 'ldc_set_location -site {37} [get_ports {data[0]}]'.
WARNING <1027013> - map: No port matched 'data[1]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (2) : Can't resolve object 'data[1]' in
     constraint 'ldc_set_location -site {31} [get_ports {data[1]}]'.
WARNING <1027013> - map: No port matched 'data[2]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (3) : Can't resolve object 'data[2]' in
     constraint 'ldc_set_location -site {35} [get_ports {data[2]}]'.
WARNING <1027013> - map: No port matched 'data[3]'.

                                    Page 2





Design Errors/Criticals/Warnings (cont)
---------------------------------------
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (4) : Can't resolve object 'data[3]' in
     constraint 'ldc_set_location -site {32} [get_ports {data[3]}]'.
WARNING <1027013> - map: No port matched 'seg[0]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (5) : Can't resolve object 'seg[0]' in
     constraint 'ldc_set_location -site {12} [get_ports {seg[0]}]'.
WARNING <1027013> - map: No port matched 'seg[1]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (6) : Can't resolve object 'seg[1]' in
     constraint 'ldc_set_location -site {20} [get_ports {seg[1]}]'.
WARNING <1027013> - map: No port matched 'seg[2]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (7) : Can't resolve object 'seg[2]' in
     constraint 'ldc_set_location -site {11} [get_ports {seg[2]}]'.
WARNING <1027013> - map: No port matched 'seg[3]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (8) : Can't resolve object 'seg[3]' in
     constraint 'ldc_set_location -site {19} [get_ports {seg[3]}]'.
WARNING <1027013> - map: No port matched 'seg[4]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (9) : Can't resolve object 'seg[4]' in
     constraint 'ldc_set_location -site {21} [get_ports {seg[4]}]'.
WARNING <1027013> - map: No port matched 'seg[5]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (10) : Can't resolve object 'seg[5]' in
     constraint 'ldc_set_location -site {13} [get_ports {seg[5]}]'.
WARNING <1027013> - map: No port matched 'seg[6]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (11) : Can't resolve object 'seg[6]' in
     constraint 'ldc_set_location -site {18} [get_ports {seg[6]}]'.
WARNING <1027013> - map: No port matched 'led[0]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (12) : Can't resolve object 'led[0]' in
     constraint 'ldc_set_location -site {25} [get_ports {led[0]}]'.
WARNING <1027013> - map: No port matched 'led[1]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (13) : Can't resolve object 'led[1]' in
     constraint 'ldc_set_location -site {42} [get_ports {led[1]}]'.
WARNING <1027013> - map: No port matched 'led[2]'.
WARNING <1026001> - map: C:/Users/hheathwood/Desktop/Henry_MicroPs/lab1/fpga/rad
     iant_project/seven_segment_pins.pdc (14) : Can't resolve object 'led[2]' in
     constraint 'ldc_set_location -site {38} [get_ports {led[2]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {37}
     [get_ports {data[0]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {31}
     [get_ports {data[1]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {35}
     [get_ports {data[2]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {32}
     [get_ports {data[3]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {12}
     [get_ports {seg[0]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {20}
     [get_ports {seg[1]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {11}
     [get_ports {seg[2]}]'.

                                    Page 3





Design Errors/Criticals/Warnings (cont)
---------------------------------------
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {19}
     [get_ports {seg[3]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {21}
     [get_ports {seg[4]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {13}
     [get_ports {seg[5]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {18}
     [get_ports {seg[6]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {25}
     [get_ports {led[0]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {42}
     [get_ports {led[1]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {38}
     [get_ports {led[2]}]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| nreset              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     int_osc
  DIV Setting:                                  01

ASIC Components
---------------

Instance Name: hf_osc
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 15
   Total number of constraints dropped: 14
   Dropped constraints are:
     ldc_set_location -site {37} [get_ports {data[0]}]
     ldc_set_location -site {31} [get_ports {data[1]}]
     ldc_set_location -site {35} [get_ports {data[2]}]

                                    Page 4





Constraint Summary (cont)
-------------------------
     ldc_set_location -site {32} [get_ports {data[3]}]
     ldc_set_location -site {12} [get_ports {seg[0]}]
     ldc_set_location -site {20} [get_ports {seg[1]}]
     ldc_set_location -site {11} [get_ports {seg[2]}]
     ldc_set_location -site {19} [get_ports {seg[3]}]
     ldc_set_location -site {21} [get_ports {seg[4]}]
     ldc_set_location -site {13} [get_ports {seg[5]}]
     ldc_set_location -site {18} [get_ports {seg[6]}]
     ldc_set_location -site {25} [get_ports {led[0]}]
     ldc_set_location -site {42} [get_ports {led[1]}]
     ldc_set_location -site {38} [get_ports {led[2]}]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 63 MB
Checksum -- map: 13180f5fbd958b0f8c0871e81844c7452b8524af







































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
