--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 66076223 paths analyzed, 1374 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.388ns.
--------------------------------------------------------------------------------
Slack:                  0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.353ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.353ns (4.702ns logic, 14.651ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.352ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.352ns (4.702ns logic, 14.650ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.330ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.330ns (4.702ns logic, 14.628ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.329ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.329ns (4.702ns logic, 14.627ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.281ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X5Y24.D3       net (fanout=17)       0.450   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X5Y24.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_a[0]_GND_7_o_MUX_186_o121
    SLICE_X4Y23.BX       net (fanout=1)        0.523   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
    SLICE_X4Y23.CMUX     Taxc                  0.376   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.281ns (4.842ns logic, 14.439ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.280ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X5Y24.D3       net (fanout=17)       0.450   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X5Y24.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_a[0]_GND_7_o_MUX_186_o121
    SLICE_X4Y23.BX       net (fanout=1)        0.523   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
    SLICE_X4Y23.CMUX     Taxc                  0.376   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.280ns (4.842ns logic, 14.438ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.258ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X5Y24.D3       net (fanout=17)       0.450   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X5Y24.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_a[0]_GND_7_o_MUX_186_o121
    SLICE_X4Y23.BX       net (fanout=1)        0.523   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
    SLICE_X4Y23.CMUX     Taxc                  0.376   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.258ns (4.842ns logic, 14.416ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.257ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X5Y24.D3       net (fanout=17)       0.450   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X5Y24.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_a[0]_GND_7_o_MUX_186_o121
    SLICE_X4Y23.BX       net (fanout=1)        0.523   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
    SLICE_X4Y23.CMUX     Taxc                  0.376   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.257ns (4.842ns logic, 14.415ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.177ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X6Y23.C1       net (fanout=17)       1.644   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X6Y23.CMUX     Topcc                 0.469   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X5Y23.D2       net (fanout=4)        0.776   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_13_OUT[4]
    SLICE_X5Y23.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N51
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0_SW1
    SLICE_X5Y24.B2       net (fanout=1)        0.760   states/alucompare/adder1/a[7]_b[7]_div_4/N51
    SLICE_X5Y24.B        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0
    SLICE_X2Y24.B5       net (fanout=1)        1.074   states/alucompare/adder1/a[7]_b[7]_div_4/N30
    SLICE_X2Y24.B        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1
    SLICE_X4Y26.A2       net (fanout=7)        1.174   states/alucompare/o<1>2
    SLICE_X4Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028681
    SLICE_X6Y26.C2       net (fanout=20)       0.918   states/alucompare/n0286[7]
    SLICE_X6Y26.CMUX     Tilo                  0.403   states/alucompare/adder1/a[7]_b[7]_div_4/o[1]
                                                       states/alucompare/Mmux_alu117_SW1_G
                                                       states/alucompare/Mmux_alu117_SW1
    SLICE_X7Y28.D3       net (fanout=1)        0.630   states/N138
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.177ns (4.561ns logic, 14.616ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  0.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.177ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X6Y23.C1       net (fanout=17)       1.644   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X6Y23.CMUX     Topcc                 0.469   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X5Y23.D2       net (fanout=4)        0.776   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_13_OUT[4]
    SLICE_X5Y23.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N51
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0_SW1
    SLICE_X5Y24.B2       net (fanout=1)        0.760   states/alucompare/adder1/a[7]_b[7]_div_4/N51
    SLICE_X5Y24.B        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0
    SLICE_X2Y24.B5       net (fanout=1)        1.074   states/alucompare/adder1/a[7]_b[7]_div_4/N30
    SLICE_X2Y24.B        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1
    SLICE_X2Y24.C4       net (fanout=7)        0.392   states/alucompare/o<1>2
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.177ns (4.657ns logic, 14.520ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.176ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X6Y23.C1       net (fanout=17)       1.644   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X6Y23.CMUX     Topcc                 0.469   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X5Y23.D2       net (fanout=4)        0.776   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_13_OUT[4]
    SLICE_X5Y23.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N51
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0_SW1
    SLICE_X5Y24.B2       net (fanout=1)        0.760   states/alucompare/adder1/a[7]_b[7]_div_4/N51
    SLICE_X5Y24.B        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0
    SLICE_X2Y24.B5       net (fanout=1)        1.074   states/alucompare/adder1/a[7]_b[7]_div_4/N30
    SLICE_X2Y24.B        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1
    SLICE_X2Y24.C4       net (fanout=7)        0.392   states/alucompare/o<1>2
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.176ns (4.657ns logic, 14.519ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.176ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X6Y23.C1       net (fanout=17)       1.644   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X6Y23.CMUX     Topcc                 0.469   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X5Y23.D2       net (fanout=4)        0.776   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_13_OUT[4]
    SLICE_X5Y23.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N51
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0_SW1
    SLICE_X5Y24.B2       net (fanout=1)        0.760   states/alucompare/adder1/a[7]_b[7]_div_4/N51
    SLICE_X5Y24.B        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0
    SLICE_X2Y24.B5       net (fanout=1)        1.074   states/alucompare/adder1/a[7]_b[7]_div_4/N30
    SLICE_X2Y24.B        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1
    SLICE_X4Y26.A2       net (fanout=7)        1.174   states/alucompare/o<1>2
    SLICE_X4Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028681
    SLICE_X6Y26.C2       net (fanout=20)       0.918   states/alucompare/n0286[7]
    SLICE_X6Y26.CMUX     Tilo                  0.403   states/alucompare/adder1/a[7]_b[7]_div_4/o[1]
                                                       states/alucompare/Mmux_alu117_SW1_G
                                                       states/alucompare/Mmux_alu117_SW1
    SLICE_X7Y28.D3       net (fanout=1)        0.630   states/N138
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.176ns (4.561ns logic, 14.615ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_position_q_FSM_FFd7_1 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.151ns (Levels of Logic = 16)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_position_q_FSM_FFd7_1 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   states/M_position_q_FSM_FFd7_2
                                                       states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B1      net (fanout=9)        0.804   states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_M_alucompare_a<0>11
    SLICE_X11Y30.A5      net (fanout=11)       0.239   states/M_position_q_M_alucompare_a<0>1
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.151ns (4.866ns logic, 14.285ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_position_q_FSM_FFd7_1 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.150ns (Levels of Logic = 16)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_position_q_FSM_FFd7_1 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   states/M_position_q_FSM_FFd7_2
                                                       states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B1      net (fanout=9)        0.804   states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_M_alucompare_a<0>11
    SLICE_X11Y30.A5      net (fanout=11)       0.239   states/M_position_q_M_alucompare_a<0>1
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.150ns (4.866ns logic, 14.284ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.158ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X8Y29.D6       net (fanout=6)        0.341   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X8Y29.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/N69
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X9Y28.B1       net (fanout=1)        1.143   states/alucompare/adder1/a[7]_b[7]_div_4/N69
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.158ns (4.697ns logic, 14.461ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.157ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X8Y29.D6       net (fanout=6)        0.341   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X8Y29.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/N69
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X9Y28.B1       net (fanout=1)        1.143   states/alucompare/adder1/a[7]_b[7]_div_4/N69
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.157ns (4.697ns logic, 14.460ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.154ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X6Y23.C1       net (fanout=17)       1.644   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X6Y23.CMUX     Topcc                 0.469   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X5Y23.D2       net (fanout=4)        0.776   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_13_OUT[4]
    SLICE_X5Y23.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N51
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0_SW1
    SLICE_X5Y24.B2       net (fanout=1)        0.760   states/alucompare/adder1/a[7]_b[7]_div_4/N51
    SLICE_X5Y24.B        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0
    SLICE_X2Y24.B5       net (fanout=1)        1.074   states/alucompare/adder1/a[7]_b[7]_div_4/N30
    SLICE_X2Y24.B        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1
    SLICE_X4Y26.A2       net (fanout=7)        1.174   states/alucompare/o<1>2
    SLICE_X4Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028681
    SLICE_X6Y26.C2       net (fanout=20)       0.918   states/alucompare/n0286[7]
    SLICE_X6Y26.CMUX     Tilo                  0.403   states/alucompare/adder1/a[7]_b[7]_div_4/o[1]
                                                       states/alucompare/Mmux_alu117_SW1_G
                                                       states/alucompare/Mmux_alu117_SW1
    SLICE_X7Y28.D3       net (fanout=1)        0.630   states/N138
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.154ns (4.561ns logic, 14.593ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.154ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X6Y23.C1       net (fanout=17)       1.644   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X6Y23.CMUX     Topcc                 0.469   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X5Y23.D2       net (fanout=4)        0.776   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_13_OUT[4]
    SLICE_X5Y23.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N51
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0_SW1
    SLICE_X5Y24.B2       net (fanout=1)        0.760   states/alucompare/adder1/a[7]_b[7]_div_4/N51
    SLICE_X5Y24.B        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0
    SLICE_X2Y24.B5       net (fanout=1)        1.074   states/alucompare/adder1/a[7]_b[7]_div_4/N30
    SLICE_X2Y24.B        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1
    SLICE_X2Y24.C4       net (fanout=7)        0.392   states/alucompare/o<1>2
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.154ns (4.657ns logic, 14.497ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.153ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X6Y23.C1       net (fanout=17)       1.644   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X6Y23.CMUX     Topcc                 0.469   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X5Y23.D2       net (fanout=4)        0.776   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_13_OUT[4]
    SLICE_X5Y23.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N51
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0_SW1
    SLICE_X5Y24.B2       net (fanout=1)        0.760   states/alucompare/adder1/a[7]_b[7]_div_4/N51
    SLICE_X5Y24.B        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0
    SLICE_X2Y24.B5       net (fanout=1)        1.074   states/alucompare/adder1/a[7]_b[7]_div_4/N30
    SLICE_X2Y24.B        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1
    SLICE_X2Y24.C4       net (fanout=7)        0.392   states/alucompare/o<1>2
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.153ns (4.657ns logic, 14.496ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.153ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X6Y23.C1       net (fanout=17)       1.644   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X6Y23.CMUX     Topcc                 0.469   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X5Y23.D2       net (fanout=4)        0.776   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_13_OUT[4]
    SLICE_X5Y23.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N51
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0_SW1
    SLICE_X5Y24.B2       net (fanout=1)        0.760   states/alucompare/adder1/a[7]_b[7]_div_4/N51
    SLICE_X5Y24.B        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1_SW0
    SLICE_X2Y24.B5       net (fanout=1)        1.074   states/alucompare/adder1/a[7]_b[7]_div_4/N30
    SLICE_X2Y24.B        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<1>1
    SLICE_X4Y26.A2       net (fanout=7)        1.174   states/alucompare/o<1>2
    SLICE_X4Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028681
    SLICE_X6Y26.C2       net (fanout=20)       0.918   states/alucompare/n0286[7]
    SLICE_X6Y26.CMUX     Tilo                  0.403   states/alucompare/adder1/a[7]_b[7]_div_4/o[1]
                                                       states/alucompare/Mmux_alu117_SW1_G
                                                       states/alucompare/Mmux_alu117_SW1
    SLICE_X7Y28.D3       net (fanout=1)        0.630   states/N138
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.153ns (4.561ns logic, 14.592ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_position_q_FSM_FFd7_1 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.128ns (Levels of Logic = 16)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_position_q_FSM_FFd7_1 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   states/M_position_q_FSM_FFd7_2
                                                       states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B1      net (fanout=9)        0.804   states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_M_alucompare_a<0>11
    SLICE_X11Y30.A5      net (fanout=11)       0.239   states/M_position_q_M_alucompare_a<0>1
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.128ns (4.866ns logic, 14.262ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_position_q_FSM_FFd7_1 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.127ns (Levels of Logic = 16)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_position_q_FSM_FFd7_1 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   states/M_position_q_FSM_FFd7_2
                                                       states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B1      net (fanout=9)        0.804   states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_M_alucompare_a<0>11
    SLICE_X11Y30.A5      net (fanout=11)       0.239   states/M_position_q_M_alucompare_a<0>1
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.127ns (4.866ns logic, 14.261ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_position_q_FSM_FFd3_1 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.111ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_position_q_FSM_FFd3_1 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    SLICE_X9Y29.A1       net (fanout=12)       1.035   states/M_position_q_FSM_FFd3_1
    SLICE_X9Y29.A        Tilo                  0.259   states/M_position_q_FSM_FFd7_2
                                                       states/M_position_q_M_alucompare_b<7>1_1
    SLICE_X9Y30.C2       net (fanout=2)        0.720   states/M_position_q_M_alucompare_b<7>1
    SLICE_X9Y30.C        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11_SW0
    SLICE_X9Y30.B6       net (fanout=3)        0.610   states/alucompare/adder1/a[7]_b[7]_div_4/N90
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.111ns (4.866ns logic, 14.245ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_position_q_FSM_FFd3_1 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.110ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_position_q_FSM_FFd3_1 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    SLICE_X9Y29.A1       net (fanout=12)       1.035   states/M_position_q_FSM_FFd3_1
    SLICE_X9Y29.A        Tilo                  0.259   states/M_position_q_FSM_FFd7_2
                                                       states/M_position_q_M_alucompare_b<7>1_1
    SLICE_X9Y30.C2       net (fanout=2)        0.720   states/M_position_q_M_alucompare_b<7>1
    SLICE_X9Y30.C        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11_SW0
    SLICE_X9Y30.B6       net (fanout=3)        0.610   states/alucompare/adder1/a[7]_b[7]_div_4/N90
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.110ns (4.866ns logic, 14.244ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_position_q_FSM_FFd7_1 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.079ns (Levels of Logic = 17)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_position_q_FSM_FFd7_1 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   states/M_position_q_FSM_FFd7_2
                                                       states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B1      net (fanout=9)        0.804   states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_M_alucompare_a<0>11
    SLICE_X11Y30.A5      net (fanout=11)       0.239   states/M_position_q_M_alucompare_a<0>1
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X5Y24.D3       net (fanout=17)       0.450   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X5Y24.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_a[0]_GND_7_o_MUX_186_o121
    SLICE_X4Y23.BX       net (fanout=1)        0.523   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
    SLICE_X4Y23.CMUX     Taxc                  0.376   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.079ns (5.006ns logic, 14.073ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_position_q_FSM_FFd7_1 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.078ns (Levels of Logic = 17)
  Clock Path Skew:      -0.017ns (0.324 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_position_q_FSM_FFd7_1 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.430   states/M_position_q_FSM_FFd7_2
                                                       states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B1      net (fanout=9)        0.804   states/M_position_q_FSM_FFd7_1
    SLICE_X11Y30.B       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_M_alucompare_a<0>11
    SLICE_X11Y30.A5      net (fanout=11)       0.239   states/M_position_q_M_alucompare_a<0>1
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.C1       net (fanout=6)        1.234   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.C        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW1
    SLICE_X9Y28.B5       net (fanout=1)        0.440   states/alucompare/adder1/a[7]_b[7]_div_4/N68
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X5Y24.D3       net (fanout=17)       0.450   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X5Y24.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_a[0]_GND_7_o_MUX_186_o121
    SLICE_X4Y23.BX       net (fanout=1)        0.523   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
    SLICE_X4Y23.CMUX     Taxc                  0.376   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.078ns (5.006ns logic, 14.072ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_position_q_FSM_FFd3_1 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.088ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_position_q_FSM_FFd3_1 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    SLICE_X9Y29.A1       net (fanout=12)       1.035   states/M_position_q_FSM_FFd3_1
    SLICE_X9Y29.A        Tilo                  0.259   states/M_position_q_FSM_FFd7_2
                                                       states/M_position_q_M_alucompare_b<7>1_1
    SLICE_X9Y30.C2       net (fanout=2)        0.720   states/M_position_q_M_alucompare_b<7>1
    SLICE_X9Y30.C        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11_SW0
    SLICE_X9Y30.B6       net (fanout=3)        0.610   states/alucompare/adder1/a[7]_b[7]_div_4/N90
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.088ns (4.866ns logic, 14.222ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_position_q_FSM_FFd3_1 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.087ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_position_q_FSM_FFd3_1 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.430   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    SLICE_X9Y29.A1       net (fanout=12)       1.035   states/M_position_q_FSM_FFd3_1
    SLICE_X9Y29.A        Tilo                  0.259   states/M_position_q_FSM_FFd7_2
                                                       states/M_position_q_M_alucompare_b<7>1_1
    SLICE_X9Y30.C2       net (fanout=2)        0.720   states/M_position_q_M_alucompare_b<7>1
    SLICE_X9Y30.C        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11_SW0
    SLICE_X9Y30.B6       net (fanout=3)        0.610   states/alucompare/adder1/a[7]_b[7]_div_4/N90
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X9Y28.A2       net (fanout=6)        1.479   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X9Y28.A        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<5>12
    SLICE_X9Y28.B6       net (fanout=8)        0.172   states/alucompare/adder1/a[7]_b[7]_div_4/o[5]
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X4Y23.C4       net (fanout=17)       1.185   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X4Y23.CMUX     Topcc                 0.495   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<3>
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.087ns (4.866ns logic, 14.221ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.086ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X8Y29.D6       net (fanout=6)        0.341   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X8Y29.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/N69
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X9Y28.B1       net (fanout=1)        1.143   states/alucompare/adder1/a[7]_b[7]_div_4/N69
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X5Y24.D3       net (fanout=17)       0.450   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X5Y24.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_a[0]_GND_7_o_MUX_186_o121
    SLICE_X4Y23.BX       net (fanout=1)        0.523   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
    SLICE_X4Y23.CMUX     Taxc                  0.376   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.BX      net (fanout=2)        1.094   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.086ns (4.837ns logic, 14.249ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_bscore_q_0_2 (FF)
  Destination:          states/M_position_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.085ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_bscore_q_0_2 to states/M_position_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.525   states/M_bscore_q_0_2
                                                       states/M_bscore_q_0_2
    SLICE_X11Y30.A3      net (fanout=1)        1.409   states/M_bscore_q_0_2
    SLICE_X11Y30.A       Tilo                  0.259   states/M_position_q_FSM_FFd3_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy<6>1
    SLICE_X9Y30.B3       net (fanout=3)        1.362   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_5_OUT_Madd_Madd_cy[6]
    SLICE_X9Y30.B        Tilo                  0.259   states/M_position_q_FSM_FFd4_1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<6>11
    SLICE_X8Y29.D6       net (fanout=6)        0.341   states/alucompare/adder1/a[7]_b[7]_div_4/o[6]
    SLICE_X8Y29.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/N69
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X9Y28.B1       net (fanout=1)        1.143   states/alucompare/adder1/a[7]_b[7]_div_4/N69
    SLICE_X9Y28.B        Tilo                  0.259   states/M_ascore_q_6_2
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>2
    SLICE_X9Y26.A5       net (fanout=5)        0.618   states/alucompare/adder1/a[7]_b[7]_div_4/o<4>1
    SLICE_X9Y26.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<4>11
    SLICE_X10Y26.C4      net (fanout=4)        0.961   states/alucompare/adder1/a[7]_b[7]_div_4/o[4]
    SLICE_X10Y26.C       Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A4       net (fanout=2)        0.522   states/alucompare/adder1/a[7]_b[7]_div_4/o<3>1
    SLICE_X8Y26.A        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/a[3]_GND_7_o_MUX_163_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<3>11
    SLICE_X4Y26.D5       net (fanout=17)       0.794   states/alucompare/adder1/a[7]_b[7]_div_4/o[3]
    SLICE_X4Y26.D        Tilo                  0.254   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C1       net (fanout=1)        0.735   states/alucompare/adder1/a[7]_b[7]_div_4/o<2>1
    SLICE_X5Y24.C        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24_SW0
    SLICE_X5Y24.A2       net (fanout=3)        0.548   states/alucompare/adder1/a[7]_b[7]_div_4/N86
    SLICE_X5Y24.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<2>24
    SLICE_X5Y24.D3       net (fanout=17)       0.450   states/alucompare/adder1/a[7]_b[7]_div_4/o[2]
    SLICE_X5Y24.D        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_a[0]_GND_7_o_MUX_186_o121
    SLICE_X4Y23.BX       net (fanout=1)        0.523   states/alucompare/adder1/a[7]_b[7]_div_4/a[2]_GND_7_o_MUX_184_o
    SLICE_X4Y23.CMUX     Taxc                  0.376   states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X2Y24.C3       net (fanout=1)        1.515   states/alucompare/adder1/a[7]_b[7]_div_4/GND_7_o_b[7]_add_15_OUT[3]
    SLICE_X2Y24.C        Tilo                  0.235   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/Mmux_n028641
    SLICE_X3Y25.A1       net (fanout=1)        1.096   states/alucompare/adder1/a[7]_b[7]_div_4/n0286[3]
    SLICE_X3Y25.A        Tilo                  0.259   states/alucompare/adder1/a[7]_b[7]_div_4/N156
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1_SW0
    SLICE_X7Y28.C6       net (fanout=1)        0.890   states/alucompare/adder1/a[7]_b[7]_div_4/N171
    SLICE_X7Y28.C        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/alucompare/adder1/a[7]_b[7]_div_4/o<0>1
    SLICE_X7Y28.D5       net (fanout=5)        0.248   states/o<0>2
    SLICE_X7Y28.D        Tilo                  0.259   states/M_position_q_FSM_FFd3
                                                       states/M_position_q_FSM_FFd3-In1
    SLICE_X11Y30.AX      net (fanout=2)        1.093   states/M_position_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   states/M_position_q_FSM_FFd3_2
                                                       states/M_position_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.085ns (4.837ns logic, 14.248ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/button_condreset/M_sync_out/CLK
  Logical resource: states/button_acondup/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/button_condreset/M_sync_out/CLK
  Logical resource: states/button_acondright/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/button_condreset/M_sync_out/CLK
  Logical resource: states/button_aconddown/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/button_condreset/M_sync_out/CLK
  Logical resource: states/button_condchange/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/button_condreset/M_sync_out/CLK
  Logical resource: states/button_condtest/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/button_condreset/M_sync_out/CLK
  Logical resource: states/button_acondleft/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/button_condreset/M_sync_out/CLK
  Logical resource: states/button_condstart/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/button_condreset/M_sync_out/CLK
  Logical resource: states/button_condreset/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[3]/CLK
  Logical resource: states/button_condreset/M_ctr_q_0/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[3]/CLK
  Logical resource: states/button_condreset/M_ctr_q_1/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[3]/CLK
  Logical resource: states/button_condreset/M_ctr_q_2/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[3]/CLK
  Logical resource: states/button_condreset/M_ctr_q_3/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[7]/CLK
  Logical resource: states/button_condreset/M_ctr_q_4/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[7]/CLK
  Logical resource: states/button_condreset/M_ctr_q_5/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[7]/CLK
  Logical resource: states/button_condreset/M_ctr_q_6/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[7]/CLK
  Logical resource: states/button_condreset/M_ctr_q_7/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[11]/CLK
  Logical resource: states/button_condreset/M_ctr_q_8/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[11]/CLK
  Logical resource: states/button_condreset/M_ctr_q_9/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[11]/CLK
  Logical resource: states/button_condreset/M_ctr_q_10/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[11]/CLK
  Logical resource: states/button_condreset/M_ctr_q_11/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[15]/CLK
  Logical resource: states/button_condreset/M_ctr_q_12/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[15]/CLK
  Logical resource: states/button_condreset/M_ctr_q_13/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[15]/CLK
  Logical resource: states/button_condreset/M_ctr_q_14/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[15]/CLK
  Logical resource: states/button_condreset/M_ctr_q_15/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[19]/CLK
  Logical resource: states/button_condreset/M_ctr_q_16/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[19]/CLK
  Logical resource: states/button_condreset/M_ctr_q_17/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[19]/CLK
  Logical resource: states/button_condreset/M_ctr_q_18/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: states/button_condreset/M_ctr_q[19]/CLK
  Logical resource: states/button_condreset/M_ctr_q_19/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg1/ctr/M_ctr_q[3]/CLK
  Logical resource: seg1/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.388|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 66076223 paths, 0 nets, and 2762 connections

Design statistics:
   Minimum period:  19.388ns{1}   (Maximum frequency:  51.578MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 16:43:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



