Active-HDL 13.0.376.8320 2023-10-25 18:35:35

Elaboration top modules:
VHDL Configuration            testbench_for_full_adder


------------------------------------------------------------------------------------------------------
Entity        | Architecture    | Library    | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
full_adder_tb | TB_ARCHITECTURE | full_adder |      | 13.0.376.8320 (Windows64) | -O3
Full_Adder    | structural      | full_adder |      | 13.0.376.8320 (Windows64) | -O3
half_adder    | structural      | full_adder |      | 13.0.376.8320 (Windows64) | -O3
and_gate      | structural      | full_adder |      | 13.0.376.8320 (Windows64) | -O3
xor_gate      | structural      | full_adder |      | 13.0.376.8320 (Windows64) | -O3
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
VHDL Configuration              | Library    | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
testbench_for_full_adder        | full_adder |      | 13.0.376.8320 (Windows64) | -O3
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
VHDL Package                    | Library    | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
standard                        | std        |      |                           | <unavailable>
TEXTIO                          | std        |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164                  | ieee       |      | 13.0.376.8320 (Windows64) |  -2008
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
Library                         | Comment
------------------------------------------------------------------------------------------------------
full_adder                      | None
ieee                            | Standard IEEE packages library
std                             | Standard VHDL library
------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testbench_for_full_adder testbench_for_full_adder


The performance of simulation is reduced. Version Student Edition
