{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651494218192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651494218205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 08:23:38 2022 " "Processing started: Mon May 02 08:23:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651494218205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494218205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494218205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651494218689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651494218689 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic Lab8.v(38) " "Verilog HDL Declaration warning at Lab8.v(38): \"logic\" is SystemVerilog-2005 keyword" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1651494229320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab8 " "Found entity 1: Lab8" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcid.v 1 1 " "Found 1 design units, including 1 entities, in source file pcid.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCID " "Found entity 1: PCID" {  } { { "PCID.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/InstructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229320 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1651494229320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229320 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ROM.v(25) " "Verilog HDL warning at ROM.v(25): extended using \"x\" or \"z\"" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651494229320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab8_testbench " "Found entity 1: Lab8_testbench" {  } { { "Lab8_testbench.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229336 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplexer.v(53) " "Verilog HDL warning at Multiplexer.v(53): extended using \"x\" or \"z\"" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651494229336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229336 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "immGen.v(34) " "Verilog HDL warning at immGen.v(34): extended using \"x\" or \"z\"" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651494229336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494229336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229336 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clearAll Lab8.v(32) " "Verilog HDL Implicit Net warning at Lab8.v(32): created implicit net for \"clearAll\"" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab8 " "Elaborating entity \"Lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651494229414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCID PCID:instructions " "Elaborating entity \"PCID\" for hierarchy \"PCID:instructions\"" {  } { { "Lab8.v" "instructions" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter PCID:instructions\|ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"PCID:instructions\|ProgramCounter:PC\"" {  } { { "PCID.v" "PC" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM PCID:instructions\|ROM:instructionMemory " "Elaborating entity \"ROM\" for hierarchy \"PCID:instructions\|ROM:instructionMemory\"" {  } { { "PCID.v" "instructionMemory" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229414 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ROM.v(13) " "Verilog HDL Case Statement warning at ROM.v(13): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 13 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ROM.v(13) " "Verilog HDL Case Statement warning at ROM.v(13): incomplete case statement has no default case item" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ROM.v(11) " "Verilog HDL Always Construct warning at ROM.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ROM.v(25) " "Inferred latch for \"out\[0\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ROM.v(25) " "Inferred latch for \"out\[1\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ROM.v(25) " "Inferred latch for \"out\[2\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ROM.v(25) " "Inferred latch for \"out\[3\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ROM.v(25) " "Inferred latch for \"out\[4\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ROM.v(25) " "Inferred latch for \"out\[5\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ROM.v(25) " "Inferred latch for \"out\[6\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ROM.v(25) " "Inferred latch for \"out\[7\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ROM.v(25) " "Inferred latch for \"out\[8\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ROM.v(25) " "Inferred latch for \"out\[9\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ROM.v(25) " "Inferred latch for \"out\[10\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ROM.v(25) " "Inferred latch for \"out\[11\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ROM.v(25) " "Inferred latch for \"out\[12\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ROM.v(25) " "Inferred latch for \"out\[13\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ROM.v(25) " "Inferred latch for \"out\[14\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ROM.v(25) " "Inferred latch for \"out\[15\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ROM.v(25) " "Inferred latch for \"out\[16\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ROM.v(25) " "Inferred latch for \"out\[17\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ROM.v(25) " "Inferred latch for \"out\[18\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ROM.v(25) " "Inferred latch for \"out\[19\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ROM.v(25) " "Inferred latch for \"out\[20\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ROM.v(25) " "Inferred latch for \"out\[21\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ROM.v(25) " "Inferred latch for \"out\[22\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ROM.v(25) " "Inferred latch for \"out\[23\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ROM.v(25) " "Inferred latch for \"out\[24\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ROM.v(25) " "Inferred latch for \"out\[25\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ROM.v(25) " "Inferred latch for \"out\[26\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ROM.v(25) " "Inferred latch for \"out\[27\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ROM.v(25) " "Inferred latch for \"out\[28\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ROM.v(25) " "Inferred latch for \"out\[29\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ROM.v(25) " "Inferred latch for \"out\[30\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ROM.v(25) " "Inferred latch for \"out\[31\]\" at ROM.v(25)" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494229430 "|Lab8|PCID:instructions|ROM:instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder PCID:instructions\|InstructionDecoder:id " "Elaborating entity \"InstructionDecoder\" for hierarchy \"PCID:instructions\|InstructionDecoder:id\"" {  } { { "PCID.v" "id" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU PCID:instructions\|ALU:fourAdder " "Elaborating entity \"ALU\" for hierarchy \"PCID:instructions\|ALU:fourAdder\"" {  } { { "PCID.v" "fourAdder" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux PCID:instructions\|Mux:PCmux " "Elaborating entity \"Mux\" for hierarchy \"PCID:instructions\|Mux:PCmux\"" {  } { { "PCID.v" "PCmux" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/PCID.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:registers " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:registers\"" {  } { { "Lab8.v" "registers" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder RegisterFile:registers\|Decoder:u1 " "Elaborating entity \"Decoder\" for hierarchy \"RegisterFile:registers\|Decoder:u1\"" {  } { { "RegisterFile.v" "u1" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer RegisterFile:registers\|Multiplexer:u2 " "Elaborating entity \"Multiplexer\" for hierarchy \"RegisterFile:registers\|Multiplexer:u2\"" {  } { { "RegisterFile.v" "u2" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:registers\|Register:r1 " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:registers\|Register:r1\"" {  } { { "RegisterFile.v" "r1" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/RegisterFile.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:imm " "Elaborating entity \"immGen\" for hierarchy \"immGen:imm\"" {  } { { "Lab8.v" "imm" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"RAM:memory\"" {  } { { "Lab8.v" "memory" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494229477 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[4\] " "Converted tri-state buffer \"immGen:imm\|immOut\[4\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[3\] " "Converted tri-state buffer \"immGen:imm\|immOut\[3\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[2\] " "Converted tri-state buffer \"immGen:imm\|immOut\[2\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[1\] " "Converted tri-state buffer \"immGen:imm\|immOut\[1\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[0\] " "Converted tri-state buffer \"immGen:imm\|immOut\[0\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[5\] " "Converted tri-state buffer \"immGen:imm\|immOut\[5\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[6\] " "Converted tri-state buffer \"immGen:imm\|immOut\[6\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[7\] " "Converted tri-state buffer \"immGen:imm\|immOut\[7\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[8\] " "Converted tri-state buffer \"immGen:imm\|immOut\[8\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[9\] " "Converted tri-state buffer \"immGen:imm\|immOut\[9\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[10\] " "Converted tri-state buffer \"immGen:imm\|immOut\[10\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[12\] " "Converted tri-state buffer \"immGen:imm\|immOut\[12\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[13\] " "Converted tri-state buffer \"immGen:imm\|immOut\[13\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[14\] " "Converted tri-state buffer \"immGen:imm\|immOut\[14\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[15\] " "Converted tri-state buffer \"immGen:imm\|immOut\[15\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[16\] " "Converted tri-state buffer \"immGen:imm\|immOut\[16\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[17\] " "Converted tri-state buffer \"immGen:imm\|immOut\[17\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[18\] " "Converted tri-state buffer \"immGen:imm\|immOut\[18\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[19\] " "Converted tri-state buffer \"immGen:imm\|immOut\[19\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[20\] " "Converted tri-state buffer \"immGen:imm\|immOut\[20\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[21\] " "Converted tri-state buffer \"immGen:imm\|immOut\[21\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[22\] " "Converted tri-state buffer \"immGen:imm\|immOut\[22\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[23\] " "Converted tri-state buffer \"immGen:imm\|immOut\[23\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[24\] " "Converted tri-state buffer \"immGen:imm\|immOut\[24\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[25\] " "Converted tri-state buffer \"immGen:imm\|immOut\[25\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[26\] " "Converted tri-state buffer \"immGen:imm\|immOut\[26\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[27\] " "Converted tri-state buffer \"immGen:imm\|immOut\[27\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[28\] " "Converted tri-state buffer \"immGen:imm\|immOut\[28\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[29\] " "Converted tri-state buffer \"immGen:imm\|immOut\[29\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[30\] " "Converted tri-state buffer \"immGen:imm\|immOut\[30\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "immGen:imm\|immOut\[31\] " "Converted tri-state buffer \"immGen:imm\|immOut\[31\]\" feeding internal logic into a wire" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651494229961 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651494229961 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:memory\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:memory\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651494230711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651494230711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651494230711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651494230711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651494230711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651494230711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651494230711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651494230711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651494230711 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651494230711 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651494230711 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651494230711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:memory\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"RAM:memory\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494230761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:memory\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"RAM:memory\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651494230761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651494230761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651494230761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651494230761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651494230761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651494230761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651494230761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651494230761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651494230761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651494230761 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651494230761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mm71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mm71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mm71 " "Found entity 1: altsyncram_mm71" {  } { { "db/altsyncram_mm71.tdf" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/db/altsyncram_mm71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651494230805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494230805 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651494231180 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[0\] instr\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[0\]\" to the node \"instr\[0\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[1\] instr\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[1\]\" to the node \"instr\[1\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[4\] instr\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[4\]\" to the node \"instr\[4\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[5\] instr\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[5\]\" to the node \"instr\[5\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[13\] instr\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[13\]\" to the node \"instr\[13\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[7\] instr\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[7\]\" to the node \"instr\[7\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[8\] instr\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[8\]\" to the node \"instr\[8\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[9\] instr\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[9\]\" to the node \"instr\[9\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[15\] instr\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[15\]\" to the node \"instr\[15\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[16\] instr\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[16\]\" to the node \"instr\[16\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[17\] instr\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[17\]\" to the node \"instr\[17\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[20\] instr\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[20\]\" to the node \"instr\[20\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[21\] instr\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[21\]\" to the node \"instr\[21\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PCID:instructions\|ROM:instructionMemory\|out\[22\] instr\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[22\]\" to the node \"instr\[22\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1651494231260 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[10\] RegisterFile:registers\|Decoder:u1\|out " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[10\]\" to the node \"RegisterFile:registers\|Decoder:u1\|out\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[11\] RegisterFile:registers\|Decoder:u1\|out " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[11\]\" to the node \"RegisterFile:registers\|Decoder:u1\|out\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[18\] RegisterFile:registers\|Multiplexer:u2\|Mux26 " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[18\]\" to the node \"RegisterFile:registers\|Multiplexer:u2\|Mux26\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[19\] RegisterFile:registers\|Multiplexer:u2\|Mux26 " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[19\]\" to the node \"RegisterFile:registers\|Multiplexer:u2\|Mux26\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[23\] RegisterFile:registers\|Multiplexer:u3\|Mux0 " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[23\]\" to the node \"RegisterFile:registers\|Multiplexer:u3\|Mux0\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[24\] RegisterFile:registers\|Multiplexer:u3\|Mux0 " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[24\]\" to the node \"RegisterFile:registers\|Multiplexer:u3\|Mux0\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[25\] Mux:op2Mux\|out\[5\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[25\]\" to the node \"Mux:op2Mux\|out\[5\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[26\] Mux:op2Mux\|out\[5\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[26\]\" to the node \"Mux:op2Mux\|out\[5\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[27\] Mux:op2Mux\|out\[6\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[27\]\" to the node \"Mux:op2Mux\|out\[6\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[28\] Mux:op2Mux\|out\[7\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[28\]\" to the node \"Mux:op2Mux\|out\[7\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[29\] Mux:op2Mux\|out\[8\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[29\]\" to the node \"Mux:op2Mux\|out\[8\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[30\] Mux:op2Mux\|out\[9\] " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[30\]\" to the node \"Mux:op2Mux\|out\[9\]\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "PCID:instructions\|ROM:instructionMemory\|out\[31\] immGen:imm\|Mux11 " "Converted the fanout from the open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[31\]\" to the node \"immGen:imm\|Mux11\" into a wire" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1651494231260 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1651494231260 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "immGen:imm\|immOut\[11\] Mux:op2Mux\|out\[11\] " "Converted the fan-out from the tri-state buffer \"immGen:imm\|immOut\[11\]\" to the node \"Mux:op2Mux\|out\[11\]\" into an OR gate" {  } { { "immGen.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/immGen.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[7\] RegisterFile:registers\|Decoder:u1\|out\[31\] " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[7\]\" to the node \"RegisterFile:registers\|Decoder:u1\|out\[31\]\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[8\] RegisterFile:registers\|Decoder:u1\|out " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[8\]\" to the node \"RegisterFile:registers\|Decoder:u1\|out\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[9\] RegisterFile:registers\|Decoder:u1\|out " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[9\]\" to the node \"RegisterFile:registers\|Decoder:u1\|out\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[15\] RegisterFile:registers\|Multiplexer:u2\|Mux26 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[15\]\" to the node \"RegisterFile:registers\|Multiplexer:u2\|Mux26\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[16\] RegisterFile:registers\|Multiplexer:u2\|Mux26 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[16\]\" to the node \"RegisterFile:registers\|Multiplexer:u2\|Mux26\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[17\] RegisterFile:registers\|Multiplexer:u2\|Mux26 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[17\]\" to the node \"RegisterFile:registers\|Multiplexer:u2\|Mux26\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[20\] RegisterFile:registers\|Multiplexer:u3\|Mux0 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[20\]\" to the node \"RegisterFile:registers\|Multiplexer:u3\|Mux0\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[21\] RegisterFile:registers\|Multiplexer:u3\|Mux0 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[21\]\" to the node \"RegisterFile:registers\|Multiplexer:u3\|Mux0\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PCID:instructions\|ROM:instructionMemory\|out\[22\] RegisterFile:registers\|Multiplexer:u3\|Mux0 " "Converted the fan-out from the tri-state buffer \"PCID:instructions\|ROM:instructionMemory\|out\[22\]\" to the node \"RegisterFile:registers\|Multiplexer:u3\|Mux0\" into an OR gate" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[0\] Mux:op2Mux\|out\[0\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[0\]\" to the node \"Mux:op2Mux\|out\[0\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[0\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[0\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[1\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[1\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[31\] Mux:op2Mux\|out\[31\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[31\]\" to the node \"Mux:op2Mux\|out\[31\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[31\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[31\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[30\] Mux:op2Mux\|out\[30\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[30\]\" to the node \"Mux:op2Mux\|out\[30\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[30\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[30\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[29\] Mux:op2Mux\|out\[29\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[29\]\" to the node \"Mux:op2Mux\|out\[29\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[29\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[29\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[28\] Mux:op2Mux\|out\[28\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[28\]\" to the node \"Mux:op2Mux\|out\[28\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[28\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[28\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[27\] Mux:op2Mux\|out\[27\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[27\]\" to the node \"Mux:op2Mux\|out\[27\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[27\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[27\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[26\] Mux:op2Mux\|out\[26\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[26\]\" to the node \"Mux:op2Mux\|out\[26\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[26\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[26\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[25\] Mux:op2Mux\|out\[25\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[25\]\" to the node \"Mux:op2Mux\|out\[25\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[25\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[25\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[24\] Mux:op2Mux\|out\[24\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[24\]\" to the node \"Mux:op2Mux\|out\[24\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[24\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[24\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[23\] Mux:op2Mux\|out\[23\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[23\]\" to the node \"Mux:op2Mux\|out\[23\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[23\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[23\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[22\] Mux:op2Mux\|out\[22\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[22\]\" to the node \"Mux:op2Mux\|out\[22\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[22\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[22\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[21\] Mux:op2Mux\|out\[21\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[21\]\" to the node \"Mux:op2Mux\|out\[21\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[21\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[21\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[20\] Mux:op2Mux\|out\[20\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[20\]\" to the node \"Mux:op2Mux\|out\[20\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[20\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[20\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[19\] Mux:op2Mux\|out\[19\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[19\]\" to the node \"Mux:op2Mux\|out\[19\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[19\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[19\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[18\] Mux:op2Mux\|out\[18\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[18\]\" to the node \"Mux:op2Mux\|out\[18\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[18\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[18\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[17\] Mux:op2Mux\|out\[17\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[17\]\" to the node \"Mux:op2Mux\|out\[17\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[17\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[17\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[16\] Mux:op2Mux\|out\[16\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[16\]\" to the node \"Mux:op2Mux\|out\[16\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[16\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[16\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[15\] Mux:op2Mux\|out\[15\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[15\]\" to the node \"Mux:op2Mux\|out\[15\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[15\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[15\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[14\] Mux:op2Mux\|out\[14\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[14\]\" to the node \"Mux:op2Mux\|out\[14\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[14\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[14\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[13\] Mux:op2Mux\|out\[13\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[13\]\" to the node \"Mux:op2Mux\|out\[13\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[13\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[13\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[12\] Mux:op2Mux\|out\[12\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[12\]\" to the node \"Mux:op2Mux\|out\[12\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[12\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[12\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[11\] Mux:op2Mux\|out\[11\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[11\]\" to the node \"Mux:op2Mux\|out\[11\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[11\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[11\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[10\] Mux:op2Mux\|out\[10\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[10\]\" to the node \"Mux:op2Mux\|out\[10\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[10\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[10\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[9\] Mux:op2Mux\|out\[9\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[9\]\" to the node \"Mux:op2Mux\|out\[9\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[9\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[9\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[8\] Mux:op2Mux\|out\[8\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[8\]\" to the node \"Mux:op2Mux\|out\[8\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[8\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[8\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[7\] Mux:op2Mux\|out\[7\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[7\]\" to the node \"Mux:op2Mux\|out\[7\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[7\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[7\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[6\] Mux:op2Mux\|out\[6\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[6\]\" to the node \"Mux:op2Mux\|out\[6\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[6\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[6\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[5\] Mux:op2Mux\|out\[5\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[5\]\" to the node \"Mux:op2Mux\|out\[5\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[5\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[5\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[4\] Mux:op2Mux\|out\[4\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[4\]\" to the node \"Mux:op2Mux\|out\[4\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[4\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[4\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[3\] Mux:op2Mux\|out\[3\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[3\]\" to the node \"Mux:op2Mux\|out\[3\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[3\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[3\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[2\] Mux:op2Mux\|out\[2\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[2\]\" to the node \"Mux:op2Mux\|out\[2\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u2\|out\[2\] ALU:logic\|out " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u2\|out\[2\]\" to the node \"ALU:logic\|out\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RegisterFile:registers\|Multiplexer:u3\|out\[1\] Mux:op2Mux\|out\[1\] " "Converted the fan-out from the tri-state buffer \"RegisterFile:registers\|Multiplexer:u3\|out\[1\]\" to the node \"Mux:op2Mux\|out\[1\]\" into an OR gate" {  } { { "Multiplexer.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Multiplexer.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651494231260 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651494231260 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[2\] instr\[2\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[2\]\" to the output pin \"instr\[2\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[3\] instr\[3\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[3\]\" to the output pin \"instr\[3\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[6\] instr\[6\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[6\]\" to the output pin \"instr\[6\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[12\] instr\[12\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[12\]\" to the output pin \"instr\[12\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[14\] instr\[14\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[14\]\" to the output pin \"instr\[14\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[10\] instr\[10\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[10\]\" to the output pin \"instr\[10\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[11\] instr\[11\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[11\]\" to the output pin \"instr\[11\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[18\] instr\[18\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[18\]\" to the output pin \"instr\[18\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[19\] instr\[19\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[19\]\" to the output pin \"instr\[19\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[23\] instr\[23\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[23\]\" to the output pin \"instr\[23\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[24\] instr\[24\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[24\]\" to the output pin \"instr\[24\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[25\] instr\[25\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[25\]\" to the output pin \"instr\[25\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[26\] instr\[26\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[26\]\" to the output pin \"instr\[26\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[27\] instr\[27\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[27\]\" to the output pin \"instr\[27\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[28\] instr\[28\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[28\]\" to the output pin \"instr\[28\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[29\] instr\[29\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[29\]\" to the output pin \"instr\[29\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[30\] instr\[30\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[30\]\" to the output pin \"instr\[30\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "PCID:instructions\|ROM:instructionMemory\|out\[31\] instr\[31\] " "Reduced fanout from the always-enabled open-drain buffer \"PCID:instructions\|ROM:instructionMemory\|out\[31\]\" to the output pin \"instr\[31\]\" to GND" {  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 5 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1651494231274 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[4\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[5\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[7\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[8\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[9\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[13\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[15\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[16\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[17\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[20\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[21\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCID:instructions\|ROM:instructionMemory\|out\[22\]\$latch " "Latch PCID:instructions\|ROM:instructionMemory\|out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PCID:instructions\|ProgramCounter:PC\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal PCID:instructions\|ProgramCounter:PC\|out\[2\]" {  } { { "ProgramCounter.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ProgramCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651494231274 ""}  } { { "ROM.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/ROM.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651494231274 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[0\] VCC " "Pin \"instr\[0\]\" is stuck at VCC" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[1\] VCC " "Pin \"instr\[1\]\" is stuck at VCC" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[2\] GND " "Pin \"instr\[2\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[3\] GND " "Pin \"instr\[3\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[6\] GND " "Pin \"instr\[6\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[10\] GND " "Pin \"instr\[10\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[11\] GND " "Pin \"instr\[11\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[12\] GND " "Pin \"instr\[12\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[14\] GND " "Pin \"instr\[14\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[18\] GND " "Pin \"instr\[18\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[19\] GND " "Pin \"instr\[19\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[23\] GND " "Pin \"instr\[23\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[24\] GND " "Pin \"instr\[24\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[25\] GND " "Pin \"instr\[25\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[26\] GND " "Pin \"instr\[26\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[27\] GND " "Pin \"instr\[27\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[28\] GND " "Pin \"instr\[28\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[29\] GND " "Pin \"instr\[29\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[30\] GND " "Pin \"instr\[30\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[31\] GND " "Pin \"instr\[31\]\" is stuck at GND" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651494231695 "|Lab8|instr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651494231695 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651494231805 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "193 " "193 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651494233649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/output_files/Lab8.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/output_files/Lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494233728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651494233930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651494233930 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Lab8.v" "" { Text "C:/intelFPGA_lite/Lab 8 (Single Cycle Datapath)/Lab8.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651494234086 "|Lab8|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651494234086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1218 " "Implemented 1218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651494234086 ""} { "Info" "ICUT_CUT_TM_OPINS" "194 " "Implemented 194 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651494234086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "979 " "Implemented 979 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651494234086 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651494234086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651494234086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 210 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 210 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651494234117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 08:23:54 2022 " "Processing ended: Mon May 02 08:23:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651494234117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651494234117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651494234117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651494234117 ""}
