|--------------------------------------------------------------|
|- ispLEVER Classic 1.7.00.05.28.13 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  lab9
Project Path         :  U:\Desktop\LAB 9
Project Fitted on    :  Thu Mar 21 07:55:33 2019

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  Pure_Verilog_HDL


// Project 'lab9' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.06 secs
Partition Time                  0.03 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                12
Total Logic Functions           79
  Total Output Pins             57
  Total Bidir I/O Pins          0
  Total Buried Nodes            22
Total Flip-Flops                34
  Total D Flip-Flops            33
  Total T Flip-Flops            1
  Total Latches                 0
Total Product Terms             196

Total Reserved Pins             0
Total Locked Pins               69
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             6
Total Unique Clock Enables      0
Total Unique Resets             5
Total Unique Presets            5

Fmax Logic Levels               1


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       67     27    -->    71
Logic Functions                   256       78    178    -->    30
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576       89    487    -->    15
Logical Product Terms            1280      150   1130    -->    11
Occupied GLBs                      16       14      2    -->    87
Macrocells                        256       77    179    -->    30

Control Product Terms:
  GLB Clock/Clock Enables          16        6     10    -->    37
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        5    251    -->     1
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        2    254    -->     0
  Macrocell Presets               256        2    254    -->     0

Global Routing Pool               356       39    317    -->    10
  GRP from IFB                     ..       12     ..    -->    ..
    (from input signals)           ..       12     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       27     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      8     7    15      5/6      0   12      0              4       18       12
  GLB    B      3    15    18      5/6      0   13      0              3       23       13
  GLB    C      0     1     1      0/6      0    2      0             14        2        2
  GLB    D      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    E      0     0     0      4/6      0    0      0             16        0        0
  GLB    F      3     9    12      6/6      0    7      0              9       18        7
  GLB    G      6     3     9      3/6      0    3      0             13        7        3
  GLB    H      0     5     5      6/6      0    6      0             10       22        6
-------------------------------------------------------------------------------------------
  GLB    I      0     4     4      6/6      0    4      0             12       10        4
  GLB    J      0     0     0      0/6      0    0      0             16        0        0
  GLB    K      0     5     5      6/6      0    2      0             14        8        2
  GLB    L      0     5     5      6/6      0    6      0             10       19        6
-------------------------------------------------------------------------------------------
  GLB    M      0     1     1      6/6      0    6      0             10        6        6
  GLB    N     10     1    11      6/6      0    7      0              9        8        7
  GLB    O      1     1     2      3/6      0    3      0             13        3        3
  GLB    P      0     1     1      5/6      0    6      0             10        6        6
-------------------------------------------------------------------------------------------
TOTALS:        31    58    89     67/96     0   77      0            179      150       77

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         1      0      0      0      0
  GLB    B   1      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   1      0         2      0      0      0      0
  GLB    G   1      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         2      0      0      2      2
  GLB    J   0      0         0      0      0      0      0
  GLB    K   0      0         0      0      0      0      0
  GLB    L   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   0      0         0      0      0      0      0
  GLB    N   1      0         0      0      0      0      0
  GLB    O   0      0         0      0      0      0      0
  GLB    P   0      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



OSCTIMER_Summary
~~~~~~~~~~~~~~~~
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    I1
  Dynamic Disable Signal                    osc_dip_i_1__n
  Timer Reset Signal                        gnd_n_n
  Oscillator Output Clock         mfb C-15  A0_OSCOUT
  Timer Output Clock              mfb F-15  tmr_out

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.7684 Hz
  Timer Divider                             1048576


Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
-----------------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |DIP_4_      |
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |DIP_5_      |
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |DIP_6_      |
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |DIP_7_      |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Output|o_TOPRED_7_ |
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Output|o_TOPRED_6_ |
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Output|o_TOPRED_5_ |
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Output|o_TOPRED_4_ |
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Output|o_TOPRED_3_ |
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Output|o_TOPRED_2_ |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Output|o_TOPRED_1_ |
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         | Output|o_TOPRED_0_ |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Output|o_DIS4_6_   |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Output|o_DIS4_5_   |
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Output|o_DIS4_4_   |
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Output|o_DIS4_3_   |
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Output|o_DIS4_2_   |
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Output|o_DIS4_1_   |
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Output|o_DIS4_0_   |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |i_S1_NC     |
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |i_S1_NO     |
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |i_S2_NC     |
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |i_S2_NO     |
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Output|o_LED_YELLOW|
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|o_LED_YELLOW|
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |DIP_3_      |
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |DIP_2_      |
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |DIP_1_      |
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |DIP_0_      |
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|o_DIS1_0_   |
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|o_DIS1_1_   |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|o_DIS1_2_   |
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|o_DIS1_3_   |
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|o_DIS1_4_   |
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|o_DIS1_5_   |
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|o_DIS1_6_   |
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|o_DIS2_0_   |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|o_DIS2_1_   |
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|o_DIS2_2_   |
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|o_DIS2_3_   |
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|o_DIS2_4_   |
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|o_DIS2_5_   |
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|o_DIS2_6_   |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Output|o_BOTRED_0_ |
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Output|o_BOTRED_1_ |
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Output|o_BOTRED_2_ |
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Output|o_BOTRED_3_ |
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Output|o_BOTRED_4_ |
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Output|o_BOTRED_5_ |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Output|o_BOTRED_6_ |
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Output|o_BOTRED_7_ |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|o_DIS3_0_   |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|o_DIS3_1_   |
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|o_DIS3_2_   |
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|o_DIS3_3_   |
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|o_DIS3_4_   |
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|o_DIS3_5_   |
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|o_DIS3_6_   |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Output|o_MIDRED_7_ |
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|o_MIDRED_6_ |
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|o_MIDRED_5_ |
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|o_MIDRED_4_ |
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|o_MIDRED_3_ |
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|o_MIDRED_2_ |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Output|o_MIDRED_1_ |
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         | Output|o_MIDRED_0_ |
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         | Output|o_JUMBO_0_  |
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Output|o_JUMBO_1_  |
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         | Output|o_JUMBO_2_  |
143   |  I_O  |   0  |B12 |        |                 |       |            |
144   | IN9   |   0  |    |        |                 |       |            |
-----------------------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
--------------------------------------------------
  79   K  I/O   5  AB---FG------N--    Down DIP_0_
  78   K  I/O   1  --C-------------    Down DIP_1_
  77   K  I/O   3  AB-----------N--    Down DIP_2_
  76   K  I/O   3  AB-----------N--    Down DIP_3_
  23   E  I/O   1  -------------N--    Down DIP_4_
  24   E  I/O   1  -------------N--    Down DIP_5_
  25   E  I/O   3  -----F-------NO-    Down DIP_6_
  26   E  I/O   7  ------GH--KLM-OP    Down DIP_7_
  58   I  I/O   1  --------I-------    Down i_S1_NC
  59   I  I/O   1  --------I-------    Down i_S1_NO
  60   I  I/O   1  --------I-------    Down i_S2_NC
  61   I  I/O   1  --------I-------    Down i_S2_NO
--------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
----------------------------------------------------------------------------------------
 100   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_0_
 101   N  1  2   1  1 COM                   ----------------  Fast   Down o_BOTRED_1_
 102   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_2_
 103   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_3_
 104   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_4_
 105   N  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_5_
 111   O  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_6_
 112   O  1  1   1  1 COM                   ----------------  Fast   Down o_BOTRED_7_
  80   K  5  1   4  1 COM                   ----------------  Fast   Down o_DIS1_0_
  81   K  5  1   4  1 COM                   ----------------  Fast   Down o_DIS1_1_
  83   L  5  1   3  1 COM                   ----------------  Fast   Down o_DIS1_2_
  84   L  5  1   4  1 COM                   ----------------  Fast   Down o_DIS1_3_
  85   L  5  1   3  1 COM                   ----------------  Fast   Down o_DIS1_4_
  86   L  5  1   4  1 COM                   ----------------  Fast   Down o_DIS1_5_
  87   L  5  1   4  1 COM                   ----------------  Fast   Down o_DIS1_6_
  88   L  1  1   1  1 COM                   ----------------  Fast   Down o_DIS2_0_
  93   M  1  1   1  1 COM                   ----------------  Fast   Down o_DIS2_1_
  94   M  1  1   1  1 COM                   ----------------  Fast   Down o_DIS2_2_
  95   M  0  -   1  1 COM                   ----------------  Fast   Down o_DIS2_3_
  96   M  0  -   1  1 COM                   ----------------  Fast   Down o_DIS2_4_
  97   M  1  1   1  1 COM                   ----------------  Fast   Down o_DIS2_5_
  98   M  1  1   1  1 COM                   ----------------  Fast   Down o_DIS2_6_
 116   O  1  1   1  1 COM                   ----------------  Fast   Down o_DIS3_0_
 120   P  0  -   1  1 COM                   ----------------  Fast   Down o_DIS3_1_
 121   P  1  1   1  1 COM                   ----------------  Fast   Down o_DIS3_2_
 122   P  1  1   1  1 COM                   ----------------  Fast   Down o_DIS3_3_
 123   P  1  1   1  1 COM                   ----------------  Fast   Down o_DIS3_4_
 124   P  0  -   1  1 COM                   ----------------  Fast   Down o_DIS3_5_
 125   P  0  -   1  1 COM                   ----------------  Fast   Down o_DIS3_6_
  53   H  5  1   3  1 COM                   ----------------  Fast   Down o_DIS4_0_
  52   H  5  1   4  1 COM                   ----------------  Fast   Down o_DIS4_1_
  51   H  5  1   4  1 COM                   ----------------  Fast   Down o_DIS4_2_
  50   H  5  1   4  1 COM                   ----------------  Fast   Down o_DIS4_3_
  49   H  5  1   3  1 COM                   ----------------  Fast   Down o_DIS4_4_
  48   H  5  1   4  1 COM                   ----------------  Fast   Down o_DIS4_5_
  44   G  5  1   4  1 COM                   ----------------  Fast   Down o_DIS4_6_
 140   B  3  -   1  1 COM                   ----------------  Fast   Down o_JUMBO_0_
 141   B  3  -   1  1 COM                   ----------------  Fast   Down o_JUMBO_1_
 142   B  3  -   1  1 COM                   ----------------  Fast   Down o_JUMBO_2_
  63   I  2  -   2  1 DFF  * * R            ----------------  Fast   Down o_LED_YELLOW_0_
  62   I  2  -   2  1 DFF  * * R            ----------------  Fast   Down o_LED_YELLOW_1_
 139   B  9  1   1  1 DFF  *   S         1  -B--------------  Fast   Down o_MIDRED_0_
 138   B  3  1   1  1 DFF  *   S            ----------------  Fast   Down o_MIDRED_1_
 135   A  3  1   1  1 DFF  *   S            ----------------  Fast   Down o_MIDRED_2_
 134   A  3  1   1  1 DFF  *   S            ----------------  Fast   Down o_MIDRED_3_
 133   A  3  1   1  1 DFF  *   S            ----------------  Fast   Down o_MIDRED_4_
 132   A  3  1   1  1 DFF  *   S            ----------------  Fast   Down o_MIDRED_5_
 131   A  3  1   1  1 DFF  *   S            ----------------  Fast   Down o_MIDRED_6_
 130   A  3  1   1  1 DFF  *   S            ----------------  Fast   Down o_MIDRED_7_
  40   G  3  1   1  1 DFF  *   S         4  -----FG---KL----  Fast   Down o_TOPRED_0_
  39   G  4  1   2  1 DFF  *   S         4  -----FG---KL----  Fast   Down o_TOPRED_1_
  33   F  5  1   4  1 DFF  *   S         3  -----F----KL----  Fast   Down o_TOPRED_2_
  32   F  6  1   5  1 DFF  *   S         3  -----F----KL----  Fast   Down o_TOPRED_3_
  31   F  3  1   1  1 DFF  *   S         4  -----FGH-----N--  Fast   Down o_TOPRED_4_
  30   F  5  1   4  1 DFF  *   S         4  -----FGH-----N--  Fast   Down o_TOPRED_5_
  29   F  6  1   3  1 DFF  *   S         4  -----FGH-----N--  Fast   Down o_TOPRED_6_
  28   F  1  -   1  1 COM                   ----------------  Fast   Down o_TOPRED_7_
----------------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
---------------------------------------------------------------------------------
 7   A  3  1   2  1 DFF    * R       2  AB--------------  FDIVBY2_clk_out
10   I  2  -   3  1 DFF  * * S       2  -----F-------N--  LFTPB_Q
 6   I  2  -   3  1 DFF  * * R       2  -----FG---------  RGTPB_Q
12   N  6  1   2  1 TFF    * R       3  -----FGH--------  STEP4L_countout_3_
 9   B  3  1   1  1 DFF    * R       2  AB--------------  STEP6_ringout_1_
10   B  3  1   1  1 DFF    * R       2  AB--------------  STEP6_ringout_2_
11   B  3  1   1  1 DFF    * R       2  AB--------------  STEP6_ringout_3_
10   A  3  1   1  1 DFF    * R       2  AB--------------  STEP6_ringout_4_
12   A  3  1   1  1 DFF    * R       2  AB--------------  STEP6_ringout_5_
13   B  3  1   1  1 DFF    * R       2  AB--------------  STEP6_ringout_6_
 3   B  6  1   3  1 DFF      R       2  AB--------------  STEP7_present_state_1_
 3   A  6  1   3  1 DFF      R       1  -B--------------  STEP7_present_state_2_
 9   A  5  1   2  1 DFF      R       2  AB--------------  STEP7_present_state_3_
 5   B  6  1   3  1 DFF      R       2  AB--------------  STEP7_present_state_4_
 7   B  5  1   2  1 DFF      R       2  AB--------------  STEP7_present_state_5_
 5   A  6  1   3  1 DFF      R       1  -B--------------  STEP7_present_state_6_
 1   B 10  1   6  2 DFF      R       1  -B--------------  STEP7_present_state_i_0_
 3   C  1  -   1  1 COM              1  -------------N--  dip_i_1__n
15   F  0  -   0  1 COM              1  A---------------  gnd_n_n
15   C  1  -   1  1 COM                 ----------------  osc_dip_i_1__n
15   F  0  -   0  0 COM              1  A---------------  tmr_out
---------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~

FDIVBY2_clk_out.D = !FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
FDIVBY2_clk_out.C = tmr_out ; (1 pterm, 1 signal)
FDIVBY2_clk_out.AR = DIP_0_ ; (1 pterm, 1 signal)

LFTPB_Q.D = 1 ; (1 pterm, 0 signal)
LFTPB_Q.C = !i_S2_NO ; (1 pterm, 1 signal)
LFTPB_Q.AR = !i_S2_NC ; (1 pterm, 1 signal)
LFTPB_Q.AP = !i_S2_NO ; (1 pterm, 1 signal)

RGTPB_Q.D = 1 ; (1 pterm, 0 signal)
RGTPB_Q.C = !i_S1_NO ; (1 pterm, 1 signal)
RGTPB_Q.AR = !i_S1_NC ; (1 pterm, 1 signal)
RGTPB_Q.AP = !i_S1_NO ; (1 pterm, 1 signal)

STEP4L_countout_3_.T = o_TOPRED_5_.Q & o_TOPRED_4_.Q & !DIP_6_ & o_TOPRED_6_.Q
    # !o_TOPRED_5_.Q & !o_TOPRED_4_.Q & DIP_6_ & !o_TOPRED_6_.Q ; (2 pterms, 4 signals)
STEP4L_countout_3_.C = LFTPB_Q.Q ; (1 pterm, 1 signal)
STEP4L_countout_3_.AR = DIP_0_ ; (1 pterm, 1 signal)

STEP6_ringout_1_.D = !o_MIDRED_0_.Q ; (1 pterm, 1 signal)
STEP6_ringout_1_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
STEP6_ringout_1_.AR = DIP_0_ ; (1 pterm, 1 signal)

STEP6_ringout_2_.D = STEP6_ringout_1_.Q ; (1 pterm, 1 signal)
STEP6_ringout_2_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
STEP6_ringout_2_.AR = DIP_0_ ; (1 pterm, 1 signal)

STEP6_ringout_3_.D = STEP6_ringout_2_.Q ; (1 pterm, 1 signal)
STEP6_ringout_3_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
STEP6_ringout_3_.AR = DIP_0_ ; (1 pterm, 1 signal)

STEP6_ringout_4_.D = STEP6_ringout_3_.Q ; (1 pterm, 1 signal)
STEP6_ringout_4_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
STEP6_ringout_4_.AR = DIP_0_ ; (1 pterm, 1 signal)

STEP6_ringout_5_.D = STEP6_ringout_4_.Q ; (1 pterm, 1 signal)
STEP6_ringout_5_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
STEP6_ringout_5_.AR = DIP_0_ ; (1 pterm, 1 signal)

STEP6_ringout_6_.D = STEP6_ringout_5_.Q ; (1 pterm, 1 signal)
STEP6_ringout_6_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
STEP6_ringout_6_.AR = DIP_0_ ; (1 pterm, 1 signal)

STEP7_present_state_1_.D = !DIP_3_ & !DIP_2_ & !DIP_0_
       & STEP7_present_state_2_.Q & STEP7_present_state_i_0_.Q
    # DIP_2_ & !DIP_0_ & !STEP7_present_state_i_0_.Q ; (2 pterms, 5 signals)
STEP7_present_state_1_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)

STEP7_present_state_2_.D = !DIP_3_ & DIP_2_ & !DIP_0_
       & STEP7_present_state_1_.Q
    # !DIP_3_ & !DIP_2_ & !DIP_0_ & STEP7_present_state_4_.Q ; (2 pterms, 5 signals)
STEP7_present_state_2_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)

STEP7_present_state_3_.D = DIP_3_ & DIP_2_ & !DIP_0_
       & STEP7_present_state_1_.Q ; (1 pterm, 4 signals)
STEP7_present_state_3_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)

STEP7_present_state_4_.D = !DIP_3_ & DIP_2_ & !DIP_0_
       & STEP7_present_state_2_.Q & STEP7_present_state_i_0_.Q
    # !DIP_2_ & !DIP_0_ & !STEP7_present_state_i_0_.Q ; (2 pterms, 5 signals)
STEP7_present_state_4_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)

STEP7_present_state_5_.D = DIP_3_ & !DIP_2_ & !DIP_0_
       & STEP7_present_state_4_.Q ; (1 pterm, 4 signals)
STEP7_present_state_5_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)

STEP7_present_state_6_.D = DIP_3_ & DIP_2_ & !DIP_0_
       & STEP7_present_state_3_.Q
    # DIP_3_ & !DIP_2_ & !DIP_0_ & STEP7_present_state_5_.Q ; (2 pterms, 5 signals)
STEP7_present_state_6_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)

STEP7_present_state_i_0_.D = !( DIP_3_ & !DIP_2_ & !STEP7_present_state_4_.Q
       & !STEP7_present_state_5_.Q & STEP7_present_state_i_0_.Q
    # DIP_3_ & DIP_2_ & !STEP7_present_state_1_.Q & !STEP7_present_state_3_.Q
       & STEP7_present_state_i_0_.Q
    # !DIP_3_ & !DIP_2_ & !STEP7_present_state_2_.Q
       & !STEP7_present_state_4_.Q & STEP7_present_state_i_0_.Q
    # !DIP_3_ & DIP_2_ & !STEP7_present_state_1_.Q & !STEP7_present_state_2_.Q
       & STEP7_present_state_i_0_.Q
    # DIP_0_ ) ; (5 pterms, 9 signals)
STEP7_present_state_i_0_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)

dip_i_1__n = !DIP_1_ ; (1 pterm, 1 signal)

gnd_n_n = 0 ; (0 pterm, 0 signal)

o_BOTRED_0_ = !DIP_0_ ; (1 pterm, 1 signal)

o_BOTRED_1_ = dip_i_1__n ; (1 pterm, 1 signal)

o_BOTRED_2_ = !DIP_2_ ; (1 pterm, 1 signal)

o_BOTRED_3_ = !DIP_3_ ; (1 pterm, 1 signal)

o_BOTRED_4_ = !DIP_4_ ; (1 pterm, 1 signal)

o_BOTRED_5_ = !DIP_5_ ; (1 pterm, 1 signal)

o_BOTRED_6_ = !DIP_6_ ; (1 pterm, 1 signal)

o_BOTRED_7_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS1_0_ = o_TOPRED_3_.Q & !o_TOPRED_2_.Q & !o_TOPRED_1_.Q & !o_TOPRED_0_.Q
    # !o_TOPRED_3_.Q & !o_TOPRED_2_.Q & o_TOPRED_1_.Q & o_TOPRED_0_.Q
    # o_TOPRED_3_.Q & o_TOPRED_2_.Q & o_TOPRED_1_.Q
    # DIP_7_ ; (4 pterms, 5 signals)

o_DIS1_1_ = !DIP_7_ & !o_TOPRED_3_.Q & !o_TOPRED_2_.Q & o_TOPRED_1_.Q
       & !o_TOPRED_0_.Q
    # !DIP_7_ & o_TOPRED_3_.Q & o_TOPRED_2_.Q & !o_TOPRED_1_.Q
    # !DIP_7_ & o_TOPRED_3_.Q & o_TOPRED_2_.Q & !o_TOPRED_0_.Q
    # !DIP_7_ & o_TOPRED_3_.Q & !o_TOPRED_1_.Q & !o_TOPRED_0_.Q ; (4 pterms, 5 signals)

o_DIS1_2_ = !DIP_7_ & o_TOPRED_2_.Q & o_TOPRED_1_.Q & !o_TOPRED_0_.Q
    # !DIP_7_ & o_TOPRED_3_.Q & !o_TOPRED_2_.Q & o_TOPRED_1_.Q
    # !DIP_7_ & o_TOPRED_3_.Q & !o_TOPRED_0_.Q ; (3 pterms, 5 signals)

o_DIS1_3_ = !DIP_7_ & !o_TOPRED_3_.Q & o_TOPRED_2_.Q & !o_TOPRED_1_.Q
       & o_TOPRED_0_.Q
    # !DIP_7_ & o_TOPRED_3_.Q & o_TOPRED_2_.Q & o_TOPRED_1_.Q & !o_TOPRED_0_.Q
    # !DIP_7_ & o_TOPRED_3_.Q & !o_TOPRED_2_.Q & o_TOPRED_1_.Q & o_TOPRED_0_.Q
    # !DIP_7_ & !o_TOPRED_2_.Q & !o_TOPRED_1_.Q & !o_TOPRED_0_.Q ; (4 pterms, 5 signals)

o_DIS1_4_ = !DIP_7_ & o_TOPRED_3_.Q & o_TOPRED_2_.Q & !o_TOPRED_1_.Q
       & o_TOPRED_0_.Q
    # !DIP_7_ & !o_TOPRED_3_.Q & !o_TOPRED_2_.Q & !o_TOPRED_1_.Q
    # !DIP_7_ & !o_TOPRED_3_.Q & !o_TOPRED_2_.Q & o_TOPRED_0_.Q ; (3 pterms, 5 signals)

o_DIS1_5_ = !DIP_7_ & o_TOPRED_3_.Q & !o_TOPRED_2_.Q & o_TOPRED_1_.Q
       & !o_TOPRED_0_.Q
    # !DIP_7_ & !o_TOPRED_2_.Q & !o_TOPRED_1_.Q & o_TOPRED_0_.Q
    # !DIP_7_ & !o_TOPRED_3_.Q & !o_TOPRED_1_.Q & !o_TOPRED_0_.Q
    # !DIP_7_ & !o_TOPRED_3_.Q & !o_TOPRED_2_.Q & o_TOPRED_0_.Q ; (4 pterms, 5 signals)

o_DIS1_6_.X1 = DIP_7_
    # !o_TOPRED_3_.Q & o_TOPRED_2_.Q & !o_TOPRED_0_.Q
    # o_TOPRED_3_.Q & !o_TOPRED_2_.Q & o_TOPRED_1_.Q ; (3 pterms, 5 signals)
o_DIS1_6_.X2 = !DIP_7_ & o_TOPRED_1_.Q & !o_TOPRED_0_.Q ; (1 pterm, 3 signals)

o_DIS2_0_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS2_1_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS2_2_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS2_3_ = 1 ; (1 pterm, 0 signal)

o_DIS2_4_ = 1 ; (1 pterm, 0 signal)

o_DIS2_5_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS2_6_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS3_0_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS3_1_ = 1 ; (1 pterm, 0 signal)

o_DIS3_2_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS3_3_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS3_4_ = !DIP_7_ ; (1 pterm, 1 signal)

o_DIS3_5_ = 1 ; (1 pterm, 0 signal)

o_DIS3_6_ = 1 ; (1 pterm, 0 signal)

o_DIS4_0_ = !o_TOPRED_5_.Q & !o_TOPRED_4_.Q & !DIP_7_ & !o_TOPRED_6_.Q
       & !STEP4L_countout_3_.Q
    # o_TOPRED_5_.Q & o_TOPRED_4_.Q & !DIP_7_ & !o_TOPRED_6_.Q
       & STEP4L_countout_3_.Q
    # o_TOPRED_5_.Q & !DIP_7_ & o_TOPRED_6_.Q & !STEP4L_countout_3_.Q ; (3 pterms, 5 signals)

o_DIS4_1_ = o_TOPRED_5_.Q & !o_TOPRED_4_.Q & !DIP_7_ & !o_TOPRED_6_.Q
       & STEP4L_countout_3_.Q
    # !o_TOPRED_5_.Q & !DIP_7_ & o_TOPRED_6_.Q & !STEP4L_countout_3_.Q
    # !o_TOPRED_4_.Q & !DIP_7_ & o_TOPRED_6_.Q & !STEP4L_countout_3_.Q
    # !o_TOPRED_5_.Q & !o_TOPRED_4_.Q & !DIP_7_ & !STEP4L_countout_3_.Q ; (4 pterms, 5 signals)

o_DIS4_2_ = o_TOPRED_5_.Q & !o_TOPRED_4_.Q & o_TOPRED_6_.Q
    # o_TOPRED_5_.Q & !o_TOPRED_6_.Q & !STEP4L_countout_3_.Q
    # DIP_7_
    # !o_TOPRED_4_.Q & !STEP4L_countout_3_.Q ; (4 pterms, 5 signals)

o_DIS4_3_ = !o_TOPRED_5_.Q & o_TOPRED_4_.Q & !DIP_7_ & o_TOPRED_6_.Q
       & STEP4L_countout_3_.Q
    # o_TOPRED_5_.Q & !o_TOPRED_4_.Q & !DIP_7_ & o_TOPRED_6_.Q
       & !STEP4L_countout_3_.Q
    # o_TOPRED_5_.Q & o_TOPRED_4_.Q & !DIP_7_ & !o_TOPRED_6_.Q
       & !STEP4L_countout_3_.Q
    # !o_TOPRED_5_.Q & !o_TOPRED_4_.Q & !DIP_7_ & !o_TOPRED_6_.Q ; (4 pterms, 5 signals)

o_DIS4_4_ = !o_TOPRED_5_.Q & o_TOPRED_4_.Q & !DIP_7_ & o_TOPRED_6_.Q
       & !STEP4L_countout_3_.Q
    # !o_TOPRED_5_.Q & !DIP_7_ & !o_TOPRED_6_.Q & STEP4L_countout_3_.Q
    # o_TOPRED_4_.Q & !DIP_7_ & !o_TOPRED_6_.Q & STEP4L_countout_3_.Q ; (3 pterms, 5 signals)

o_DIS4_5_ = o_TOPRED_5_.Q & !o_TOPRED_4_.Q & !DIP_7_ & !o_TOPRED_6_.Q
       & !STEP4L_countout_3_.Q
    # !o_TOPRED_5_.Q & o_TOPRED_4_.Q & !DIP_7_ & !o_TOPRED_6_.Q
    # !o_TOPRED_5_.Q & !o_TOPRED_4_.Q & !DIP_7_ & STEP4L_countout_3_.Q
    # o_TOPRED_4_.Q & !DIP_7_ & !o_TOPRED_6_.Q & STEP4L_countout_3_.Q ; (4 pterms, 5 signals)

o_DIS4_6_ = o_TOPRED_5_.Q & o_TOPRED_4_.Q & !DIP_7_ & !o_TOPRED_6_.Q
       & !STEP4L_countout_3_.Q
    # !o_TOPRED_5_.Q & !o_TOPRED_4_.Q & !DIP_7_ & o_TOPRED_6_.Q
       & STEP4L_countout_3_.Q
    # o_TOPRED_5_.Q & !o_TOPRED_4_.Q & !DIP_7_ & o_TOPRED_6_.Q
       & !STEP4L_countout_3_.Q
    # o_TOPRED_5_.Q & !o_TOPRED_4_.Q & !DIP_7_ & !o_TOPRED_6_.Q
       & STEP4L_countout_3_.Q ; (4 pterms, 5 signals)

o_JUMBO_0_ = !STEP7_present_state_1_.Q & !STEP7_present_state_3_.Q
       & !STEP7_present_state_6_.Q ; (1 pterm, 3 signals)

o_JUMBO_1_ = !( !STEP7_present_state_1_.Q & !STEP7_present_state_4_.Q
       & STEP7_present_state_i_0_.Q ) ; (1 pterm, 3 signals)

o_JUMBO_2_ = !STEP7_present_state_4_.Q & !STEP7_present_state_5_.Q
       & !STEP7_present_state_6_.Q ; (1 pterm, 3 signals)

o_LED_YELLOW_0_.D = 0 ; (0 pterm, 0 signal)
o_LED_YELLOW_0_.C = !i_S1_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_0_.AR = !i_S1_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_0_.AP = !i_S1_NC ; (1 pterm, 1 signal)

o_LED_YELLOW_1_.D = 0 ; (0 pterm, 0 signal)
o_LED_YELLOW_1_.C = !i_S2_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_1_.AR = !i_S2_NO ; (1 pterm, 1 signal)
o_LED_YELLOW_1_.AP = !i_S2_NC ; (1 pterm, 1 signal)

o_MIDRED_0_.D = !( o_MIDRED_0_.Q & !STEP6_ringout_1_.Q & !STEP6_ringout_2_.Q
       & !STEP6_ringout_3_.Q & !STEP6_ringout_4_.Q & !STEP6_ringout_5_.Q
       & !STEP6_ringout_6_.Q ) ; (1 pterm, 7 signals)
o_MIDRED_0_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
o_MIDRED_0_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_MIDRED_1_.D = o_MIDRED_0_.Q ; (1 pterm, 1 signal)
o_MIDRED_1_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
o_MIDRED_1_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_MIDRED_2_.D = !STEP6_ringout_1_.Q ; (1 pterm, 1 signal)
o_MIDRED_2_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
o_MIDRED_2_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_MIDRED_3_.D = !STEP6_ringout_2_.Q ; (1 pterm, 1 signal)
o_MIDRED_3_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
o_MIDRED_3_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_MIDRED_4_.D = !STEP6_ringout_3_.Q ; (1 pterm, 1 signal)
o_MIDRED_4_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
o_MIDRED_4_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_MIDRED_5_.D = !STEP6_ringout_4_.Q ; (1 pterm, 1 signal)
o_MIDRED_5_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
o_MIDRED_5_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_MIDRED_6_.D = !STEP6_ringout_5_.Q ; (1 pterm, 1 signal)
o_MIDRED_6_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
o_MIDRED_6_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_MIDRED_7_.D = !STEP6_ringout_6_.Q ; (1 pterm, 1 signal)
o_MIDRED_7_.C = FDIVBY2_clk_out.Q ; (1 pterm, 1 signal)
o_MIDRED_7_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_TOPRED_0_.D = !o_TOPRED_0_.Q ; (1 pterm, 1 signal)
o_TOPRED_0_.C = RGTPB_Q.Q ; (1 pterm, 1 signal)
o_TOPRED_0_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_TOPRED_1_.D = o_TOPRED_1_.Q & o_TOPRED_0_.Q
    # !o_TOPRED_1_.Q & !o_TOPRED_0_.Q ; (2 pterms, 2 signals)
o_TOPRED_1_.C = RGTPB_Q.Q ; (1 pterm, 1 signal)
o_TOPRED_1_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_TOPRED_2_.D = !o_TOPRED_2_.Q & !o_TOPRED_1_.Q & !o_TOPRED_0_.Q
    # o_TOPRED_2_.Q & o_TOPRED_1_.Q
    # o_TOPRED_2_.Q & o_TOPRED_0_.Q ; (3 pterms, 3 signals)
o_TOPRED_2_.C = RGTPB_Q.Q ; (1 pterm, 1 signal)
o_TOPRED_2_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_TOPRED_3_.D = !o_TOPRED_3_.Q & !o_TOPRED_2_.Q & !o_TOPRED_1_.Q
       & !o_TOPRED_0_.Q
    # o_TOPRED_3_.Q & o_TOPRED_2_.Q
    # o_TOPRED_3_.Q & o_TOPRED_1_.Q
    # o_TOPRED_3_.Q & o_TOPRED_0_.Q ; (4 pterms, 4 signals)
o_TOPRED_3_.C = RGTPB_Q.Q ; (1 pterm, 1 signal)
o_TOPRED_3_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_TOPRED_4_.D = !o_TOPRED_4_.Q ; (1 pterm, 1 signal)
o_TOPRED_4_.C = LFTPB_Q.Q ; (1 pterm, 1 signal)
o_TOPRED_4_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_TOPRED_5_.D = o_TOPRED_5_.Q & o_TOPRED_4_.Q & DIP_6_
    # o_TOPRED_5_.Q & !o_TOPRED_4_.Q & !DIP_6_
    # !o_TOPRED_5_.Q & o_TOPRED_4_.Q & !DIP_6_
    # !o_TOPRED_5_.Q & !o_TOPRED_4_.Q & DIP_6_ ; (4 pterms, 3 signals)
o_TOPRED_5_.C = LFTPB_Q.Q ; (1 pterm, 1 signal)
o_TOPRED_5_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_TOPRED_6_.D.X1 = o_TOPRED_5_.Q & o_TOPRED_4_.Q & !DIP_6_
    # !o_TOPRED_5_.Q & !o_TOPRED_4_.Q & DIP_6_ ; (2 pterms, 3 signals)
o_TOPRED_6_.D.X2 = o_TOPRED_6_.Q ; (1 pterm, 1 signal)
o_TOPRED_6_.C = LFTPB_Q.Q ; (1 pterm, 1 signal)
o_TOPRED_6_.AP = DIP_0_ ; (1 pterm, 1 signal)

o_TOPRED_7_ = !STEP4L_countout_3_.Q ; (1 pterm, 1 signal)

osc_dip_i_1__n = !DIP_1_ ; (1 pterm, 1 signal)




