\BOOKMARK [0][-]{chapter.1}{Samenvatting}{}% 1
\BOOKMARK [0][-]{chapter.2}{Inleiding}{}% 2
\BOOKMARK [0][-]{chapter.3}{Probleemstelling}{}% 3
\BOOKMARK [1][-]{section.3.1}{Projectopgave: 'Ontwerp een chip'}{chapter.3}% 4
\BOOKMARK [1][-]{section.3.2}{Beschikbare infrastructuur}{chapter.3}% 5
\BOOKMARK [1][-]{section.3.3}{Functionele eisen}{chapter.3}% 6
\BOOKMARK [1][-]{section.3.4}{Randvoorwaarden}{chapter.3}% 7
\BOOKMARK [1][-]{section.3.5}{Plan van aanpak}{chapter.3}% 8
\BOOKMARK [0][-]{chapter.4}{Systeemoverzicht}{}% 9
\BOOKMARK [1][-]{section.4.1}{Toplevel}{chapter.4}% 10
\BOOKMARK [1][-]{section.4.2}{Externe componenten}{chapter.4}% 11
\BOOKMARK [0][-]{chapter.5}{Besturing}{}% 12
\BOOKMARK [1][-]{section.5.1}{Ultrasone}{chapter.5}% 13
\BOOKMARK [1][-]{section.5.2}{Buttons}{chapter.5}% 14
\BOOKMARK [1][-]{section.5.3}{SPI-communicatie}{chapter.5}% 15
\BOOKMARK [1][-]{section.5.4}{Detectie SPI}{chapter.5}% 16
\BOOKMARK [1][-]{section.5.5}{Simulatie}{chapter.5}% 17
\BOOKMARK [0][-]{chapter.6}{Blackbox}{}% 18
\BOOKMARK [1][-]{section.6.1}{Functionele beschrijving}{chapter.6}% 19
\BOOKMARK [1][-]{section.6.2}{Inputs en outputs}{chapter.6}% 20
\BOOKMARK [1][-]{section.6.3}{Implementatie}{chapter.6}% 21
\BOOKMARK [1][-]{section.6.4}{Simulatie}{chapter.6}% 22
\BOOKMARK [0][-]{chapter.7}{CPU}{}% 23
\BOOKMARK [1][-]{section.7.1}{Functionele beschrijving}{chapter.7}% 24
\BOOKMARK [1][-]{section.7.2}{Inputs en outputs}{chapter.7}% 25
\BOOKMARK [1][-]{section.7.3}{Implementatie}{chapter.7}% 26
\BOOKMARK [0][-]{chapter.8}{GPU}{}% 27
\BOOKMARK [1][-]{section.8.1}{Doelstelling}{chapter.8}% 28
\BOOKMARK [1][-]{section.8.2}{I/O}{chapter.8}% 29
\BOOKMARK [2][-]{subsection.8.2.1}{Input CPU}{section.8.2}% 30
\BOOKMARK [2][-]{subsection.8.2.2}{SPI}{section.8.2}% 31
\BOOKMARK [0][-]{chapter.9}{VGA}{}% 32
\BOOKMARK [1][-]{section.9.1}{RGB}{chapter.9}% 33
\BOOKMARK [1][-]{section.9.2}{H-Sync}{chapter.9}% 34
\BOOKMARK [1][-]{section.9.3}{V-Sync}{chapter.9}% 35
\BOOKMARK [1][-]{section.9.4}{Timing}{chapter.9}% 36
\BOOKMARK [2][-]{subsection.9.4.1}{H-Sync}{section.9.4}% 37
\BOOKMARK [2][-]{subsection.9.4.2}{V-Sync}{section.9.4}% 38
\BOOKMARK [1][-]{section.9.5}{VHDL}{chapter.9}% 39
\BOOKMARK [2][-]{subsection.9.5.1}{Deler}{section.9.5}% 40
\BOOKMARK [2][-]{subsection.9.5.2}{Counter}{section.9.5}% 41
\BOOKMARK [2][-]{subsection.9.5.3}{H-Sync}{section.9.5}% 42
\BOOKMARK [2][-]{subsection.9.5.4}{Vidcounter}{section.9.5}% 43
\BOOKMARK [2][-]{subsection.9.5.5}{V-Sync}{section.9.5}% 44
\BOOKMARK [2][-]{subsection.9.5.6}{RGB}{section.9.5}% 45
\BOOKMARK [1][-]{section.9.6}{Videosignaal}{chapter.9}% 46
\BOOKMARK [2][-]{subsection.9.6.1}{S-synccounter}{section.9.6}% 47
\BOOKMARK [2][-]{subsection.9.6.2}{S-Sync}{section.9.6}% 48
\BOOKMARK [1][-]{section.9.7}{Conclusie}{chapter.9}% 49
\BOOKMARK [1][-]{section.9.8}{Resultaten}{chapter.9}% 50
\BOOKMARK [0][-]{chapter.10}{SPI}{}% 51
\BOOKMARK [1][-]{section.10.1}{Functionele beschrijving}{chapter.10}% 52
\BOOKMARK [1][-]{section.10.2}{Inputs en outputs}{chapter.10}% 53
\BOOKMARK [1][-]{section.10.3}{Implementatie}{chapter.10}% 54
\BOOKMARK [0][-]{chapter.11}{SD-kaart}{}% 55
\BOOKMARK [1][-]{section.11.1}{SD communicatie}{chapter.11}% 56
\BOOKMARK [1][-]{section.11.2}{SD commando's \046 responses}{chapter.11}% 57
\BOOKMARK [1][-]{section.11.3}{Functionele omschrijving}{chapter.11}% 58
\BOOKMARK [1][-]{section.11.4}{Inputs en outputs}{chapter.11}% 59
\BOOKMARK [0][-]{chapter.12}{Conclusie en Aanbevelingen}{}% 60
\BOOKMARK [1][-]{section.12.1}{Conclusie}{chapter.12}% 61
\BOOKMARK [1][-]{section.12.2}{Aanbevelingen}{chapter.12}% 62
\BOOKMARK [0][-]{chapter.13}{Discussie}{}% 63
\BOOKMARK [1][-]{section.13.1}{Reflectie op het eindontwerp}{chapter.13}% 64
\BOOKMARK [1][-]{section.13.2}{Reflectie op het groepsproces}{chapter.13}% 65
