

================================================================
== Vitis HLS Report for 'crypto_kem_enc_1_Pipeline_VITIS_LOOP_377_2'
================================================================
* Date:           Tue May 20 14:34:49 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_377_2  |       17|       17|         2|          1|          1|    17|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_257 = alloca i32 1" [src/sha3/fips202.c:372->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 5 'alloca' 'i_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s_i"   --->   Operation 6 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln372 = store i5 0, i5 %i_257" [src/sha3/fips202.c:372->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 7 'store' 'store_ln372' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i11.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i5 %i_257" [src/sha3/fips202.c:377->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.78ns)   --->   "%icmp_ln377 = icmp_eq  i5 %i, i5 17" [src/sha3/fips202.c:377->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 10 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln377 = add i5 %i, i5 1" [src/sha3/fips202.c:377->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 11 'add' 'add_ln377' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln377, void %for.inc.i11.i.split, void %keccak_squeezeblocks.exit.i.exitStub" [src/sha3/fips202.c:377->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 12 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i5 %i" [src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 13 'zext' 'zext_ln379' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%s_i_addr = getelementptr i64 %s_i, i32 0, i32 %zext_ln379" [src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 14 'getelementptr' 's_i_addr' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%s_i_load = load i5 %s_i_addr" [src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 15 'load' 's_i_load' <Predicate = (!icmp_ln377)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln372 = store i5 %add_ln377, i5 %i_257" [src/sha3/fips202.c:372->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 16 'store' 'store_ln372' <Predicate = (!icmp_ln377)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln377)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln372 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sha3/fips202.c:372->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 17 'specpipeline' 'specpipeline_ln372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln372 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/sha3/fips202.c:372->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln377 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/sha3/fips202.c:377->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 19 'specloopname' 'specloopname_ln377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_i_load = load i5 %s_i_addr" [src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 20 'load' 's_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i64 %s_i_load" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 21 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i, i1 0" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i6 %shl_ln" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 23 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i32 0, i32 %zext_ln38" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 24 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln38_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_i_load, i32 8, i32 15" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 25 'partselect' 'trunc_ln38_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_78_addr = getelementptr i8 %t_78, i32 0, i32 %zext_ln38" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 26 'getelementptr' 't_78_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln38_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_i_load, i32 16, i32 23" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 27 'partselect' 'trunc_ln38_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%t_79_addr = getelementptr i8 %t_79, i32 0, i32 %zext_ln38" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 28 'getelementptr' 't_79_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln38_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_i_load, i32 24, i32 31" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 29 'partselect' 'trunc_ln38_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_80_addr = getelementptr i8 %t_80, i32 0, i32 %zext_ln38" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 30 'getelementptr' 't_80_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln38_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_i_load, i32 32, i32 39" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 31 'partselect' 'trunc_ln38_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln38 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i, i1 1" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 32 'bitconcatenate' 'or_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i6 %or_ln38" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 33 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr i8 %t, i32 0, i32 %zext_ln38_2" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 34 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln38_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_i_load, i32 40, i32 47" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 35 'partselect' 'trunc_ln38_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%t_78_addr_1 = getelementptr i8 %t_78, i32 0, i32 %zext_ln38_2" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 36 'getelementptr' 't_78_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln38_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_i_load, i32 48, i32 55" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 37 'partselect' 'trunc_ln38_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%t_79_addr_1 = getelementptr i8 %t_79, i32 0, i32 %zext_ln38_2" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 38 'getelementptr' 't_79_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %s_i_load, i32 56, i32 63" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 39 'partselect' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_80_addr_1 = getelementptr i8 %t_80, i32 0, i32 %zext_ln38_2" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 40 'getelementptr' 't_80_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln38 = store i8 %trunc_ln38, i6 %t_addr" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 41 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 42 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln38 = store i8 %trunc_ln38_s, i6 %t_78_addr" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 42 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 43 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln38 = store i8 %trunc_ln38_5, i6 %t_79_addr" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 43 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 44 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln38 = store i8 %trunc_ln38_6, i6 %t_80_addr" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 44 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 45 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln38 = store i8 %trunc_ln38_7, i6 %t_addr_4" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 45 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 46 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln38 = store i8 %trunc_ln38_8, i6 %t_78_addr_1" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 46 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 47 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln38 = store i8 %trunc_ln38_9, i6 %t_79_addr_1" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 47 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 48 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln38 = store i8 %trunc_ln38_1, i6 %t_80_addr_1" [src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 48 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln377 = br void %for.inc.i11.i" [src/sha3/fips202.c:377->src/sha3/fips202.c:569->src/sike.c:60]   --->   Operation 49 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln372', src/sha3/fips202.c:372->src/sha3/fips202.c:569->src/sike.c:60) of constant 0 on local variable 'i', src/sha3/fips202.c:372->src/sha3/fips202.c:569->src/sike.c:60 [8]  (1.588 ns)
	'load' operation 5 bit ('i', src/sha3/fips202.c:377->src/sha3/fips202.c:569->src/sike.c:60) on local variable 'i', src/sha3/fips202.c:372->src/sha3/fips202.c:569->src/sike.c:60 [11]  (0.000 ns)
	'add' operation 5 bit ('add_ln377', src/sha3/fips202.c:377->src/sha3/fips202.c:569->src/sike.c:60) [13]  (1.780 ns)
	'store' operation 0 bit ('store_ln372', src/sha3/fips202.c:372->src/sha3/fips202.c:569->src/sike.c:60) of variable 'add_ln377', src/sha3/fips202.c:377->src/sha3/fips202.c:569->src/sike.c:60 on local variable 'i', src/sha3/fips202.c:372->src/sha3/fips202.c:569->src/sike.c:60 [50]  (1.588 ns)

 <State 2>: 5.576ns
The critical path consists of the following:
	'load' operation 64 bit ('u', src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60) on array 's_i' [21]  (3.254 ns)
	'store' operation 0 bit ('store_ln38', src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60) of variable 'trunc_ln38', src/sha3/fips202.c:38->src/sha3/fips202.c:379->src/sha3/fips202.c:569->src/sike.c:60 on array 't' [42]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
