
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: reset (input port clocked by clk)
Endpoint: _325_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.02    2.02 ^ reset (in)
     1    0.00                           reset (net)
                  0.02    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.09    2.11 ^ input1/X (sky130_fd_sc_hd__buf_1)
     2    0.00                           net1 (net)
                  0.07    0.00    2.11 ^ fanout5/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.23    2.34 ^ fanout5/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           net5 (net)
                  0.15    0.00    2.34 ^ fanout4/A (sky130_fd_sc_hd__clkbuf_4)
                  0.15    0.26    2.60 ^ fanout4/X (sky130_fd_sc_hd__clkbuf_4)
    10    0.05                           net4 (net)
                  0.15    0.00    2.61 ^ _325_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  2.61   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.04    0.03   10.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.13   10.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk (net)
                  0.06    0.00   10.16 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13   10.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_2_2__leaf_clk (net)
                  0.05    0.00   10.30 ^ _325_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.25   10.05   clock uncertainty
                          0.00   10.05   clock reconvergence pessimism
                          0.19   10.23   library recovery time
                                 10.23   data required time
-----------------------------------------------------------------------------
                                 10.23   data required time
                                 -2.61   data arrival time
-----------------------------------------------------------------------------
                                  7.62   slack (MET)


Startpoint: _334_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _320_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.04    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.04    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.15    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk (net)
                  0.06    0.00    0.18 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.15    0.33 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_2_2__leaf_clk (net)
                  0.05    0.00    0.33 ^ _334_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.05    0.39    0.71 v _334_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.00                           input_buffer_inst.bit_count[7] (net)
                  0.05    0.00    0.71 v _153_/A (sky130_fd_sc_hd__or4_2)
                  0.14    0.76    1.47 v _153_/X (sky130_fd_sc_hd__or4_2)
     4    0.01                           _083_ (net)
                  0.14    0.00    1.47 v _167_/B (sky130_fd_sc_hd__or4b_1)
                  0.08    0.54    2.02 v _167_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _093_ (net)
                  0.08    0.00    2.02 v _168_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.21    2.23 v _168_/X (sky130_fd_sc_hd__clkbuf_4)
     9    0.04                           _094_ (net)
                  0.08    0.00    2.23 v _169_/S (sky130_fd_sc_hd__mux2_1)
                  0.05    0.32    2.56 v _169_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _095_ (net)
                  0.05    0.00    2.56 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.06    0.59    3.14 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00                           net36 (net)
                  0.06    0.00    3.14 v _170_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.10    3.24 v _170_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _065_ (net)
                  0.03    0.00    3.24 v _320_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.24   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.04    0.03   10.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.04    0.00   10.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.13   10.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.04                           clknet_0_clk (net)
                  0.06    0.00   10.16 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13   10.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.02                           clknet_2_0__leaf_clk (net)
                  0.05    0.00   10.29 ^ _320_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   10.04   clock uncertainty
                          0.02   10.05   clock reconvergence pessimism
                         -0.11    9.95   library setup time
                                  9.95   data required time
-----------------------------------------------------------------------------
                                  9.95   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_1__f_clk/X                      10     14     -4 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     13     -3 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 246 unannotated drivers.
 clk
 reset
 sensor_data
 _144_/Y
 _145_/X
 _146_/X
 _147_/X
 _148_/X
 _149_/X
 _150_/X
 _151_/X
 _152_/X
 _153_/X
 _154_/Y
 _155_/Y
 _156_/X
 _157_/Y
 _158_/X
 _159_/X
 _160_/X
 _161_/X
 _162_/X
 _163_/X
 _164_/Y
 _165_/Y
 _166_/X
 _167_/X
 _168_/X
 _169_/X
 _170_/X
 _171_/X
 _172_/X
 _173_/X
 _174_/X
 _175_/X
 _176_/X
 _177_/X
 _178_/X
 _179_/X
 _180_/X
 _181_/X
 _182_/X
 _183_/X
 _184_/X
 _185_/X
 _186_/X
 _187_/X
 _188_/X
 _189_/X
 _190_/X
 _191_/X
 _192_/X
 _193_/X
 _194_/X
 _195_/X
 _196_/X
 _197_/X
 _198_/X
 _199_/X
 _200_/X
 _201_/Y
 _202_/X
 _203_/X
 _204_/X
 _205_/X
 _206_/X
 _207_/X
 _208_/X
 _209_/X
 _210_/X
 _211_/X
 _212_/Y
 _213_/X
 _214_/X
 _215_/X
 _216_/X
 _217_/X
 _218_/X
 _219_/X
 _220_/X
 _221_/X
 _222_/X
 _223_/X
 _224_/X
 _225_/X
 _226_/X
 _227_/X
 _228_/X
 _229_/X
 _230_/X
 _231_/X
 _232_/Y
 _233_/Y
 _234_/Y
 _235_/Y
 _236_/Y
 _237_/Y
 _238_/Y
 _239_/Y
 _240_/Y
 _241_/Y
 _242_/X
 _243_/Y
 _244_/Y
 _245_/Y
 _246_/Y
 _247_/Y
 _248_/Y
 _249_/Y
 _250_/Y
 _251_/Y
 _252_/Y
 _253_/X
 _254_/Y
 _255_/Y
 _256_/Y
 _257_/Y
 _258_/Y
 _259_/Y
 _260_/Y
 _261_/X
 _262_/Y
 _263_/Y
 _264_/Y
 _265_/X
 _266_/Y
 _267_/X
 _268_/Y
 _269_/Y
 _270_/Y
 _271_/Y
 _272_/Y
 _273_/Y
 _274_/X
 _275_/X
 _276_/Y
 _277_/X
 _278_/X
 _279_/X
 _280_/Y
 _281_/Y
 _282_/Y
 _283_/Y
 _284_/Y
 _285_/Y
 _286_/Y
 _287_/Y
 _288_/Q
 _289_/Q
 _290_/Q
 _291_/Q
 _292_/Q
 _293_/Q
 _294_/Q
 _295_/Q
 _296_/Q
 _297_/Q
 _298_/Q
 _299_/Q
 _300_/Q
 _301_/Q
 _302_/Q
 _303_/Q
 _304_/Q
 _305_/Q
 _306_/Q
 _307_/Q
 _308_/Q
 _309_/Q
 _310_/Q
 _311_/Q
 _312_/Q
 _313_/Q
 _314_/Q
 _315_/Q
 _316_/Q
 _317_/Q
 _318_/Q
 _319_/Q
 _320_/Q
 _321_/Q
 _322_/Q
 _323_/Q
 _324_/Q
 _325_/Q
 _326_/Q
 _327_/Q
 _328_/Q
 _329_/Q
 _330_/Q
 _331_/Q
 _332_/Q
 _333_/Q
 _334_/Q
 clkbuf_0_clk/X
 clkbuf_2_0__f_clk/X
 clkbuf_2_1__f_clk/X
 clkbuf_2_2__f_clk/X
 clkbuf_2_3__f_clk/X
 fanout4/X
 fanout5/X
 hold1/X
 hold10/X
 hold11/X
 hold12/X
 hold13/X
 hold14/X
 hold15/X
 hold16/X
 hold17/X
 hold18/X
 hold19/X
 hold2/X
 hold20/X
 hold21/X
 hold22/X
 hold23/X
 hold24/X
 hold25/X
 hold26/X
 hold27/X
 hold28/X
 hold29/X
 hold3/X
 hold30/X
 hold31/X
 hold32/X
 hold33/X
 hold34/X
 hold35/X
 hold36/X
 hold37/X
 hold38/X
 hold39/X
 hold4/X
 hold40/X
 hold41/X
 hold42/X
 hold5/X
 hold6/X
 hold7/X
 hold8/X
 hold9/X
 input1/X
 input2/X
 output3/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 3
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
