INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/bd/BRAM_1_FIFO/hdl/BRAM_1_FIFO_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/OV7670_config_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/SCCB_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/OV7670-Verilog-master/OV7670-Verilog-master/src/camera_configure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_configure
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2458] undeclared symbol valid_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:78]
INFO: [VRFC 10-2458] undeclared symbol wr_ack_0, assumed default net type wire [C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase2/test-phase2.srcs/sources_1/new/master_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sources_1/new/vga_timing_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-config_vga/test-config_vga.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
