<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>arn5008reg.h source code [netbsd/sys/dev/ic/arn5008reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ar_base_eep_header,ar_cal_ctl_edges,ar_cal_data_per_freq_olpc,ar_cal_target_power_ht,ar_cal_target_power_leg,ar_rx_desc,ar_spur_chan,ar_tx_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/arn5008reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='arn5008reg.h.html'>arn5008reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: arn5008reg.h,v 1.1 2013/03/30 02:53:00 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: ar5008reg.h,v 1.3 2010/12/31 17:50:48 damien Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2009 Damien Bergamini &lt;damien.bergamini@free.fr&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (c) 2008-2009 Atheros Communications Inc.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="9">9</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="10">10</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="13">13</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="14">14</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="15">15</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="16">16</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="17">17</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="18">18</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="19">19</th><td><i> */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#<span data-ppcond="21">ifndef</span> <span class="macro" data-ref="_M/_ARN5008REG_H_">_ARN5008REG_H_</span></u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/_ARN5008REG_H_" data-ref="_M/_ARN5008REG_H_">_ARN5008REG_H_</dfn></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/*</i></td></tr>
<tr><th id="25">25</th><td><i> * MAC registers.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S2_S" data-ref="_M/AR_ISR_S2_S">AR_ISR_S2_S</dfn>			0x00cc</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S3_S" data-ref="_M/AR_ISR_S3_S">AR_ISR_S3_S</dfn>			0x00d0</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S4_S" data-ref="_M/AR_ISR_S4_S">AR_ISR_S4_S</dfn>			0x00d4</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/AR_ISR_S5_S" data-ref="_M/AR_ISR_S5_S">AR_ISR_S5_S</dfn>			0x00d8</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_IN_OUT" data-ref="_M/AR_GPIO_IN_OUT">AR_GPIO_IN_OUT</dfn>			0x4048</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OE_OUT" data-ref="_M/AR_GPIO_OE_OUT">AR_GPIO_OE_OUT</dfn>			0x404c</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INTR_POL" data-ref="_M/AR_GPIO_INTR_POL">AR_GPIO_INTR_POL</dfn>		0x4050</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_EN_VAL" data-ref="_M/AR_GPIO_INPUT_EN_VAL">AR_GPIO_INPUT_EN_VAL</dfn>		0x4054</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX1" data-ref="_M/AR_GPIO_INPUT_MUX1">AR_GPIO_INPUT_MUX1</dfn>		0x4058</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_INPUT_MUX2" data-ref="_M/AR_GPIO_INPUT_MUX2">AR_GPIO_INPUT_MUX2</dfn>		0x405c</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX" data-ref="_M/AR_GPIO_OUTPUT_MUX">AR_GPIO_OUTPUT_MUX</dfn>(i)		(0x4060 + (i) * 4)</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/AR_INPUT_STATE" data-ref="_M/AR_INPUT_STATE">AR_INPUT_STATE</dfn>			0x406c</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA" data-ref="_M/AR_EEPROM_STATUS_DATA">AR_EEPROM_STATUS_DATA</dfn>		0x407c</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/AR_OBS" data-ref="_M/AR_OBS">AR_OBS</dfn>				0x4080</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/AR_GPIO_PDPU" data-ref="_M/AR_GPIO_PDPU">AR_GPIO_PDPU</dfn>			0x4088</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/AR_PCIE_MSI" data-ref="_M/AR_PCIE_MSI">AR_PCIE_MSI</dfn>			0x4094</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/*</i></td></tr>
<tr><th id="45">45</th><td><i> * Analog registers.</i></td></tr>
<tr><th id="46">46</th><td><i> */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/AR_IS_ANALOG_REG" data-ref="_M/AR_IS_ANALOG_REG">AR_IS_ANALOG_REG</dfn>(reg)		((reg) &gt;= 0x7800 &amp;&amp; (reg) &lt;= 0x78b4)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF2G1_CH0" data-ref="_M/AR_AN_RF2G1_CH0">AR_AN_RF2G1_CH0</dfn>			0x7810</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF5G1_CH0" data-ref="_M/AR_AN_RF5G1_CH0">AR_AN_RF5G1_CH0</dfn>			0x7818</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF2G1_CH1" data-ref="_M/AR_AN_RF2G1_CH1">AR_AN_RF2G1_CH1</dfn>			0x7834</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF5G1_CH1" data-ref="_M/AR_AN_RF5G1_CH1">AR_AN_RF5G1_CH1</dfn>			0x783c</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/AR_AN_SYNTH9" data-ref="_M/AR_AN_SYNTH9">AR_AN_SYNTH9</dfn>			0x7868</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/AR_AN_TOP1" data-ref="_M/AR_AN_TOP1">AR_AN_TOP1</dfn>			0x7890</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/AR_AN_TOP2" data-ref="_M/AR_AN_TOP2">AR_AN_TOP2</dfn>			0x7894</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/*</i></td></tr>
<tr><th id="57">57</th><td><i> * PHY registers.</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BASE" data-ref="_M/AR_PHY_BASE">AR_PHY_BASE</dfn>			0x9800</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/AR_PHY" data-ref="_M/AR_PHY">AR_PHY</dfn>(i)			(AR_PHY_BASE + (i) * 4)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST" data-ref="_M/AR_PHY_TEST">AR_PHY_TEST</dfn>			0x9800</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TURBO" data-ref="_M/AR_PHY_TURBO">AR_PHY_TURBO</dfn>			0x9804</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST2" data-ref="_M/AR_PHY_TEST2">AR_PHY_TEST2</dfn>			0x9808</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING2" data-ref="_M/AR_PHY_TIMING2">AR_PHY_TIMING2</dfn>			0x9810</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING3" data-ref="_M/AR_PHY_TIMING3">AR_PHY_TIMING3</dfn>			0x9814</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHIP_ID" data-ref="_M/AR_PHY_CHIP_ID">AR_PHY_CHIP_ID</dfn>			0x9818</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ACTIVE" data-ref="_M/AR_PHY_ACTIVE">AR_PHY_ACTIVE</dfn>			0x981c</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL2" data-ref="_M/AR_PHY_RF_CTL2">AR_PHY_RF_CTL2</dfn>			0x9824</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL3" data-ref="_M/AR_PHY_RF_CTL3">AR_PHY_RF_CTL3</dfn>			0x9828</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADC_CTL" data-ref="_M/AR_PHY_ADC_CTL">AR_PHY_ADC_CTL</dfn>			0x982c</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADC_SERIAL_CTL" data-ref="_M/AR_PHY_ADC_SERIAL_CTL">AR_PHY_ADC_SERIAL_CTL</dfn>		0x9830</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4" data-ref="_M/AR_PHY_RF_CTL4">AR_PHY_RF_CTL4</dfn>			0x9834</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TSTDAC_CONST" data-ref="_M/AR_PHY_TSTDAC_CONST">AR_PHY_TSTDAC_CONST</dfn>		0x983c</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SETTLING" data-ref="_M/AR_PHY_SETTLING">AR_PHY_SETTLING</dfn>			0x9844</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RXGAIN" data-ref="_M/AR_PHY_RXGAIN">AR_PHY_RXGAIN</dfn>			0x9848</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ" data-ref="_M/AR_PHY_DESIRED_SZ">AR_PHY_DESIRED_SZ</dfn>		0x9850</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG" data-ref="_M/AR_PHY_FIND_SIG">AR_PHY_FIND_SIG</dfn>			0x9858</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CTL1" data-ref="_M/AR_PHY_AGC_CTL1">AR_PHY_AGC_CTL1</dfn>			0x985c</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL" data-ref="_M/AR_PHY_AGC_CONTROL">AR_PHY_AGC_CONTROL</dfn>		0x9860</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCA" data-ref="_M/AR_PHY_CCA">AR_PHY_CCA</dfn>(i)			(0x9864 + (i) * 0x1000)</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR" data-ref="_M/AR_PHY_SFCORR">AR_PHY_SFCORR</dfn>			0x9868</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW" data-ref="_M/AR_PHY_SFCORR_LOW">AR_PHY_SFCORR_LOW</dfn>		0x986c</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SLEEP_CTR_CONTROL" data-ref="_M/AR_PHY_SLEEP_CTR_CONTROL">AR_PHY_SLEEP_CTR_CONTROL</dfn>	0x9870</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SLEEP_CTR_LIMIT" data-ref="_M/AR_PHY_SLEEP_CTR_LIMIT">AR_PHY_SLEEP_CTR_LIMIT</dfn>		0x9874</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SLEEP_SCAL" data-ref="_M/AR_PHY_SLEEP_SCAL">AR_PHY_SLEEP_SCAL</dfn>		0x9878</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PLL_CTL" data-ref="_M/AR_PHY_PLL_CTL">AR_PHY_PLL_CTL</dfn>			0x987c</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BIN_MASK_1" data-ref="_M/AR_PHY_BIN_MASK_1">AR_PHY_BIN_MASK_1</dfn>		0x9900</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BIN_MASK_2" data-ref="_M/AR_PHY_BIN_MASK_2">AR_PHY_BIN_MASK_2</dfn>		0x9904</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BIN_MASK_3" data-ref="_M/AR_PHY_BIN_MASK_3">AR_PHY_BIN_MASK_3</dfn>		0x9908</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MASK_CTL" data-ref="_M/AR_PHY_MASK_CTL">AR_PHY_MASK_CTL</dfn>			0x990c</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_DELAY" data-ref="_M/AR_PHY_RX_DELAY">AR_PHY_RX_DELAY</dfn>			0x9914</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SEARCH_START_DELAY" data-ref="_M/AR_PHY_SEARCH_START_DELAY">AR_PHY_SEARCH_START_DELAY</dfn>	0x9918</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_0" data-ref="_M/AR_PHY_TIMING_CTRL4_0">AR_PHY_TIMING_CTRL4_0</dfn>		0x9920</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4" data-ref="_M/AR_PHY_TIMING_CTRL4">AR_PHY_TIMING_CTRL4</dfn>(i)		(0x9920 + (i) * 0x1000)</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5" data-ref="_M/AR_PHY_TIMING5">AR_PHY_TIMING5</dfn>			0x9924</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE1" data-ref="_M/AR_PHY_POWER_TX_RATE1">AR_PHY_POWER_TX_RATE1</dfn>		0x9934</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE2" data-ref="_M/AR_PHY_POWER_TX_RATE2">AR_PHY_POWER_TX_RATE2</dfn>		0x9938</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE_MAX" data-ref="_M/AR_PHY_POWER_TX_RATE_MAX">AR_PHY_POWER_TX_RATE_MAX</dfn>	0x993c</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_EXT" data-ref="_M/AR_PHY_RADAR_EXT">AR_PHY_RADAR_EXT</dfn>		0x9940</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL" data-ref="_M/AR_PHY_FRAME_CTL">AR_PHY_FRAME_CTL</dfn>		0x9944</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG" data-ref="_M/AR_PHY_SPUR_REG">AR_PHY_SPUR_REG</dfn>			0x994c</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0" data-ref="_M/AR_PHY_RADAR_0">AR_PHY_RADAR_0</dfn>			0x9954</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1" data-ref="_M/AR_PHY_RADAR_1">AR_PHY_RADAR_1</dfn>			0x9958</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SWITCH_CHAIN_0" data-ref="_M/AR_PHY_SWITCH_CHAIN_0">AR_PHY_SWITCH_CHAIN_0</dfn>		0x9960</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SWITCH_COM" data-ref="_M/AR_PHY_SWITCH_COM">AR_PHY_SWITCH_COM</dfn>		0x9964</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA" data-ref="_M/AR_PHY_SIGMA_DELTA">AR_PHY_SIGMA_DELTA</dfn>		0x996c</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RESTART" data-ref="_M/AR_PHY_RESTART">AR_PHY_RESTART</dfn>			0x9970</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_REQ" data-ref="_M/AR_PHY_RFBUS_REQ">AR_PHY_RFBUS_REQ</dfn>		0x997c</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING7" data-ref="_M/AR_PHY_TIMING7">AR_PHY_TIMING7</dfn>			0x9980</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING8" data-ref="_M/AR_PHY_TIMING8">AR_PHY_TIMING8</dfn>			0x9984</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BIN_MASK2_1" data-ref="_M/AR_PHY_BIN_MASK2_1">AR_PHY_BIN_MASK2_1</dfn>		0x9988</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BIN_MASK2_2" data-ref="_M/AR_PHY_BIN_MASK2_2">AR_PHY_BIN_MASK2_2</dfn>		0x998c</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BIN_MASK2_3" data-ref="_M/AR_PHY_BIN_MASK2_3">AR_PHY_BIN_MASK2_3</dfn>		0x9990</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BIN_MASK2_4" data-ref="_M/AR_PHY_BIN_MASK2_4">AR_PHY_BIN_MASK2_4</dfn>		0x9994</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING9" data-ref="_M/AR_PHY_TIMING9">AR_PHY_TIMING9</dfn>			0x9998</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING10" data-ref="_M/AR_PHY_TIMING10">AR_PHY_TIMING10</dfn>			0x999c</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11" data-ref="_M/AR_PHY_TIMING11">AR_PHY_TIMING11</dfn>			0x99a0</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_CHAINMASK" data-ref="_M/AR_PHY_RX_CHAINMASK">AR_PHY_RX_CHAINMASK</dfn>		0x99a4</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MULTICHAIN_GAIN_CTL" data-ref="_M/AR_PHY_MULTICHAIN_GAIN_CTL">AR_PHY_MULTICHAIN_GAIN_CTL</dfn>	0x99ac</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_GAIN_CORR" data-ref="_M/AR_PHY_NEW_ADC_DC_GAIN_CORR">AR_PHY_NEW_ADC_DC_GAIN_CORR</dfn>(i)	(0x99b4 + (i) * 0x1000)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA0" data-ref="_M/AR_PHY_EXT_CCA0">AR_PHY_EXT_CCA0</dfn>			0x99b8</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA" data-ref="_M/AR_PHY_EXT_CCA">AR_PHY_EXT_CCA</dfn>(i)		(0x99bc + (i) * 0x1000)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT" data-ref="_M/AR_PHY_SFCORR_EXT">AR_PHY_SFCORR_EXT</dfn>		0x99c0</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HALFGI" data-ref="_M/AR_PHY_HALFGI">AR_PHY_HALFGI</dfn>			0x99d0</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHANNEL_MASK_01_30" data-ref="_M/AR_PHY_CHANNEL_MASK_01_30">AR_PHY_CHANNEL_MASK_01_30</dfn>	0x99d4</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHANNEL_MASK_31_60" data-ref="_M/AR_PHY_CHANNEL_MASK_31_60">AR_PHY_CHANNEL_MASK_31_60</dfn>	0x99d8</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_MEMORY" data-ref="_M/AR_PHY_CHAN_INFO_MEMORY">AR_PHY_CHAN_INFO_MEMORY</dfn>		0x99dc</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HEAVY_CLIP_ENABLE" data-ref="_M/AR_PHY_HEAVY_CLIP_ENABLE">AR_PHY_HEAVY_CLIP_ENABLE</dfn>	0x99e0</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HEAVY_CLIP_FACTOR_RIFS" data-ref="_M/AR_PHY_HEAVY_CLIP_FACTOR_RIFS">AR_PHY_HEAVY_CLIP_FACTOR_RIFS</dfn>	0x99ec</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CALMODE" data-ref="_M/AR_PHY_CALMODE">AR_PHY_CALMODE</dfn>			0x99f0</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_REFCLKDLY" data-ref="_M/AR_PHY_REFCLKDLY">AR_PHY_REFCLKDLY</dfn>		0x99f4</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_REFCLKPD" data-ref="_M/AR_PHY_REFCLKPD">AR_PHY_REFCLKPD</dfn>			0x99f8</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BB_RFGAIN" data-ref="_M/AR_PHY_BB_RFGAIN">AR_PHY_BB_RFGAIN</dfn>(i)		(0x9a00 + (i) * 4)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CAL_MEAS_0" data-ref="_M/AR_PHY_CAL_MEAS_0">AR_PHY_CAL_MEAS_0</dfn>(i)		(0x9c10 + (i) * 0x1000)</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CAL_MEAS_1" data-ref="_M/AR_PHY_CAL_MEAS_1">AR_PHY_CAL_MEAS_1</dfn>(i)		(0x9c14 + (i) * 0x1000)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CAL_MEAS_2" data-ref="_M/AR_PHY_CAL_MEAS_2">AR_PHY_CAL_MEAS_2</dfn>(i)		(0x9c18 + (i) * 0x1000)</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CAL_MEAS_3" data-ref="_M/AR_PHY_CAL_MEAS_3">AR_PHY_CAL_MEAS_3</dfn>(i)		(0x9c1c + (i) * 0x1000)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CURRENT_RSSI" data-ref="_M/AR_PHY_CURRENT_RSSI">AR_PHY_CURRENT_RSSI</dfn>		0x9c1c</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_GRANT" data-ref="_M/AR_PHY_RFBUS_GRANT">AR_PHY_RFBUS_GRANT</dfn>		0x9c20</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_CURRENT_RSSI" data-ref="_M/AR9280_PHY_CURRENT_RSSI">AR9280_PHY_CURRENT_RSSI</dfn>		0x9c3c</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_GAIN_DIFF" data-ref="_M/AR_PHY_CHAN_INFO_GAIN_DIFF">AR_PHY_CHAN_INFO_GAIN_DIFF</dfn>	0x9cf4</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_GAIN" data-ref="_M/AR_PHY_CHAN_INFO_GAIN">AR_PHY_CHAN_INFO_GAIN</dfn>		0x9cfc</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE" data-ref="_M/AR_PHY_MODE">AR_PHY_MODE</dfn>			0xa200</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_TX_CTRL" data-ref="_M/AR_PHY_CCK_TX_CTRL">AR_PHY_CCK_TX_CTRL</dfn>		0xa204</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT" data-ref="_M/AR_PHY_CCK_DETECT">AR_PHY_CCK_DETECT</dfn>		0xa208</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ" data-ref="_M/AR_PHY_GAIN_2GHZ">AR_PHY_GAIN_2GHZ</dfn>		0xa20c</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_RXCTRL4" data-ref="_M/AR_PHY_CCK_RXCTRL4">AR_PHY_CCK_RXCTRL4</dfn>		0xa21c</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK" data-ref="_M/AR_PHY_DAG_CTRLCCK">AR_PHY_DAG_CTRLCCK</dfn>		0xa228</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FORCE_CLKEN_CCK" data-ref="_M/AR_PHY_FORCE_CLKEN_CCK">AR_PHY_FORCE_CLKEN_CCK</dfn>		0xa22c</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE3" data-ref="_M/AR_PHY_POWER_TX_RATE3">AR_PHY_POWER_TX_RATE3</dfn>		0xa234</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE4" data-ref="_M/AR_PHY_POWER_TX_RATE4">AR_PHY_POWER_TX_RATE4</dfn>		0xa238</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SCRM_SEQ_XR" data-ref="_M/AR_PHY_SCRM_SEQ_XR">AR_PHY_SCRM_SEQ_XR</dfn>		0xa23c</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HEADER_DETECT_XR" data-ref="_M/AR_PHY_HEADER_DETECT_XR">AR_PHY_HEADER_DETECT_XR</dfn>		0xa240</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHIRP_DETECTED_XR" data-ref="_M/AR_PHY_CHIRP_DETECTED_XR">AR_PHY_CHIRP_DETECTED_XR</dfn>	0xa244</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_BLUETOOTH" data-ref="_M/AR_PHY_BLUETOOTH">AR_PHY_BLUETOOTH</dfn>		0xa254</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG1" data-ref="_M/AR_PHY_TPCRG1">AR_PHY_TPCRG1</dfn>			0xa258</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL4" data-ref="_M/AR_PHY_TX_PWRCTRL4">AR_PHY_TX_PWRCTRL4</dfn>		0xa264</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ANALOG_SWAP" data-ref="_M/AR_PHY_ANALOG_SWAP">AR_PHY_ANALOG_SWAP</dfn>		0xa268</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG5" data-ref="_M/AR_PHY_TPCRG5">AR_PHY_TPCRG5</dfn>			0xa26c</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL6_0" data-ref="_M/AR_PHY_TX_PWRCTRL6_0">AR_PHY_TX_PWRCTRL6_0</dfn>		0xa270</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL7" data-ref="_M/AR_PHY_TX_PWRCTRL7">AR_PHY_TX_PWRCTRL7</dfn>		0xa274</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL9" data-ref="_M/AR_PHY_TX_PWRCTRL9">AR_PHY_TX_PWRCTRL9</dfn>		0xa27c</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PDADC_TBL_BASE" data-ref="_M/AR_PHY_PDADC_TBL_BASE">AR_PHY_PDADC_TBL_BASE</dfn>		0xa280</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_GAIN_TBL" data-ref="_M/AR_PHY_TX_GAIN_TBL">AR_PHY_TX_GAIN_TBL</dfn>(i)		(0xa300 + (i) * 4)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CL_CAL_CTL" data-ref="_M/AR_PHY_CL_CAL_CTL">AR_PHY_CL_CAL_CTL</dfn>		0xa358</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CLC_TBL" data-ref="_M/AR_PHY_CLC_TBL">AR_PHY_CLC_TBL</dfn>(i)		(0xa35c + (i) * 4)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE5" data-ref="_M/AR_PHY_POWER_TX_RATE5">AR_PHY_POWER_TX_RATE5</dfn>		0xa38c</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE6" data-ref="_M/AR_PHY_POWER_TX_RATE6">AR_PHY_POWER_TX_RATE6</dfn>		0xa390</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH0_TX_PWRCTRL11" data-ref="_M/AR_PHY_CH0_TX_PWRCTRL11">AR_PHY_CH0_TX_PWRCTRL11</dfn>		0xa398</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CAL_CHAINMASK" data-ref="_M/AR_PHY_CAL_CHAINMASK">AR_PHY_CAL_CHAINMASK</dfn>		0xa39c</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_VIT_MASK2_M_46_61" data-ref="_M/AR_PHY_VIT_MASK2_M_46_61">AR_PHY_VIT_MASK2_M_46_61</dfn>	0xa3a0</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_VIT_MASK2_M_31_45" data-ref="_M/AR_PHY_VIT_MASK2_M_31_45">AR_PHY_VIT_MASK2_M_31_45</dfn>	0xa3a4</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_VIT_MASK2_M_16_30" data-ref="_M/AR_PHY_VIT_MASK2_M_16_30">AR_PHY_VIT_MASK2_M_16_30</dfn>	0xa3a8</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_VIT_MASK2_M_00_15" data-ref="_M/AR_PHY_VIT_MASK2_M_00_15">AR_PHY_VIT_MASK2_M_00_15</dfn>	0xa3ac</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PILOT_MASK_01_30" data-ref="_M/AR_PHY_PILOT_MASK_01_30">AR_PHY_PILOT_MASK_01_30</dfn>		0xa3b0</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PILOT_MASK_31_60" data-ref="_M/AR_PHY_PILOT_MASK_31_60">AR_PHY_PILOT_MASK_31_60</dfn>		0xa3b4</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_VIT_MASK2_P_15_01" data-ref="_M/AR_PHY_VIT_MASK2_P_15_01">AR_PHY_VIT_MASK2_P_15_01</dfn>	0xa3b8</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_VIT_MASK2_P_30_16" data-ref="_M/AR_PHY_VIT_MASK2_P_30_16">AR_PHY_VIT_MASK2_P_30_16</dfn>	0xa3bc</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_VIT_MASK2_P_45_31" data-ref="_M/AR_PHY_VIT_MASK2_P_45_31">AR_PHY_VIT_MASK2_P_45_31</dfn>	0xa3c0</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_VIT_MASK2_P_61_46" data-ref="_M/AR_PHY_VIT_MASK2_P_61_46">AR_PHY_VIT_MASK2_P_61_46</dfn>	0xa3c4</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_SUB" data-ref="_M/AR_PHY_POWER_TX_SUB">AR_PHY_POWER_TX_SUB</dfn>		0xa3c8</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE7" data-ref="_M/AR_PHY_POWER_TX_RATE7">AR_PHY_POWER_TX_RATE7</dfn>		0xa3cc</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE8" data-ref="_M/AR_PHY_POWER_TX_RATE8">AR_PHY_POWER_TX_RATE8</dfn>		0xa3d0</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE9" data-ref="_M/AR_PHY_POWER_TX_RATE9">AR_PHY_POWER_TX_RATE9</dfn>		0xa3d4</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_XPA_CFG" data-ref="_M/AR_PHY_XPA_CFG">AR_PHY_XPA_CFG</dfn>			0xa3d8</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL6_1" data-ref="_M/AR_PHY_TX_PWRCTRL6_1">AR_PHY_TX_PWRCTRL6_1</dfn>		0xb270</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH1_TX_PWRCTRL11" data-ref="_M/AR_PHY_CH1_TX_PWRCTRL11">AR_PHY_CH1_TX_PWRCTRL11</dfn>		0xb398</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/*</i></td></tr>
<tr><th id="190">190</th><td><i> * AR7010 registers.</i></td></tr>
<tr><th id="191">191</th><td><i> */</i></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/AR7010_GPIO_OE" data-ref="_M/AR7010_GPIO_OE">AR7010_GPIO_OE</dfn>			0x52000</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/AR7010_GPIO_IN" data-ref="_M/AR7010_GPIO_IN">AR7010_GPIO_IN</dfn>			0x52004</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/AR7010_GPIO_OUT" data-ref="_M/AR7010_GPIO_OUT">AR7010_GPIO_OUT</dfn>			0x52008</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i>/* Bits for AR_AN_RF2G1_CH0. */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF2G1_CH0_OB_M" data-ref="_M/AR_AN_RF2G1_CH0_OB_M">AR_AN_RF2G1_CH0_OB_M</dfn>	0x03800000</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF2G1_CH0_OB_S" data-ref="_M/AR_AN_RF2G1_CH0_OB_S">AR_AN_RF2G1_CH0_OB_S</dfn>	23</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF2G1_CH0_DB_M" data-ref="_M/AR_AN_RF2G1_CH0_DB_M">AR_AN_RF2G1_CH0_DB_M</dfn>	0x1c000000</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF2G1_CH0_DB_S" data-ref="_M/AR_AN_RF2G1_CH0_DB_S">AR_AN_RF2G1_CH0_DB_S</dfn>	26</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i>/* Bits for AR_AN_RF5G1_CH0. */</i></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF5G1_CH0_OB5_M" data-ref="_M/AR_AN_RF5G1_CH0_OB5_M">AR_AN_RF5G1_CH0_OB5_M</dfn>	0x00070000</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF5G1_CH0_OB5_S" data-ref="_M/AR_AN_RF5G1_CH0_OB5_S">AR_AN_RF5G1_CH0_OB5_S</dfn>	16</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF5G1_CH0_DB5_M" data-ref="_M/AR_AN_RF5G1_CH0_DB5_M">AR_AN_RF5G1_CH0_DB5_M</dfn>	0x00380000</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF5G1_CH0_DB5_S" data-ref="_M/AR_AN_RF5G1_CH0_DB5_S">AR_AN_RF5G1_CH0_DB5_S</dfn>	19</u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><i>/* Bits for AR_AN_RF2G1_CH1. */</i></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF2G1_CH1_OB_M" data-ref="_M/AR_AN_RF2G1_CH1_OB_M">AR_AN_RF2G1_CH1_OB_M</dfn>	0x03800000</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF2G1_CH1_OB_S" data-ref="_M/AR_AN_RF2G1_CH1_OB_S">AR_AN_RF2G1_CH1_OB_S</dfn>	23</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF2G1_CH1_DB_M" data-ref="_M/AR_AN_RF2G1_CH1_DB_M">AR_AN_RF2G1_CH1_DB_M</dfn>	0x1c000000</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF2G1_CH1_DB_S" data-ref="_M/AR_AN_RF2G1_CH1_DB_S">AR_AN_RF2G1_CH1_DB_S</dfn>	26</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i>/* Bits for AR_AN_RF5G1_CH1. */</i></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF5G1_CH1_OB5_M" data-ref="_M/AR_AN_RF5G1_CH1_OB5_M">AR_AN_RF5G1_CH1_OB5_M</dfn>	0x00070000</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF5G1_CH1_OB5_S" data-ref="_M/AR_AN_RF5G1_CH1_OB5_S">AR_AN_RF5G1_CH1_OB5_S</dfn>	16</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF5G1_CH1_DB5_M" data-ref="_M/AR_AN_RF5G1_CH1_DB5_M">AR_AN_RF5G1_CH1_DB5_M</dfn>	0x00380000</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/AR_AN_RF5G1_CH1_DB5_S" data-ref="_M/AR_AN_RF5G1_CH1_DB5_S">AR_AN_RF5G1_CH1_DB5_S</dfn>	19</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><i>/* Bits for AR_AN_SYNTH9. */</i></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/AR_AN_SYNTH9_REFDIVA_M" data-ref="_M/AR_AN_SYNTH9_REFDIVA_M">AR_AN_SYNTH9_REFDIVA_M</dfn>	0xf8000000</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/AR_AN_SYNTH9_REFDIVA_S" data-ref="_M/AR_AN_SYNTH9_REFDIVA_S">AR_AN_SYNTH9_REFDIVA_S</dfn>	27</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i>/* Bits for AR_AN_TOP1. */</i></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/AR_AN_TOP1_DACLPMODE" data-ref="_M/AR_AN_TOP1_DACLPMODE">AR_AN_TOP1_DACLPMODE</dfn>	0x00040000</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/* Bits for AR_AN_TOP2. */</i></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/AR_AN_TOP2_XPABIAS_LVL_M" data-ref="_M/AR_AN_TOP2_XPABIAS_LVL_M">AR_AN_TOP2_XPABIAS_LVL_M</dfn>	0xc0000000</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/AR_AN_TOP2_XPABIAS_LVL_S" data-ref="_M/AR_AN_TOP2_XPABIAS_LVL_S">AR_AN_TOP2_XPABIAS_LVL_S</dfn>	30</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/AR_AN_TOP2_LOCALBIAS" data-ref="_M/AR_AN_TOP2_LOCALBIAS">AR_AN_TOP2_LOCALBIAS</dfn>		0x00200000</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/AR_AN_TOP2_PWDCLKIND" data-ref="_M/AR_AN_TOP2_PWDCLKIND">AR_AN_TOP2_PWDCLKIND</dfn>		0x00400000</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><i>/* Bits for AR_PHY_TEST. */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_RFSILENT_BB" data-ref="_M/AR_PHY_TEST_RFSILENT_BB">AR_PHY_TEST_RFSILENT_BB</dfn>	0x00002000</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TEST_AGC_CLR" data-ref="_M/AR_PHY_TEST_AGC_CLR">AR_PHY_TEST_AGC_CLR</dfn>	0x10000000</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/* Bits for AR_PHY_TURBO. */</i></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_TURBO_MODE" data-ref="_M/AR_PHY_FC_TURBO_MODE">AR_PHY_FC_TURBO_MODE</dfn>		0x00000001</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_TURBO_SHORT" data-ref="_M/AR_PHY_FC_TURBO_SHORT">AR_PHY_FC_TURBO_SHORT</dfn>		0x00000002</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_DYN2040_EN" data-ref="_M/AR_PHY_FC_DYN2040_EN">AR_PHY_FC_DYN2040_EN</dfn>		0x00000004</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_DYN2040_PRI_ONLY" data-ref="_M/AR_PHY_FC_DYN2040_PRI_ONLY">AR_PHY_FC_DYN2040_PRI_ONLY</dfn>	0x00000008</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_DYN2040_PRI_CH" data-ref="_M/AR_PHY_FC_DYN2040_PRI_CH">AR_PHY_FC_DYN2040_PRI_CH</dfn>	0x00000010</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_DYN2040_EXT_CH" data-ref="_M/AR_PHY_FC_DYN2040_EXT_CH">AR_PHY_FC_DYN2040_EXT_CH</dfn>	0x00000020</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_HT_EN" data-ref="_M/AR_PHY_FC_HT_EN">AR_PHY_FC_HT_EN</dfn>			0x00000040</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_SHORT_GI_40" data-ref="_M/AR_PHY_FC_SHORT_GI_40">AR_PHY_FC_SHORT_GI_40</dfn>		0x00000080</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_WALSH" data-ref="_M/AR_PHY_FC_WALSH">AR_PHY_FC_WALSH</dfn>			0x00000100</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_SINGLE_HT_LTF1" data-ref="_M/AR_PHY_FC_SINGLE_HT_LTF1">AR_PHY_FC_SINGLE_HT_LTF1</dfn>	0x00000200</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_ENABLE_DAC_FIFO" data-ref="_M/AR_PHY_FC_ENABLE_DAC_FIFO">AR_PHY_FC_ENABLE_DAC_FIFO</dfn>	0x00000800</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/* Bits for AR_PHY_TIMING3. */</i></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_MAN_M" data-ref="_M/AR_PHY_TIMING3_DSC_MAN_M">AR_PHY_TIMING3_DSC_MAN_M</dfn>	0xfffe0000</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_MAN_S" data-ref="_M/AR_PHY_TIMING3_DSC_MAN_S">AR_PHY_TIMING3_DSC_MAN_S</dfn>	17</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_EXP_M" data-ref="_M/AR_PHY_TIMING3_DSC_EXP_M">AR_PHY_TIMING3_DSC_EXP_M</dfn>	0x0001e000</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING3_DSC_EXP_S" data-ref="_M/AR_PHY_TIMING3_DSC_EXP_S">AR_PHY_TIMING3_DSC_EXP_S</dfn>	13</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i>/* Bits for AR_PHY_CHIP_ID. */</i></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHIP_ID_REV_0" data-ref="_M/AR_PHY_CHIP_ID_REV_0">AR_PHY_CHIP_ID_REV_0</dfn>		0x00000080</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHIP_ID_REV_1" data-ref="_M/AR_PHY_CHIP_ID_REV_1">AR_PHY_CHIP_ID_REV_1</dfn>		0x00000081</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHIP_ID_9160_REV_0" data-ref="_M/AR_PHY_CHIP_ID_9160_REV_0">AR_PHY_CHIP_ID_9160_REV_0</dfn>	0x000000b0</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><i>/* Bits for AR_PHY_ACTIVE. */</i></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ACTIVE_EN" data-ref="_M/AR_PHY_ACTIVE_EN">AR_PHY_ACTIVE_EN</dfn>	0x00000001</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ACTIVE_DIS" data-ref="_M/AR_PHY_ACTIVE_DIS">AR_PHY_ACTIVE_DIS</dfn>	0x00000000</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* Bits for AR_PHY_RF_CTL2. */</i></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_END_DATA_START_M" data-ref="_M/AR_PHY_TX_END_DATA_START_M">AR_PHY_TX_END_DATA_START_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_END_DATA_START_S" data-ref="_M/AR_PHY_TX_END_DATA_START_S">AR_PHY_TX_END_DATA_START_S</dfn>	0</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_END_PA_ON_M" data-ref="_M/AR_PHY_TX_END_PA_ON_M">AR_PHY_TX_END_PA_ON_M</dfn>		0x0000ff00</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_END_PA_ON_S" data-ref="_M/AR_PHY_TX_END_PA_ON_S">AR_PHY_TX_END_PA_ON_S</dfn>		8</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i>/* Bits for AR_PHY_RF_CTL3. */</i></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_END_TO_A2_RX_ON_M" data-ref="_M/AR_PHY_TX_END_TO_A2_RX_ON_M">AR_PHY_TX_END_TO_A2_RX_ON_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_END_TO_A2_RX_ON_S" data-ref="_M/AR_PHY_TX_END_TO_A2_RX_ON_S">AR_PHY_TX_END_TO_A2_RX_ON_S</dfn>	16</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><i>/* Bits for AR_PHY_ADC_CTL. */</i></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADC_CTL_OFF_INBUFGAIN_M" data-ref="_M/AR_PHY_ADC_CTL_OFF_INBUFGAIN_M">AR_PHY_ADC_CTL_OFF_INBUFGAIN_M</dfn>	0x00000003</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADC_CTL_OFF_INBUFGAIN_S" data-ref="_M/AR_PHY_ADC_CTL_OFF_INBUFGAIN_S">AR_PHY_ADC_CTL_OFF_INBUFGAIN_S</dfn>	0</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADC_CTL_OFF_PWDDAC" data-ref="_M/AR_PHY_ADC_CTL_OFF_PWDDAC">AR_PHY_ADC_CTL_OFF_PWDDAC</dfn>	0x00002000</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADC_CTL_OFF_PWDBANDGAP" data-ref="_M/AR_PHY_ADC_CTL_OFF_PWDBANDGAP">AR_PHY_ADC_CTL_OFF_PWDBANDGAP</dfn>	0x00004000</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADC_CTL_OFF_PWDADC" data-ref="_M/AR_PHY_ADC_CTL_OFF_PWDADC">AR_PHY_ADC_CTL_OFF_PWDADC</dfn>	0x00008000</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADC_CTL_ON_INBUFGAIN_M" data-ref="_M/AR_PHY_ADC_CTL_ON_INBUFGAIN_M">AR_PHY_ADC_CTL_ON_INBUFGAIN_M</dfn>	0x00030000</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADC_CTL_ON_INBUFGAIN_S" data-ref="_M/AR_PHY_ADC_CTL_ON_INBUFGAIN_S">AR_PHY_ADC_CTL_ON_INBUFGAIN_S</dfn>	16</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i>/* Bits for AR_PHY_ADC_SERIAL_CTL. */</i></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SEL_INTERNAL_ADDAC" data-ref="_M/AR_PHY_SEL_INTERNAL_ADDAC">AR_PHY_SEL_INTERNAL_ADDAC</dfn>	0x00000000</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SEL_EXTERNAL_RADIO" data-ref="_M/AR_PHY_SEL_EXTERNAL_RADIO">AR_PHY_SEL_EXTERNAL_RADIO</dfn>	0x00000001</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i>/* Bits for AR_PHY_RF_CTL4. */</i></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_TX_END_XPAB_OFF_M" data-ref="_M/AR_PHY_RF_CTL4_TX_END_XPAB_OFF_M">AR_PHY_RF_CTL4_TX_END_XPAB_OFF_M</dfn>	0xff000000</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_TX_END_XPAB_OFF_S" data-ref="_M/AR_PHY_RF_CTL4_TX_END_XPAB_OFF_S">AR_PHY_RF_CTL4_TX_END_XPAB_OFF_S</dfn>	24</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_TX_END_XPAA_OFF_M" data-ref="_M/AR_PHY_RF_CTL4_TX_END_XPAA_OFF_M">AR_PHY_RF_CTL4_TX_END_XPAA_OFF_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_TX_END_XPAA_OFF_S" data-ref="_M/AR_PHY_RF_CTL4_TX_END_XPAA_OFF_S">AR_PHY_RF_CTL4_TX_END_XPAA_OFF_S</dfn>	16</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_FRAME_XPAB_ON_M" data-ref="_M/AR_PHY_RF_CTL4_FRAME_XPAB_ON_M">AR_PHY_RF_CTL4_FRAME_XPAB_ON_M</dfn>		0x0000ff00</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_FRAME_XPAB_ON_S" data-ref="_M/AR_PHY_RF_CTL4_FRAME_XPAB_ON_S">AR_PHY_RF_CTL4_FRAME_XPAB_ON_S</dfn>		8</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_FRAME_XPAA_ON_M" data-ref="_M/AR_PHY_RF_CTL4_FRAME_XPAA_ON_M">AR_PHY_RF_CTL4_FRAME_XPAA_ON_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_FRAME_XPAA_ON_S" data-ref="_M/AR_PHY_RF_CTL4_FRAME_XPAA_ON_S">AR_PHY_RF_CTL4_FRAME_XPAA_ON_S</dfn>		0</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/* Bits for AR_PHY_SETTLING. */</i></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SETTLING_SWITCH_M" data-ref="_M/AR_PHY_SETTLING_SWITCH_M">AR_PHY_SETTLING_SWITCH_M</dfn>	0x00003f80</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SETTLING_SWITCH_S" data-ref="_M/AR_PHY_SETTLING_SWITCH_S">AR_PHY_SETTLING_SWITCH_S</dfn>	7</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>/* Bits for AR_PHY_RXGAIN. */</i></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_ATTEN_M" data-ref="_M/AR_PHY_RXGAIN_TXRX_ATTEN_M">AR_PHY_RXGAIN_TXRX_ATTEN_M</dfn>	0x0003f000</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_ATTEN_S" data-ref="_M/AR_PHY_RXGAIN_TXRX_ATTEN_S">AR_PHY_RXGAIN_TXRX_ATTEN_S</dfn>	12</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_RF_MAX_M" data-ref="_M/AR_PHY_RXGAIN_TXRX_RF_MAX_M">AR_PHY_RXGAIN_TXRX_RF_MAX_M</dfn>	0x007c0000</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RXGAIN_TXRX_RF_MAX_S" data-ref="_M/AR_PHY_RXGAIN_TXRX_RF_MAX_S">AR_PHY_RXGAIN_TXRX_RF_MAX_S</dfn>	18</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_RXGAIN_TXRX_ATTEN_M" data-ref="_M/AR9280_PHY_RXGAIN_TXRX_ATTEN_M">AR9280_PHY_RXGAIN_TXRX_ATTEN_M</dfn>	0x00003f80</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_RXGAIN_TXRX_ATTEN_S" data-ref="_M/AR9280_PHY_RXGAIN_TXRX_ATTEN_S">AR9280_PHY_RXGAIN_TXRX_ATTEN_S</dfn>	7</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_RXGAIN_TXRX_MARGIN_M" data-ref="_M/AR9280_PHY_RXGAIN_TXRX_MARGIN_M">AR9280_PHY_RXGAIN_TXRX_MARGIN_M</dfn>	0x001fc000</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_RXGAIN_TXRX_MARGIN_S" data-ref="_M/AR9280_PHY_RXGAIN_TXRX_MARGIN_S">AR9280_PHY_RXGAIN_TXRX_MARGIN_S</dfn>	14</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/* Bits for AR_PHY_DESIRED_SZ. */</i></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_ADC_M" data-ref="_M/AR_PHY_DESIRED_SZ_ADC_M">AR_PHY_DESIRED_SZ_ADC_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_ADC_S" data-ref="_M/AR_PHY_DESIRED_SZ_ADC_S">AR_PHY_DESIRED_SZ_ADC_S</dfn>		0</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_PGA_M" data-ref="_M/AR_PHY_DESIRED_SZ_PGA_M">AR_PHY_DESIRED_SZ_PGA_M</dfn>		0x0000ff00</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_PGA_S" data-ref="_M/AR_PHY_DESIRED_SZ_PGA_S">AR_PHY_DESIRED_SZ_PGA_S</dfn>		8</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_TOT_DES_M" data-ref="_M/AR_PHY_DESIRED_SZ_TOT_DES_M">AR_PHY_DESIRED_SZ_TOT_DES_M</dfn>	0x0ff00000</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DESIRED_SZ_TOT_DES_S" data-ref="_M/AR_PHY_DESIRED_SZ_TOT_DES_S">AR_PHY_DESIRED_SZ_TOT_DES_S</dfn>	20</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* Bits for AR_PHY_FIND_SIG. */</i></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRSTEP_M" data-ref="_M/AR_PHY_FIND_SIG_FIRSTEP_M">AR_PHY_FIND_SIG_FIRSTEP_M</dfn>	0x0003f000</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRSTEP_S" data-ref="_M/AR_PHY_FIND_SIG_FIRSTEP_S">AR_PHY_FIND_SIG_FIRSTEP_S</dfn>	12</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRPWR_M" data-ref="_M/AR_PHY_FIND_SIG_FIRPWR_M">AR_PHY_FIND_SIG_FIRPWR_M</dfn>	0x03fc0000</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FIND_SIG_FIRPWR_S" data-ref="_M/AR_PHY_FIND_SIG_FIRPWR_S">AR_PHY_FIND_SIG_FIRPWR_S</dfn>	18</u></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><i>/* Bits for AR_PHY_AGC_CTL1. */</i></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CTL1_COARSE_LOW_M" data-ref="_M/AR_PHY_AGC_CTL1_COARSE_LOW_M">AR_PHY_AGC_CTL1_COARSE_LOW_M</dfn>	0x00007f80</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CTL1_COARSE_LOW_S" data-ref="_M/AR_PHY_AGC_CTL1_COARSE_LOW_S">AR_PHY_AGC_CTL1_COARSE_LOW_S</dfn>	7</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CTL1_COARSE_HIGH_M" data-ref="_M/AR_PHY_AGC_CTL1_COARSE_HIGH_M">AR_PHY_AGC_CTL1_COARSE_HIGH_M</dfn>	0x003f8000</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CTL1_COARSE_HIGH_S" data-ref="_M/AR_PHY_AGC_CTL1_COARSE_HIGH_S">AR_PHY_AGC_CTL1_COARSE_HIGH_S</dfn>	15</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><i>/* Bits for AR_PHY_AGC_CONTROL. */</i></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_CAL" data-ref="_M/AR_PHY_AGC_CONTROL_CAL">AR_PHY_AGC_CONTROL_CAL</dfn>		0x00000001</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_NF" data-ref="_M/AR_PHY_AGC_CONTROL_NF">AR_PHY_AGC_CONTROL_NF</dfn>		0x00000002</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_ENABLE_NF" data-ref="_M/AR_PHY_AGC_CONTROL_ENABLE_NF">AR_PHY_AGC_CONTROL_ENABLE_NF</dfn>	0x00008000</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_FLTR_CAL" data-ref="_M/AR_PHY_AGC_CONTROL_FLTR_CAL">AR_PHY_AGC_CONTROL_FLTR_CAL</dfn>	0x00010000</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_AGC_CONTROL_NO_UPDATE_NF" data-ref="_M/AR_PHY_AGC_CONTROL_NO_UPDATE_NF">AR_PHY_AGC_CONTROL_NO_UPDATE_NF</dfn>	0x00020000</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><i>/* Bits for AR_PHY_CCA. */</i></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MAXCCA_PWR_M" data-ref="_M/AR_PHY_MAXCCA_PWR_M">AR_PHY_MAXCCA_PWR_M</dfn>		0x000001ff</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MAXCCA_PWR_S" data-ref="_M/AR_PHY_MAXCCA_PWR_S">AR_PHY_MAXCCA_PWR_S</dfn>		0</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCA_THRESH62_M" data-ref="_M/AR_PHY_CCA_THRESH62_M">AR_PHY_CCA_THRESH62_M</dfn>		0x0007f000</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCA_THRESH62_S" data-ref="_M/AR_PHY_CCA_THRESH62_S">AR_PHY_CCA_THRESH62_S</dfn>		12</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MINCCA_PWR_M" data-ref="_M/AR_PHY_MINCCA_PWR_M">AR_PHY_MINCCA_PWR_M</dfn>		0x0ff80000</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MINCCA_PWR_S" data-ref="_M/AR_PHY_MINCCA_PWR_S">AR_PHY_MINCCA_PWR_S</dfn>		19</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_CCA_THRESH62_M" data-ref="_M/AR9280_PHY_CCA_THRESH62_M">AR9280_PHY_CCA_THRESH62_M</dfn>	0x000ff000</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_CCA_THRESH62_S" data-ref="_M/AR9280_PHY_CCA_THRESH62_S">AR9280_PHY_CCA_THRESH62_S</dfn>	12</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_MINCCA_PWR_M" data-ref="_M/AR9280_PHY_MINCCA_PWR_M">AR9280_PHY_MINCCA_PWR_M</dfn>		0x1ff00000</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_MINCCA_PWR_S" data-ref="_M/AR9280_PHY_MINCCA_PWR_S">AR9280_PHY_MINCCA_PWR_S</dfn>		20</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i>/* Bits for AR_PHY_SFCORR_LOW. */</i></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW" data-ref="_M/AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW">AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW</dfn>	0x00000001</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_M" data-ref="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_M">AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_M</dfn>	0x00003f00</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S" data-ref="_M/AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S">AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S</dfn>	8</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW_M" data-ref="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW_M">AR_PHY_SFCORR_LOW_M1_THRESH_LOW_M</dfn>	0x001fc000</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S">AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S</dfn>	14</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW_M" data-ref="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW_M">AR_PHY_SFCORR_LOW_M2_THRESH_LOW_M</dfn>	0x0fe00000</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S">AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S</dfn>	21</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><i>/* Bits for AR_PHY_SFCORR. */</i></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M2COUNT_THR_M" data-ref="_M/AR_PHY_SFCORR_M2COUNT_THR_M">AR_PHY_SFCORR_M2COUNT_THR_M</dfn>	0x0000001f</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M2COUNT_THR_S" data-ref="_M/AR_PHY_SFCORR_M2COUNT_THR_S">AR_PHY_SFCORR_M2COUNT_THR_S</dfn>	0</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M1_THRESH_M" data-ref="_M/AR_PHY_SFCORR_M1_THRESH_M">AR_PHY_SFCORR_M1_THRESH_M</dfn>	0x00fe0000</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M1_THRESH_S" data-ref="_M/AR_PHY_SFCORR_M1_THRESH_S">AR_PHY_SFCORR_M1_THRESH_S</dfn>	17</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M2_THRESH_M" data-ref="_M/AR_PHY_SFCORR_M2_THRESH_M">AR_PHY_SFCORR_M2_THRESH_M</dfn>	0x7f000000</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_M2_THRESH_S" data-ref="_M/AR_PHY_SFCORR_M2_THRESH_S">AR_PHY_SFCORR_M2_THRESH_S</dfn>	24</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i>/* Bits for AR_PHY_RX_DELAY. */</i></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_DELAY_DELAY_M" data-ref="_M/AR_PHY_RX_DELAY_DELAY_M">AR_PHY_RX_DELAY_DELAY_M</dfn>	0x00003fff</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_DELAY_DELAY_S" data-ref="_M/AR_PHY_RX_DELAY_DELAY_S">AR_PHY_RX_DELAY_DELAY_S</dfn>	0</u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><i>/* Bits for AR_PHY_TIMING_CTRL4_0. */</i></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_M" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_M">AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_M</dfn>		0x0000001f</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S">AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S</dfn>		0</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_M" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_M">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_M</dfn>		0x000007e0</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S</dfn>		5</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_ENABLE" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_ENABLE">AR_PHY_TIMING_CTRL4_IQCORR_ENABLE</dfn>		0x00000800</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_M" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_M">AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_M</dfn>	0x0000f000</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S">AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S</dfn>	12</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_DO_CAL" data-ref="_M/AR_PHY_TIMING_CTRL4_DO_CAL">AR_PHY_TIMING_CTRL4_DO_CAL</dfn>			0x00010000</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK" data-ref="_M/AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK">AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK</dfn>		0x10000000</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK" data-ref="_M/AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK">AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK</dfn>		0x20000000</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER" data-ref="_M/AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER">AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER</dfn>		0x40000000</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI" data-ref="_M/AR_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI">AR_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI</dfn>		0x80000000</u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><i>/* Bits for AR_PHY_TIMING5. */</i></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5_CYCPWR_THR1_M" data-ref="_M/AR_PHY_TIMING5_CYCPWR_THR1_M">AR_PHY_TIMING5_CYCPWR_THR1_M</dfn>	0x000000fe</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING5_CYCPWR_THR1_S" data-ref="_M/AR_PHY_TIMING5_CYCPWR_THR1_S">AR_PHY_TIMING5_CYCPWR_THR1_S</dfn>	1</u></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><i>/* Bits for AR_PHY_POWER_TX_RATE_MAX. */</i></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE" data-ref="_M/AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE">AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE</dfn>	0x00000040</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><i>/* Bits for AR_PHY_FRAME_CTL. */</i></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL_TX_CLIP_M" data-ref="_M/AR_PHY_FRAME_CTL_TX_CLIP_M">AR_PHY_FRAME_CTL_TX_CLIP_M</dfn>	0x00000038</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FRAME_CTL_TX_CLIP_S" data-ref="_M/AR_PHY_FRAME_CTL_TX_CLIP_S">AR_PHY_FRAME_CTL_TX_CLIP_S</dfn>	3</u></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><i>/* Bits for AR_PHY_TXPWRADJ. */</i></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_M" data-ref="_M/AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_M">AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_M</dfn>	0x00000fc0</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_S" data-ref="_M/AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_S">AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_S</dfn>	6</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_M" data-ref="_M/AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_M">AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_M</dfn>	0x00fc0000</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_S" data-ref="_M/AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_S">AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_S</dfn>	18</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><i>/* Bits for AR_PHY_RADAR_EXT. */</i></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_EXT_ENA" data-ref="_M/AR_PHY_RADAR_EXT_ENA">AR_PHY_RADAR_EXT_ENA</dfn>		0x00004000</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><i>/* Bits for AR_PHY_RADAR_0. */</i></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_ENA" data-ref="_M/AR_PHY_RADAR_0_ENA">AR_PHY_RADAR_0_ENA</dfn>		0x00000001</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_INBAND_M" data-ref="_M/AR_PHY_RADAR_0_INBAND_M">AR_PHY_RADAR_0_INBAND_M</dfn>		0x0000003e</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_INBAND_S" data-ref="_M/AR_PHY_RADAR_0_INBAND_S">AR_PHY_RADAR_0_INBAND_S</dfn>		1</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_PRSSI_M" data-ref="_M/AR_PHY_RADAR_0_PRSSI_M">AR_PHY_RADAR_0_PRSSI_M</dfn>		0x00000fc0</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_PRSSI_S" data-ref="_M/AR_PHY_RADAR_0_PRSSI_S">AR_PHY_RADAR_0_PRSSI_S</dfn>		6</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_HEIGHT_M" data-ref="_M/AR_PHY_RADAR_0_HEIGHT_M">AR_PHY_RADAR_0_HEIGHT_M</dfn>		0x0003f000</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_HEIGHT_S" data-ref="_M/AR_PHY_RADAR_0_HEIGHT_S">AR_PHY_RADAR_0_HEIGHT_S</dfn>		12</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_RRSSI_M" data-ref="_M/AR_PHY_RADAR_0_RRSSI_M">AR_PHY_RADAR_0_RRSSI_M</dfn>		0x00fc0000</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_RRSSI_S" data-ref="_M/AR_PHY_RADAR_0_RRSSI_S">AR_PHY_RADAR_0_RRSSI_S</dfn>		18</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_FIRPWR_M" data-ref="_M/AR_PHY_RADAR_0_FIRPWR_M">AR_PHY_RADAR_0_FIRPWR_M</dfn>		0x7f000000</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_FIRPWR_S" data-ref="_M/AR_PHY_RADAR_0_FIRPWR_S">AR_PHY_RADAR_0_FIRPWR_S</dfn>		24</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_0_FFT_ENA" data-ref="_M/AR_PHY_RADAR_0_FFT_ENA">AR_PHY_RADAR_0_FFT_ENA</dfn>		0x80000000</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><i>/* Bits for AR_PHY_RADAR_1. */</i></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_MAXLEN_M" data-ref="_M/AR_PHY_RADAR_1_MAXLEN_M">AR_PHY_RADAR_1_MAXLEN_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_MAXLEN_S" data-ref="_M/AR_PHY_RADAR_1_MAXLEN_S">AR_PHY_RADAR_1_MAXLEN_S</dfn>		0</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELSTEP_THRESH_M" data-ref="_M/AR_PHY_RADAR_1_RELSTEP_THRESH_M">AR_PHY_RADAR_1_RELSTEP_THRESH_M</dfn>	0x00001f00</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELSTEP_THRESH_S" data-ref="_M/AR_PHY_RADAR_1_RELSTEP_THRESH_S">AR_PHY_RADAR_1_RELSTEP_THRESH_S</dfn>	8</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELSTEP_CHECK" data-ref="_M/AR_PHY_RADAR_1_RELSTEP_CHECK">AR_PHY_RADAR_1_RELSTEP_CHECK</dfn>	0x00002000</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_MAX_RRSSI" data-ref="_M/AR_PHY_RADAR_1_MAX_RRSSI">AR_PHY_RADAR_1_MAX_RRSSI</dfn>	0x00004000</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_BLOCK_CHECK" data-ref="_M/AR_PHY_RADAR_1_BLOCK_CHECK">AR_PHY_RADAR_1_BLOCK_CHECK</dfn>	0x00008000</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELPWR_THRESH_M" data-ref="_M/AR_PHY_RADAR_1_RELPWR_THRESH_M">AR_PHY_RADAR_1_RELPWR_THRESH_M</dfn>	0x003f0000</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELPWR_THRESH_S" data-ref="_M/AR_PHY_RADAR_1_RELPWR_THRESH_S">AR_PHY_RADAR_1_RELPWR_THRESH_S</dfn>	16</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_USE_FIR128" data-ref="_M/AR_PHY_RADAR_1_USE_FIR128">AR_PHY_RADAR_1_USE_FIR128</dfn>	0x00400000</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RADAR_1_RELPWR_ENA" data-ref="_M/AR_PHY_RADAR_1_RELPWR_ENA">AR_PHY_RADAR_1_RELPWR_ENA</dfn>	0x00800000</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><i>/* Bits for AR_PHY_SIGMA_DELTA. */</i></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_ADC_SEL_M" data-ref="_M/AR_PHY_SIGMA_DELTA_ADC_SEL_M">AR_PHY_SIGMA_DELTA_ADC_SEL_M</dfn>	0x00000003</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_ADC_SEL_S" data-ref="_M/AR_PHY_SIGMA_DELTA_ADC_SEL_S">AR_PHY_SIGMA_DELTA_ADC_SEL_S</dfn>	0</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_FILT2_M" data-ref="_M/AR_PHY_SIGMA_DELTA_FILT2_M">AR_PHY_SIGMA_DELTA_FILT2_M</dfn>	0x000000f8</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_FILT2_S" data-ref="_M/AR_PHY_SIGMA_DELTA_FILT2_S">AR_PHY_SIGMA_DELTA_FILT2_S</dfn>	3</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_FILT1_M" data-ref="_M/AR_PHY_SIGMA_DELTA_FILT1_M">AR_PHY_SIGMA_DELTA_FILT1_M</dfn>	0x00001f00</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_FILT1_S" data-ref="_M/AR_PHY_SIGMA_DELTA_FILT1_S">AR_PHY_SIGMA_DELTA_FILT1_S</dfn>	8</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_ADC_CLIP_M" data-ref="_M/AR_PHY_SIGMA_DELTA_ADC_CLIP_M">AR_PHY_SIGMA_DELTA_ADC_CLIP_M</dfn>	0x01ffe000</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SIGMA_DELTA_ADC_CLIP_S" data-ref="_M/AR_PHY_SIGMA_DELTA_ADC_CLIP_S">AR_PHY_SIGMA_DELTA_ADC_CLIP_S</dfn>	13</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><i>/* Bits for AR_PHY_RESTART. */</i></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RESTART_DIV_GC_M" data-ref="_M/AR_PHY_RESTART_DIV_GC_M">AR_PHY_RESTART_DIV_GC_M</dfn>	0x001c0000</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RESTART_DIV_GC_S" data-ref="_M/AR_PHY_RESTART_DIV_GC_S">AR_PHY_RESTART_DIV_GC_S</dfn>	18</u></td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><i>/* Bits for AR_PHY_RFBUS_REQ. */</i></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_REQ_EN" data-ref="_M/AR_PHY_RFBUS_REQ_EN">AR_PHY_RFBUS_REQ_EN</dfn>	0x00000001</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i>/* Bits for AR_PHY_TIMING11. */</i></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE_M" data-ref="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE_M">AR_PHY_TIMING11_SPUR_DELTA_PHASE_M</dfn>	0x000fffff</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE_S" data-ref="_M/AR_PHY_TIMING11_SPUR_DELTA_PHASE_S">AR_PHY_TIMING11_SPUR_DELTA_PHASE_S</dfn>	0</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_FREQ_SD_M" data-ref="_M/AR_PHY_TIMING11_SPUR_FREQ_SD_M">AR_PHY_TIMING11_SPUR_FREQ_SD_M</dfn>		0x3ff00000</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_SPUR_FREQ_SD_S" data-ref="_M/AR_PHY_TIMING11_SPUR_FREQ_SD_S">AR_PHY_TIMING11_SPUR_FREQ_SD_S</dfn>		20</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_USE_SPUR_IN_AGC" data-ref="_M/AR_PHY_TIMING11_USE_SPUR_IN_AGC">AR_PHY_TIMING11_USE_SPUR_IN_AGC</dfn>		0x40000000</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING11_USE_SPUR_IN_SELFCOR" data-ref="_M/AR_PHY_TIMING11_USE_SPUR_IN_SELFCOR">AR_PHY_TIMING11_USE_SPUR_IN_SELFCOR</dfn>	0x80000000</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i>/* Bits for AR_PHY_NEW_ADC_DC_GAIN_CORR(). */</i></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_NEW_ADC_GAIN_CORR_ENABLE" data-ref="_M/AR_PHY_NEW_ADC_GAIN_CORR_ENABLE">AR_PHY_NEW_ADC_GAIN_CORR_ENABLE</dfn>		0x40000000</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE" data-ref="_M/AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE">AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE</dfn>	0x80000000</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i>/* Bits for AR_PHY_EXT_CCA0. */</i></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA0_THRESH62_M" data-ref="_M/AR_PHY_EXT_CCA0_THRESH62_M">AR_PHY_EXT_CCA0_THRESH62_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA0_THRESH62_S" data-ref="_M/AR_PHY_EXT_CCA0_THRESH62_S">AR_PHY_EXT_CCA0_THRESH62_S</dfn>	0</u></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><i>/* Bits for AR_PHY_EXT_CCA. */</i></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_MAXCCA_PWR_M" data-ref="_M/AR_PHY_EXT_MAXCCA_PWR_M">AR_PHY_EXT_MAXCCA_PWR_M</dfn>		0x000001ff</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_MAXCCA_PWR_S" data-ref="_M/AR_PHY_EXT_MAXCCA_PWR_S">AR_PHY_EXT_MAXCCA_PWR_S</dfn>		0</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA_CYCPWR_THR1_M" data-ref="_M/AR_PHY_EXT_CCA_CYCPWR_THR1_M">AR_PHY_EXT_CCA_CYCPWR_THR1_M</dfn>	0x0000fe00</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA_CYCPWR_THR1_S" data-ref="_M/AR_PHY_EXT_CCA_CYCPWR_THR1_S">AR_PHY_EXT_CCA_CYCPWR_THR1_S</dfn>	9</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA_THRESH62_M" data-ref="_M/AR_PHY_EXT_CCA_THRESH62_M">AR_PHY_EXT_CCA_THRESH62_M</dfn>	0x007f0000</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA_THRESH62_S" data-ref="_M/AR_PHY_EXT_CCA_THRESH62_S">AR_PHY_EXT_CCA_THRESH62_S</dfn>	16</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_MINCCA_PWR_M" data-ref="_M/AR_PHY_EXT_MINCCA_PWR_M">AR_PHY_EXT_MINCCA_PWR_M</dfn>		0xff800000</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_MINCCA_PWR_S" data-ref="_M/AR_PHY_EXT_MINCCA_PWR_S">AR_PHY_EXT_MINCCA_PWR_S</dfn>		23</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_EXT_MINCCA_PWR_M" data-ref="_M/AR9280_PHY_EXT_MINCCA_PWR_M">AR9280_PHY_EXT_MINCCA_PWR_M</dfn>	0x01ff0000</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_EXT_MINCCA_PWR_S" data-ref="_M/AR9280_PHY_EXT_MINCCA_PWR_S">AR9280_PHY_EXT_MINCCA_PWR_S</dfn>	16</u></td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><i>/* Bits for AR_PHY_SFCORR_EXT. */</i></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH_M" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH_M">AR_PHY_SFCORR_EXT_M1_THRESH_M</dfn>		0x0000007f</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH_S" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH_S">AR_PHY_SFCORR_EXT_M1_THRESH_S</dfn>		0</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH_M" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH_M">AR_PHY_SFCORR_EXT_M2_THRESH_M</dfn>		0x00003f80</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH_S" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH_S">AR_PHY_SFCORR_EXT_M2_THRESH_S</dfn>		7</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW_M" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW_M">AR_PHY_SFCORR_EXT_M1_THRESH_LOW_M</dfn>	0x001fc000</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S">AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S</dfn>	14</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW_M" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW_M">AR_PHY_SFCORR_EXT_M2_THRESH_LOW_M</dfn>	0x0fe00000</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S">AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S</dfn>	21</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_SPUR_SUBCHNL_SD_M" data-ref="_M/AR_PHY_SFCORR_SPUR_SUBCHNL_SD_M">AR_PHY_SFCORR_SPUR_SUBCHNL_SD_M</dfn>		0xf0000000</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S" data-ref="_M/AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S">AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S</dfn>		28</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><i>/* Bits for AR_PHY_HALFGI. */</i></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HALFGI_DSC_EXP_M" data-ref="_M/AR_PHY_HALFGI_DSC_EXP_M">AR_PHY_HALFGI_DSC_EXP_M</dfn>	0x0000000f</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HALFGI_DSC_EXP_S" data-ref="_M/AR_PHY_HALFGI_DSC_EXP_S">AR_PHY_HALFGI_DSC_EXP_S</dfn>	0</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HALFGI_DSC_MAN_M" data-ref="_M/AR_PHY_HALFGI_DSC_MAN_M">AR_PHY_HALFGI_DSC_MAN_M</dfn>	0x0007fff0</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HALFGI_DSC_MAN_S" data-ref="_M/AR_PHY_HALFGI_DSC_MAN_S">AR_PHY_HALFGI_DSC_MAN_S</dfn>	4</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><i>/* Bits for AR_PHY_CHAN_INFO_MEMORY. */</i></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK" data-ref="_M/AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK">AR_PHY_CHAN_INFO_MEMORY_CAPTURE_MASK</dfn>	0x00000001</u></td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><i>/* Bits for AR_PHY_HEAVY_CLIP_FACTOR_RIFS. */</i></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RIFS_INIT_DELAY_M" data-ref="_M/AR_PHY_RIFS_INIT_DELAY_M">AR_PHY_RIFS_INIT_DELAY_M</dfn>	0x03ff0000</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RIFS_INIT_DELAY_S" data-ref="_M/AR_PHY_RIFS_INIT_DELAY_S">AR_PHY_RIFS_INIT_DELAY_S</dfn>	16</u></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><i>/* Bits for AR_PHY_CALMODE. */</i></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CALMODE_IQ" data-ref="_M/AR_PHY_CALMODE_IQ">AR_PHY_CALMODE_IQ</dfn>		0x00000000</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CALMODE_ADC_GAIN" data-ref="_M/AR_PHY_CALMODE_ADC_GAIN">AR_PHY_CALMODE_ADC_GAIN</dfn>		0x00000001</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CALMODE_ADC_DC_PER" data-ref="_M/AR_PHY_CALMODE_ADC_DC_PER">AR_PHY_CALMODE_ADC_DC_PER</dfn>	0x00000002</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CALMODE_ADC_DC_INIT" data-ref="_M/AR_PHY_CALMODE_ADC_DC_INIT">AR_PHY_CALMODE_ADC_DC_INIT</dfn>	0x00000003</u></td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td><i>/* Bits for AR_PHY_RFBUS_GRANT. */</i></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_GRANT_EN" data-ref="_M/AR_PHY_RFBUS_GRANT_EN">AR_PHY_RFBUS_GRANT_EN</dfn>	0x00000001</u></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><i>/* Bits for AR_PHY_CHAN_INFO_GAIN_DIFF. */</i></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT" data-ref="_M/AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT">AR_PHY_CHAN_INFO_GAIN_DIFF_UPPER_LIMIT</dfn>	320</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><i>/* Bits for AR_PHY_MODE. */</i></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_ASYNCFIFO" data-ref="_M/AR_PHY_MODE_ASYNCFIFO">AR_PHY_MODE_ASYNCFIFO</dfn>		0x00000080</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_AR2133" data-ref="_M/AR_PHY_MODE_AR2133">AR_PHY_MODE_AR2133</dfn>		0x00000008</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_AR5111" data-ref="_M/AR_PHY_MODE_AR5111">AR_PHY_MODE_AR5111</dfn>		0x00000000</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_AR5112" data-ref="_M/AR_PHY_MODE_AR5112">AR_PHY_MODE_AR5112</dfn>		0x00000008</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_DYNAMIC" data-ref="_M/AR_PHY_MODE_DYNAMIC">AR_PHY_MODE_DYNAMIC</dfn>		0x00000004</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_RF2GHZ" data-ref="_M/AR_PHY_MODE_RF2GHZ">AR_PHY_MODE_RF2GHZ</dfn>		0x00000002</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_RF5GHZ" data-ref="_M/AR_PHY_MODE_RF5GHZ">AR_PHY_MODE_RF5GHZ</dfn>		0x00000000</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_CCK" data-ref="_M/AR_PHY_MODE_CCK">AR_PHY_MODE_CCK</dfn>			0x00000001</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_OFDM" data-ref="_M/AR_PHY_MODE_OFDM">AR_PHY_MODE_OFDM</dfn>		0x00000000</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MODE_DYN_CCK_DISABLE" data-ref="_M/AR_PHY_MODE_DYN_CCK_DISABLE">AR_PHY_MODE_DYN_CCK_DISABLE</dfn>	0x00000100</u></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><i>/* Bits for AR_PHY_CCK_TX_CTRL. */</i></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_M" data-ref="_M/AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_M">AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_M</dfn>	0x0000000c</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_S" data-ref="_M/AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_S">AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK_S</dfn>	2</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_TX_CTRL_JAPAN" data-ref="_M/AR_PHY_CCK_TX_CTRL_JAPAN">AR_PHY_CCK_TX_CTRL_JAPAN</dfn>		0x00000010</u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><i>/* Bits for AR_PHY_CCK_DETECT. */</i></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_M" data-ref="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_M">AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_M</dfn>		0x0000003f</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S" data-ref="_M/AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S">AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S</dfn>		0</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_M" data-ref="_M/AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_M">AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_M</dfn>		0x00001fc0</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S" data-ref="_M/AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S">AR_PHY_CCK_DETECT_ANT_SWITCH_TIME_S</dfn>		6</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV" data-ref="_M/AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV">AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV</dfn>	0x00002000</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><i>/* Bits for AR_PHY_GAIN_2GHZ. */</i></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN1_DB_M" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN1_DB_M">AR_PHY_GAIN_2GHZ_XATTEN1_DB_M</dfn>		0x0000003f</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN1_DB_S" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN1_DB_S">AR_PHY_GAIN_2GHZ_XATTEN1_DB_S</dfn>		0</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_BSW_ATTEN_M" data-ref="_M/AR_PHY_GAIN_2GHZ_BSW_ATTEN_M">AR_PHY_GAIN_2GHZ_BSW_ATTEN_M</dfn>		0x0000001f</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_BSW_ATTEN_S" data-ref="_M/AR_PHY_GAIN_2GHZ_BSW_ATTEN_S">AR_PHY_GAIN_2GHZ_BSW_ATTEN_S</dfn>		0</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN2_DB_M" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN2_DB_M">AR_PHY_GAIN_2GHZ_XATTEN2_DB_M</dfn>		0x00000fc0</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN2_DB_S" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN2_DB_S">AR_PHY_GAIN_2GHZ_XATTEN2_DB_S</dfn>		6</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_BSW_MARGIN_M" data-ref="_M/AR_PHY_GAIN_2GHZ_BSW_MARGIN_M">AR_PHY_GAIN_2GHZ_BSW_MARGIN_M</dfn>		0x00003c00</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_BSW_MARGIN_S" data-ref="_M/AR_PHY_GAIN_2GHZ_BSW_MARGIN_S">AR_PHY_GAIN_2GHZ_BSW_MARGIN_S</dfn>		10</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_M" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_M">AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_M</dfn>	0x0001f000</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S">AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S</dfn>	12</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_M" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_M">AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_M</dfn>	0x003e0000</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S">AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S</dfn>	17</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_RXTX_MARGIN_M" data-ref="_M/AR_PHY_GAIN_2GHZ_RXTX_MARGIN_M">AR_PHY_GAIN_2GHZ_RXTX_MARGIN_M</dfn>		0x00fc0000</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_RXTX_MARGIN_S" data-ref="_M/AR_PHY_GAIN_2GHZ_RXTX_MARGIN_S">AR_PHY_GAIN_2GHZ_RXTX_MARGIN_S</dfn>		18</u></td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><i>/* Bit for AR_PHY_CCK_RXCTRL4. */</i></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_M" data-ref="_M/AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_M">AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_M</dfn>	0x01f80000</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S" data-ref="_M/AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S">AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S</dfn>	19</u></td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><i>/* Bits for AR_PHY_DAG_CTRLCCK. */</i></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK_EN_RSSI_THR" data-ref="_M/AR_PHY_DAG_CTRLCCK_EN_RSSI_THR">AR_PHY_DAG_CTRLCCK_EN_RSSI_THR</dfn>	0x00000200</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR_M" data-ref="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR_M">AR_PHY_DAG_CTRLCCK_RSSI_THR_M</dfn>	0x0001fc00</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR_S" data-ref="_M/AR_PHY_DAG_CTRLCCK_RSSI_THR_S">AR_PHY_DAG_CTRLCCK_RSSI_THR_S</dfn>	10</u></td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><i>/* Bits for AR_PHY_FORCE_CLKEN_CCK. */</i></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FORCE_CLKEN_CCK_MRC_MUX" data-ref="_M/AR_PHY_FORCE_CLKEN_CCK_MRC_MUX">AR_PHY_FORCE_CLKEN_CCK_MRC_MUX</dfn>	0x00000040</u></td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><i>/* Bits for AR_PHY_TPCRG1. */</i></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG1_NUM_PD_GAIN_M" data-ref="_M/AR_PHY_TPCRG1_NUM_PD_GAIN_M">AR_PHY_TPCRG1_NUM_PD_GAIN_M</dfn>	0x0000c000</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG1_NUM_PD_GAIN_S" data-ref="_M/AR_PHY_TPCRG1_NUM_PD_GAIN_S">AR_PHY_TPCRG1_NUM_PD_GAIN_S</dfn>	14</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_1_M" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_1_M">AR_PHY_TPCRG1_PD_GAIN_1_M</dfn>	0x00030000</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_1_S" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_1_S">AR_PHY_TPCRG1_PD_GAIN_1_S</dfn>	16</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_2_M" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_2_M">AR_PHY_TPCRG1_PD_GAIN_2_M</dfn>	0x000c0000</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_2_S" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_2_S">AR_PHY_TPCRG1_PD_GAIN_2_S</dfn>	18</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_3_M" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_3_M">AR_PHY_TPCRG1_PD_GAIN_3_M</dfn>	0x00300000</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_3_S" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_3_S">AR_PHY_TPCRG1_PD_GAIN_3_S</dfn>	20</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_CAL_ENABLE" data-ref="_M/AR_PHY_TPCRG1_PD_CAL_ENABLE">AR_PHY_TPCRG1_PD_CAL_ENABLE</dfn>	0x00400000</u></td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><i>/* Bits for AR_PHY_TX_PWRCTRL4. */</i></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_PD_AVG_VALID" data-ref="_M/AR_PHY_TX_PWRCTRL_PD_AVG_VALID">AR_PHY_TX_PWRCTRL_PD_AVG_VALID</dfn>	0x00000001</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_PD_AVG_OUT_M" data-ref="_M/AR_PHY_TX_PWRCTRL_PD_AVG_OUT_M">AR_PHY_TX_PWRCTRL_PD_AVG_OUT_M</dfn>	0x000001fe</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_PD_AVG_OUT_S" data-ref="_M/AR_PHY_TX_PWRCTRL_PD_AVG_OUT_S">AR_PHY_TX_PWRCTRL_PD_AVG_OUT_S</dfn>	1</u></td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><i>/* Bits for AR_PHY_TX_PWRCTRL6_[01]. */</i></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_ERR_EST_MODE_M" data-ref="_M/AR_PHY_TX_PWRCTRL_ERR_EST_MODE_M">AR_PHY_TX_PWRCTRL_ERR_EST_MODE_M</dfn>	0x03000000</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_ERR_EST_MODE_S" data-ref="_M/AR_PHY_TX_PWRCTRL_ERR_EST_MODE_S">AR_PHY_TX_PWRCTRL_ERR_EST_MODE_S</dfn>	24</u></td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><i>/* Bits for AR_PHY_TX_PWRCTRL7. */</i></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_TX_GAIN_TAB_MAX_M" data-ref="_M/AR_PHY_TX_PWRCTRL_TX_GAIN_TAB_MAX_M">AR_PHY_TX_PWRCTRL_TX_GAIN_TAB_MAX_M</dfn>	0x0007e000</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_TX_GAIN_TAB_MAX_S" data-ref="_M/AR_PHY_TX_PWRCTRL_TX_GAIN_TAB_MAX_S">AR_PHY_TX_PWRCTRL_TX_GAIN_TAB_MAX_S</dfn>	13</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_INIT_TX_GAIN_M" data-ref="_M/AR_PHY_TX_PWRCTRL_INIT_TX_GAIN_M">AR_PHY_TX_PWRCTRL_INIT_TX_GAIN_M</dfn>	0x01f80000</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_INIT_TX_GAIN_S" data-ref="_M/AR_PHY_TX_PWRCTRL_INIT_TX_GAIN_S">AR_PHY_TX_PWRCTRL_INIT_TX_GAIN_S</dfn>	19</u></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><i>/* Bits for AR_PHY_TX_PWRCTRL9. */</i></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_DESIRED_SCALE_CCK_M" data-ref="_M/AR_PHY_TX_DESIRED_SCALE_CCK_M">AR_PHY_TX_DESIRED_SCALE_CCK_M</dfn>		0x00007c00</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_DESIRED_SCALE_CCK_S" data-ref="_M/AR_PHY_TX_DESIRED_SCALE_CCK_S">AR_PHY_TX_DESIRED_SCALE_CCK_S</dfn>		10	/* XXX should be 9? */</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL9_RES_DC_REMOVAL" data-ref="_M/AR_PHY_TX_PWRCTRL9_RES_DC_REMOVAL">AR_PHY_TX_PWRCTRL9_RES_DC_REMOVAL</dfn>	0x80000000</u></td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td><i>/* Bits for AR_PHY_TX_GAIN_TBL. */</i></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_GAIN_CLC_M" data-ref="_M/AR_PHY_TX_GAIN_CLC_M">AR_PHY_TX_GAIN_CLC_M</dfn>	0x0000001e</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_GAIN_CLC_S" data-ref="_M/AR_PHY_TX_GAIN_CLC_S">AR_PHY_TX_GAIN_CLC_S</dfn>	1</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_GAIN_M" data-ref="_M/AR_PHY_TX_GAIN_M">AR_PHY_TX_GAIN_M</dfn>	0x0007f000</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_GAIN_S" data-ref="_M/AR_PHY_TX_GAIN_S">AR_PHY_TX_GAIN_S</dfn>	12</u></td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td><i>/* Bits for AR_PHY_SPUR_REG. */</i></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_M" data-ref="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_M">AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_M</dfn>	0x0000007f</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S" data-ref="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S">AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S</dfn>	0</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/AR_SPUR_RSSI_THRESH" data-ref="_M/AR_SPUR_RSSI_THRESH">AR_SPUR_RSSI_THRESH</dfn>			40</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI" data-ref="_M/AR_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI">AR_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI</dfn>	0x00000100</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_MASK_RATE_SELECT" data-ref="_M/AR_PHY_SPUR_REG_MASK_RATE_SELECT">AR_PHY_SPUR_REG_MASK_RATE_SELECT</dfn>	0x0001fe00</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_ENABLE_MASK_PPM" data-ref="_M/AR_PHY_SPUR_REG_ENABLE_MASK_PPM">AR_PHY_SPUR_REG_ENABLE_MASK_PPM</dfn>		0x00020000</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_MASK_RATE_CNTL" data-ref="_M/AR_PHY_SPUR_REG_MASK_RATE_CNTL">AR_PHY_SPUR_REG_MASK_RATE_CNTL</dfn>		0x03fc0000</u></td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><i>/* Bits for AR_PHY_ANALOG_SWAP. */</i></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SWAP_ALT_CHAIN" data-ref="_M/AR_PHY_SWAP_ALT_CHAIN">AR_PHY_SWAP_ALT_CHAIN</dfn>	0x00000040</u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><i>/* Bits for AR_PHY_TPCRG5. */</i></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_OVERLAP_M" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_OVERLAP_M">AR_PHY_TPCRG5_PD_GAIN_OVERLAP_M</dfn>		0x0000000f</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S">AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S</dfn>		0</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_M" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_M">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_M</dfn>	0x000003f0</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S</dfn>	4</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_M" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_M">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_M</dfn>	0x0000fc00</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S</dfn>	10</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_M" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_M">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_M</dfn>	0x003f0000</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S</dfn>	16</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_M" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_M">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_M</dfn>	0x0fc00000</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S" data-ref="_M/AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S">AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S</dfn>	22</u></td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><i>/* Bits for AR_PHY_CL_CAL_CTL. */</i></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PARALLEL_CAL_ENABLE" data-ref="_M/AR_PHY_PARALLEL_CAL_ENABLE">AR_PHY_PARALLEL_CAL_ENABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CL_CAL_ENABLE" data-ref="_M/AR_PHY_CL_CAL_ENABLE">AR_PHY_CL_CAL_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><i>/* Bits for AR_PHY_CLC_TBL. */</i></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CLC_Q0_M" data-ref="_M/AR_PHY_CLC_Q0_M">AR_PHY_CLC_Q0_M</dfn>		0x0000ffd0</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CLC_Q0_S" data-ref="_M/AR_PHY_CLC_Q0_S">AR_PHY_CLC_Q0_S</dfn>		5</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CLC_I0_M" data-ref="_M/AR_PHY_CLC_I0_M">AR_PHY_CLC_I0_M</dfn>		0x07ff0000</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CLC_I0_S" data-ref="_M/AR_PHY_CLC_I0_S">AR_PHY_CLC_I0_S</dfn>		16</u></td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td><i>/* Bits for AR_PHY_XPA_CFG. */</i></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FORCE_XPA_CFG" data-ref="_M/AR_PHY_FORCE_XPA_CFG">AR_PHY_FORCE_XPA_CFG</dfn>	0x000000001</u></td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><i>/* Bits for AR_PHY_CH[01]_TX_PWRCTRL11. */</i></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP_M" data-ref="_M/AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP_M">AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP_M</dfn>	0x0000fc00</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP_S" data-ref="_M/AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP_S">AR_PHY_TX_PWRCTRL_OLPC_TEMP_COMP_S</dfn>	10</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_OLPC_PWR_M" data-ref="_M/AR_PHY_TX_PWRCTRL_OLPC_PWR_M">AR_PHY_TX_PWRCTRL_OLPC_PWR_M</dfn>		0x00ff0000</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_PWRCTRL_OLPC_PWR_S" data-ref="_M/AR_PHY_TX_PWRCTRL_OLPC_PWR_S">AR_PHY_TX_PWRCTRL_OLPC_PWR_S</dfn>		16</u></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td><i>/* Bits for AR_PHY_NEW_ADC_DC_GAIN_CORR. */</i></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_GAIN_QGAIN_M" data-ref="_M/AR_PHY_NEW_ADC_DC_GAIN_QGAIN_M">AR_PHY_NEW_ADC_DC_GAIN_QGAIN_M</dfn>	0x0000003f</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_GAIN_QGAIN_S" data-ref="_M/AR_PHY_NEW_ADC_DC_GAIN_QGAIN_S">AR_PHY_NEW_ADC_DC_GAIN_QGAIN_S</dfn>	0</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_GAIN_IGAIN_M" data-ref="_M/AR_PHY_NEW_ADC_DC_GAIN_IGAIN_M">AR_PHY_NEW_ADC_DC_GAIN_IGAIN_M</dfn>	0x00000fc0</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_GAIN_IGAIN_S" data-ref="_M/AR_PHY_NEW_ADC_DC_GAIN_IGAIN_S">AR_PHY_NEW_ADC_DC_GAIN_IGAIN_S</dfn>	6</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_GAIN_QDC_M" data-ref="_M/AR_PHY_NEW_ADC_DC_GAIN_QDC_M">AR_PHY_NEW_ADC_DC_GAIN_QDC_M</dfn>	0x001ff000</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_GAIN_QDC_S" data-ref="_M/AR_PHY_NEW_ADC_DC_GAIN_QDC_S">AR_PHY_NEW_ADC_DC_GAIN_QDC_S</dfn>	12</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_GAIN_IDC_M" data-ref="_M/AR_PHY_NEW_ADC_DC_GAIN_IDC_M">AR_PHY_NEW_ADC_DC_GAIN_IDC_M</dfn>	0x3fe00000</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_GAIN_IDC_S" data-ref="_M/AR_PHY_NEW_ADC_DC_GAIN_IDC_S">AR_PHY_NEW_ADC_DC_GAIN_IDC_S</dfn>	21</u></td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><i>/* Bits for AR_PHY(0x37). */</i></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/AR5416_BMODE_SYNTH" data-ref="_M/AR5416_BMODE_SYNTH">AR5416_BMODE_SYNTH</dfn>	0x00000002</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/AR5416_AMODE_REFSEL_M" data-ref="_M/AR5416_AMODE_REFSEL_M">AR5416_AMODE_REFSEL_M</dfn>	0x0000000c</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/AR5416_AMODE_REFSEL_S" data-ref="_M/AR5416_AMODE_REFSEL_S">AR5416_AMODE_REFSEL_S</dfn>	2</u></td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/AR5008_MAX_SCATTER" data-ref="_M/AR5008_MAX_SCATTER">AR5008_MAX_SCATTER</dfn>	16	/* NB: not a hardware limit. */</u></td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td><i>/*</i></td></tr>
<tr><th id="667">667</th><td><i> * Tx DMA descriptor.</i></td></tr>
<tr><th id="668">668</th><td><i> */</i></td></tr>
<tr><th id="669">669</th><td><b>struct</b> <dfn class="type def" id="ar_tx_desc" title='ar_tx_desc' data-ref="ar_tx_desc" data-ref-filename="ar_tx_desc">ar_tx_desc</dfn> {</td></tr>
<tr><th id="670">670</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_link" title='ar_tx_desc::ds_link' data-ref="ar_tx_desc::ds_link" data-ref-filename="ar_tx_desc..ds_link">ds_link</dfn>;</td></tr>
<tr><th id="671">671</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_data" title='ar_tx_desc::ds_data' data-ref="ar_tx_desc::ds_data" data-ref-filename="ar_tx_desc..ds_data">ds_data</dfn>;</td></tr>
<tr><th id="672">672</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl0" title='ar_tx_desc::ds_ctl0' data-ref="ar_tx_desc::ds_ctl0" data-ref-filename="ar_tx_desc..ds_ctl0">ds_ctl0</dfn>;</td></tr>
<tr><th id="673">673</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl1" title='ar_tx_desc::ds_ctl1' data-ref="ar_tx_desc::ds_ctl1" data-ref-filename="ar_tx_desc..ds_ctl1">ds_ctl1</dfn>;</td></tr>
<tr><th id="674">674</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl2" title='ar_tx_desc::ds_ctl2' data-ref="ar_tx_desc::ds_ctl2" data-ref-filename="ar_tx_desc..ds_ctl2">ds_ctl2</dfn>;</td></tr>
<tr><th id="675">675</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl3" title='ar_tx_desc::ds_ctl3' data-ref="ar_tx_desc::ds_ctl3" data-ref-filename="ar_tx_desc..ds_ctl3">ds_ctl3</dfn>;</td></tr>
<tr><th id="676">676</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl4" title='ar_tx_desc::ds_ctl4' data-ref="ar_tx_desc::ds_ctl4" data-ref-filename="ar_tx_desc..ds_ctl4">ds_ctl4</dfn>;</td></tr>
<tr><th id="677">677</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl5" title='ar_tx_desc::ds_ctl5' data-ref="ar_tx_desc::ds_ctl5" data-ref-filename="ar_tx_desc..ds_ctl5">ds_ctl5</dfn>;</td></tr>
<tr><th id="678">678</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl6" title='ar_tx_desc::ds_ctl6' data-ref="ar_tx_desc::ds_ctl6" data-ref-filename="ar_tx_desc..ds_ctl6">ds_ctl6</dfn>;</td></tr>
<tr><th id="679">679</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl7" title='ar_tx_desc::ds_ctl7' data-ref="ar_tx_desc::ds_ctl7" data-ref-filename="ar_tx_desc..ds_ctl7">ds_ctl7</dfn>;</td></tr>
<tr><th id="680">680</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl8" title='ar_tx_desc::ds_ctl8' data-ref="ar_tx_desc::ds_ctl8" data-ref-filename="ar_tx_desc..ds_ctl8">ds_ctl8</dfn>;</td></tr>
<tr><th id="681">681</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl9" title='ar_tx_desc::ds_ctl9' data-ref="ar_tx_desc::ds_ctl9" data-ref-filename="ar_tx_desc..ds_ctl9">ds_ctl9</dfn>;</td></tr>
<tr><th id="682">682</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl10" title='ar_tx_desc::ds_ctl10' data-ref="ar_tx_desc::ds_ctl10" data-ref-filename="ar_tx_desc..ds_ctl10">ds_ctl10</dfn>;</td></tr>
<tr><th id="683">683</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ctl11" title='ar_tx_desc::ds_ctl11' data-ref="ar_tx_desc::ds_ctl11" data-ref-filename="ar_tx_desc..ds_ctl11">ds_ctl11</dfn>;</td></tr>
<tr><th id="684">684</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_status0" title='ar_tx_desc::ds_status0' data-ref="ar_tx_desc::ds_status0" data-ref-filename="ar_tx_desc..ds_status0">ds_status0</dfn>;</td></tr>
<tr><th id="685">685</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_status1" title='ar_tx_desc::ds_status1' data-ref="ar_tx_desc::ds_status1" data-ref-filename="ar_tx_desc..ds_status1">ds_status1</dfn>;</td></tr>
<tr><th id="686">686</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_tstamp" title='ar_tx_desc::ds_tstamp' data-ref="ar_tx_desc::ds_tstamp" data-ref-filename="ar_tx_desc..ds_tstamp">ds_tstamp</dfn>;</td></tr>
<tr><th id="687">687</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ba_bitmap_lo" title='ar_tx_desc::ds_ba_bitmap_lo' data-ref="ar_tx_desc::ds_ba_bitmap_lo" data-ref-filename="ar_tx_desc..ds_ba_bitmap_lo">ds_ba_bitmap_lo</dfn>;</td></tr>
<tr><th id="688">688</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_ba_bitmap_hi" title='ar_tx_desc::ds_ba_bitmap_hi' data-ref="ar_tx_desc::ds_ba_bitmap_hi" data-ref-filename="ar_tx_desc..ds_ba_bitmap_hi">ds_ba_bitmap_hi</dfn>;</td></tr>
<tr><th id="689">689</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_evm0" title='ar_tx_desc::ds_evm0' data-ref="ar_tx_desc::ds_evm0" data-ref-filename="ar_tx_desc..ds_evm0">ds_evm0</dfn>;</td></tr>
<tr><th id="690">690</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_evm1" title='ar_tx_desc::ds_evm1' data-ref="ar_tx_desc::ds_evm1" data-ref-filename="ar_tx_desc..ds_evm1">ds_evm1</dfn>;</td></tr>
<tr><th id="691">691</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_evm2" title='ar_tx_desc::ds_evm2' data-ref="ar_tx_desc::ds_evm2" data-ref-filename="ar_tx_desc..ds_evm2">ds_evm2</dfn>;</td></tr>
<tr><th id="692">692</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_status8" title='ar_tx_desc::ds_status8' data-ref="ar_tx_desc::ds_status8" data-ref-filename="ar_tx_desc..ds_status8">ds_status8</dfn>;</td></tr>
<tr><th id="693">693</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::ds_status9" title='ar_tx_desc::ds_status9' data-ref="ar_tx_desc::ds_status9" data-ref-filename="ar_tx_desc..ds_status9">ds_status9</dfn>;</td></tr>
<tr><th id="694">694</th><td>	<i>/*</i></td></tr>
<tr><th id="695">695</th><td><i>	 * Padding to make Tx descriptors 128 bytes such that they will</i></td></tr>
<tr><th id="696">696</th><td><i>	 * not cross a 4KB boundary.</i></td></tr>
<tr><th id="697">697</th><td><i>	 */</i></td></tr>
<tr><th id="698">698</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_tx_desc::pad" title='ar_tx_desc::pad' data-ref="ar_tx_desc::pad" data-ref-filename="ar_tx_desc..pad">pad</dfn>[<var>8</var>];</td></tr>
<tr><th id="699">699</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <b>__attribute__</b>((aligned(<var>4</var>)));</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><i>/* Bits for ds_ctl0. */</i></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/AR_TXC0_FRAME_LEN_M" data-ref="_M/AR_TXC0_FRAME_LEN_M">AR_TXC0_FRAME_LEN_M</dfn>		0x00000fff</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/AR_TXC0_FRAME_LEN_S" data-ref="_M/AR_TXC0_FRAME_LEN_S">AR_TXC0_FRAME_LEN_S</dfn>		0</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/AR_TXC0_VIRT_MORE_FRAG" data-ref="_M/AR_TXC0_VIRT_MORE_FRAG">AR_TXC0_VIRT_MORE_FRAG</dfn>		0x00001000</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/AR_TXC0_XMIT_POWER_M" data-ref="_M/AR_TXC0_XMIT_POWER_M">AR_TXC0_XMIT_POWER_M</dfn>		0x003f0000</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/AR_TXC0_XMIT_POWER_S" data-ref="_M/AR_TXC0_XMIT_POWER_S">AR_TXC0_XMIT_POWER_S</dfn>		16</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/AR_TXC0_RTS_ENABLE" data-ref="_M/AR_TXC0_RTS_ENABLE">AR_TXC0_RTS_ENABLE</dfn>		0x00400000</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/AR_TXC0_VEOL" data-ref="_M/AR_TXC0_VEOL">AR_TXC0_VEOL</dfn>			0x00800000</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/AR_TXC0_CLR_DEST_MASK" data-ref="_M/AR_TXC0_CLR_DEST_MASK">AR_TXC0_CLR_DEST_MASK</dfn>		0x01000000</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/AR_TXC0_INTR_REQ" data-ref="_M/AR_TXC0_INTR_REQ">AR_TXC0_INTR_REQ</dfn>		0x20000000</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/AR_TXC0_DEST_IDX_VALID" data-ref="_M/AR_TXC0_DEST_IDX_VALID">AR_TXC0_DEST_IDX_VALID</dfn>		0x40000000</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/AR_TXC0_CTS_ENABLE" data-ref="_M/AR_TXC0_CTS_ENABLE">AR_TXC0_CTS_ENABLE</dfn>		0x80000000</u></td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td><i>/* Bits for ds_ctl1. */</i></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_BUF_LEN_M" data-ref="_M/AR_TXC1_BUF_LEN_M">AR_TXC1_BUF_LEN_M</dfn>		0x00000fff</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_BUF_LEN_S" data-ref="_M/AR_TXC1_BUF_LEN_S">AR_TXC1_BUF_LEN_S</dfn>		0</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_MORE" data-ref="_M/AR_TXC1_MORE">AR_TXC1_MORE</dfn>			0x00001000</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_DEST_IDX_M" data-ref="_M/AR_TXC1_DEST_IDX_M">AR_TXC1_DEST_IDX_M</dfn>		0x000fe000</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_DEST_IDX_S" data-ref="_M/AR_TXC1_DEST_IDX_S">AR_TXC1_DEST_IDX_S</dfn>		13</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_FRAME_TYPE_M" data-ref="_M/AR_TXC1_FRAME_TYPE_M">AR_TXC1_FRAME_TYPE_M</dfn>		0x00f00000</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_FRAME_TYPE_S" data-ref="_M/AR_TXC1_FRAME_TYPE_S">AR_TXC1_FRAME_TYPE_S</dfn>		20</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/AR_FRAME_TYPE_NORMAL" data-ref="_M/AR_FRAME_TYPE_NORMAL">AR_FRAME_TYPE_NORMAL</dfn>		0</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/AR_FRAME_TYPE_ATIM" data-ref="_M/AR_FRAME_TYPE_ATIM">AR_FRAME_TYPE_ATIM</dfn>		1</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/AR_FRAME_TYPE_PSPOLL" data-ref="_M/AR_FRAME_TYPE_PSPOLL">AR_FRAME_TYPE_PSPOLL</dfn>		2</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/AR_FRAME_TYPE_BEACON" data-ref="_M/AR_FRAME_TYPE_BEACON">AR_FRAME_TYPE_BEACON</dfn>		3</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/AR_FRAME_TYPE_PROBE_RESP" data-ref="_M/AR_FRAME_TYPE_PROBE_RESP">AR_FRAME_TYPE_PROBE_RESP</dfn>	4</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_NO_ACK" data-ref="_M/AR_TXC1_NO_ACK">AR_TXC1_NO_ACK</dfn>			0x01000000</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_INSERT_TS" data-ref="_M/AR_TXC1_INSERT_TS">AR_TXC1_INSERT_TS</dfn>		0x02000000</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_EXT_ONLY" data-ref="_M/AR_TXC1_EXT_ONLY">AR_TXC1_EXT_ONLY</dfn>		0x08000000</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_EXT_AND_CTL" data-ref="_M/AR_TXC1_EXT_AND_CTL">AR_TXC1_EXT_AND_CTL</dfn>		0x10000000</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_MORE_AGGR" data-ref="_M/AR_TXC1_MORE_AGGR">AR_TXC1_MORE_AGGR</dfn>		0x20000000</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/AR_TXC1_IS_AGGR" data-ref="_M/AR_TXC1_IS_AGGR">AR_TXC1_IS_AGGR</dfn>			0x40000000</u></td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><i>/* Bits for ds_ctl2. */</i></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/AR_TXC2_BURST_DUR_M" data-ref="_M/AR_TXC2_BURST_DUR_M">AR_TXC2_BURST_DUR_M</dfn>		0x00007fff</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/AR_TXC2_BURST_DUR_S" data-ref="_M/AR_TXC2_BURST_DUR_S">AR_TXC2_BURST_DUR_S</dfn>		0</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/AR_TXC2_DUR_UPDATE_ENA" data-ref="_M/AR_TXC2_DUR_UPDATE_ENA">AR_TXC2_DUR_UPDATE_ENA</dfn>		0x00008000</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/AR_TXC2_XMIT_DATA_TRIES0_M" data-ref="_M/AR_TXC2_XMIT_DATA_TRIES0_M">AR_TXC2_XMIT_DATA_TRIES0_M</dfn>	0x000f0000</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/AR_TXC2_XMIT_DATA_TRIES0_S" data-ref="_M/AR_TXC2_XMIT_DATA_TRIES0_S">AR_TXC2_XMIT_DATA_TRIES0_S</dfn>	16</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/AR_TXC2_XMIT_DATA_TRIES1_M" data-ref="_M/AR_TXC2_XMIT_DATA_TRIES1_M">AR_TXC2_XMIT_DATA_TRIES1_M</dfn>	0x00f00000</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/AR_TXC2_XMIT_DATA_TRIES1_S" data-ref="_M/AR_TXC2_XMIT_DATA_TRIES1_S">AR_TXC2_XMIT_DATA_TRIES1_S</dfn>	20</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/AR_TXC2_XMIT_DATA_TRIES2_M" data-ref="_M/AR_TXC2_XMIT_DATA_TRIES2_M">AR_TXC2_XMIT_DATA_TRIES2_M</dfn>	0x0f000000</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/AR_TXC2_XMIT_DATA_TRIES2_S" data-ref="_M/AR_TXC2_XMIT_DATA_TRIES2_S">AR_TXC2_XMIT_DATA_TRIES2_S</dfn>	24</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/AR_TXC2_XMIT_DATA_TRIES3_M" data-ref="_M/AR_TXC2_XMIT_DATA_TRIES3_M">AR_TXC2_XMIT_DATA_TRIES3_M</dfn>	0xf0000000</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/AR_TXC2_XMIT_DATA_TRIES3_S" data-ref="_M/AR_TXC2_XMIT_DATA_TRIES3_S">AR_TXC2_XMIT_DATA_TRIES3_S</dfn>	28</u></td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td><i>/* Bits for ds_ctl3. */</i></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/AR_TXC3_XMIT_RATE0_M" data-ref="_M/AR_TXC3_XMIT_RATE0_M">AR_TXC3_XMIT_RATE0_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/AR_TXC3_XMIT_RATE0_S" data-ref="_M/AR_TXC3_XMIT_RATE0_S">AR_TXC3_XMIT_RATE0_S</dfn>		0</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/AR_TXC3_XMIT_RATE1_M" data-ref="_M/AR_TXC3_XMIT_RATE1_M">AR_TXC3_XMIT_RATE1_M</dfn>		0x0000ff00</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/AR_TXC3_XMIT_RATE1_S" data-ref="_M/AR_TXC3_XMIT_RATE1_S">AR_TXC3_XMIT_RATE1_S</dfn>		8</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/AR_TXC3_XMIT_RATE2_M" data-ref="_M/AR_TXC3_XMIT_RATE2_M">AR_TXC3_XMIT_RATE2_M</dfn>		0x00ff0000</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/AR_TXC3_XMIT_RATE2_S" data-ref="_M/AR_TXC3_XMIT_RATE2_S">AR_TXC3_XMIT_RATE2_S</dfn>		16</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/AR_TXC3_XMIT_RATE3_M" data-ref="_M/AR_TXC3_XMIT_RATE3_M">AR_TXC3_XMIT_RATE3_M</dfn>		0xff000000</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/AR_TXC3_XMIT_RATE3_S" data-ref="_M/AR_TXC3_XMIT_RATE3_S">AR_TXC3_XMIT_RATE3_S</dfn>		24</u></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><i>/* Bits for ds_ctl4. */</i></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/AR_TXC4_PACKET_DUR0_M" data-ref="_M/AR_TXC4_PACKET_DUR0_M">AR_TXC4_PACKET_DUR0_M</dfn>		0x00007fff</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/AR_TXC4_PACKET_DUR0_S" data-ref="_M/AR_TXC4_PACKET_DUR0_S">AR_TXC4_PACKET_DUR0_S</dfn>		0</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/AR_TXC4_RTSCTS_QUAL0" data-ref="_M/AR_TXC4_RTSCTS_QUAL0">AR_TXC4_RTSCTS_QUAL0</dfn>		0x00008000</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/AR_TXC4_PACKET_DUR1_M" data-ref="_M/AR_TXC4_PACKET_DUR1_M">AR_TXC4_PACKET_DUR1_M</dfn>		0x7fff0000</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/AR_TXC4_PACKET_DUR1_S" data-ref="_M/AR_TXC4_PACKET_DUR1_S">AR_TXC4_PACKET_DUR1_S</dfn>		16</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/AR_TXC4_RTSCTS_QUAL1" data-ref="_M/AR_TXC4_RTSCTS_QUAL1">AR_TXC4_RTSCTS_QUAL1</dfn>		0x80000000</u></td></tr>
<tr><th id="764">764</th><td><i>/* Shortcut. */</i></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/AR_TXC4_RTSCTS_QUAL01" data-ref="_M/AR_TXC4_RTSCTS_QUAL01">AR_TXC4_RTSCTS_QUAL01</dfn>	\</u></td></tr>
<tr><th id="766">766</th><td><u>	(AR_TXC4_RTSCTS_QUAL0 | AR_TXC4_RTSCTS_QUAL1)</u></td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><i>/* Bits for ds_ctl5. */</i></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/AR_TXC5_PACKET_DUR2_M" data-ref="_M/AR_TXC5_PACKET_DUR2_M">AR_TXC5_PACKET_DUR2_M</dfn>		0x00007fff</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/AR_TXC5_PACKET_DUR2_S" data-ref="_M/AR_TXC5_PACKET_DUR2_S">AR_TXC5_PACKET_DUR2_S</dfn>		0</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/AR_TXC5_RTSCTS_QUAL2" data-ref="_M/AR_TXC5_RTSCTS_QUAL2">AR_TXC5_RTSCTS_QUAL2</dfn>		0x00008000</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/AR_TXC5_PACKET_DUR3_M" data-ref="_M/AR_TXC5_PACKET_DUR3_M">AR_TXC5_PACKET_DUR3_M</dfn>		0x7fff0000</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/AR_TXC5_PACKET_DUR3_S" data-ref="_M/AR_TXC5_PACKET_DUR3_S">AR_TXC5_PACKET_DUR3_S</dfn>		16</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/AR_TXC5_RTSCTS_QUAL3" data-ref="_M/AR_TXC5_RTSCTS_QUAL3">AR_TXC5_RTSCTS_QUAL3</dfn>		0x80000000</u></td></tr>
<tr><th id="775">775</th><td><i>/* Shortcut. */</i></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/AR_TXC5_RTSCTS_QUAL23" data-ref="_M/AR_TXC5_RTSCTS_QUAL23">AR_TXC5_RTSCTS_QUAL23</dfn>	\</u></td></tr>
<tr><th id="777">777</th><td><u>	(AR_TXC5_RTSCTS_QUAL2 | AR_TXC5_RTSCTS_QUAL3)</u></td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td><i>/* Bits for ds_ctl6. */</i></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/AR_TXC6_AGGR_LEN_M" data-ref="_M/AR_TXC6_AGGR_LEN_M">AR_TXC6_AGGR_LEN_M</dfn>		0x0000ffff</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/AR_TXC6_AGGR_LEN_S" data-ref="_M/AR_TXC6_AGGR_LEN_S">AR_TXC6_AGGR_LEN_S</dfn>		0</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/AR_TXC6_PAD_DELIM_M" data-ref="_M/AR_TXC6_PAD_DELIM_M">AR_TXC6_PAD_DELIM_M</dfn>		0x03fc0000</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/AR_TXC6_PAD_DELIM_S" data-ref="_M/AR_TXC6_PAD_DELIM_S">AR_TXC6_PAD_DELIM_S</dfn>		18</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/AR_TXC6_ENCR_TYPE_M" data-ref="_M/AR_TXC6_ENCR_TYPE_M">AR_TXC6_ENCR_TYPE_M</dfn>		0x0c000000</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/AR_TXC6_ENCR_TYPE_S" data-ref="_M/AR_TXC6_ENCR_TYPE_S">AR_TXC6_ENCR_TYPE_S</dfn>		26</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/AR_ENCR_TYPE_CLEAR" data-ref="_M/AR_ENCR_TYPE_CLEAR">AR_ENCR_TYPE_CLEAR</dfn>		0</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/AR_ENCR_TYPE_WEP" data-ref="_M/AR_ENCR_TYPE_WEP">AR_ENCR_TYPE_WEP</dfn>		1</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/AR_ENCR_TYPE_AES" data-ref="_M/AR_ENCR_TYPE_AES">AR_ENCR_TYPE_AES</dfn>		2</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/AR_ENCR_TYPE_TKIP" data-ref="_M/AR_ENCR_TYPE_TKIP">AR_ENCR_TYPE_TKIP</dfn>		3</u></td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><i>/* Bits for ds_ctl7. */</i></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_2040_0" data-ref="_M/AR_TXC7_2040_0">AR_TXC7_2040_0</dfn>			0x00000001</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_GI0" data-ref="_M/AR_TXC7_GI0">AR_TXC7_GI0</dfn>			0x00000002</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_CHAIN_SEL0_M" data-ref="_M/AR_TXC7_CHAIN_SEL0_M">AR_TXC7_CHAIN_SEL0_M</dfn>		0x0000001c</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_CHAIN_SEL0_S" data-ref="_M/AR_TXC7_CHAIN_SEL0_S">AR_TXC7_CHAIN_SEL0_S</dfn>		2</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_2040_1" data-ref="_M/AR_TXC7_2040_1">AR_TXC7_2040_1</dfn>			0x00000020</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_GI1" data-ref="_M/AR_TXC7_GI1">AR_TXC7_GI1</dfn>			0x00000040</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_CHAIN_SEL1_M" data-ref="_M/AR_TXC7_CHAIN_SEL1_M">AR_TXC7_CHAIN_SEL1_M</dfn>		0x00000380</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_CHAIN_SEL1_S" data-ref="_M/AR_TXC7_CHAIN_SEL1_S">AR_TXC7_CHAIN_SEL1_S</dfn>		7</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_2040_2" data-ref="_M/AR_TXC7_2040_2">AR_TXC7_2040_2</dfn>			0x00000400</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_GI2" data-ref="_M/AR_TXC7_GI2">AR_TXC7_GI2</dfn>			0x00000800</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_CHAIN_SEL2_M" data-ref="_M/AR_TXC7_CHAIN_SEL2_M">AR_TXC7_CHAIN_SEL2_M</dfn>		0x00007000</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_CHAIN_SEL2_S" data-ref="_M/AR_TXC7_CHAIN_SEL2_S">AR_TXC7_CHAIN_SEL2_S</dfn>		12</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_2040_3" data-ref="_M/AR_TXC7_2040_3">AR_TXC7_2040_3</dfn>			0x00008000</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_GI3" data-ref="_M/AR_TXC7_GI3">AR_TXC7_GI3</dfn>			0x00010000</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_CHAIN_SEL3_M" data-ref="_M/AR_TXC7_CHAIN_SEL3_M">AR_TXC7_CHAIN_SEL3_M</dfn>		0x000e0000</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_CHAIN_SEL3_S" data-ref="_M/AR_TXC7_CHAIN_SEL3_S">AR_TXC7_CHAIN_SEL3_S</dfn>		17</u></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_RTSCTS_RATE_M" data-ref="_M/AR_TXC7_RTSCTS_RATE_M">AR_TXC7_RTSCTS_RATE_M</dfn>		0x0ff00000</u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_RTSCTS_RATE_S" data-ref="_M/AR_TXC7_RTSCTS_RATE_S">AR_TXC7_RTSCTS_RATE_S</dfn>		20</u></td></tr>
<tr><th id="810">810</th><td><i>/* Shortcuts. */</i></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_2040_0123" data-ref="_M/AR_TXC7_2040_0123">AR_TXC7_2040_0123</dfn>	\</u></td></tr>
<tr><th id="812">812</th><td><u>	(AR_TXC7_2040_0 | AR_TXC7_2040_1 | AR_TXC7_2040_2 | AR_TXC7_2040_3)</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/AR_TXC7_GI0123" data-ref="_M/AR_TXC7_GI0123">AR_TXC7_GI0123</dfn>		\</u></td></tr>
<tr><th id="814">814</th><td><u>	(AR_TXC7_GI0 | AR_TXC7_GI1 | AR_TXC7_GI2 | AR_TXC7_GI3)</u></td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td><i>/* Bits for ds_status0. */</i></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/AR_TXS0_RSSI_ANT0" data-ref="_M/AR_TXS0_RSSI_ANT0">AR_TXS0_RSSI_ANT0</dfn>(i)		(((x) &gt;&gt; ((i) * 8)) &amp; 0xff)</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/AR_TXS0_BA_STATUS" data-ref="_M/AR_TXS0_BA_STATUS">AR_TXS0_BA_STATUS</dfn>		0x40000000</u></td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><i>/* Bits for ds_status1. */</i></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_FRM_XMIT_OK" data-ref="_M/AR_TXS1_FRM_XMIT_OK">AR_TXS1_FRM_XMIT_OK</dfn>		0x00000001</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_EXCESSIVE_RETRIES" data-ref="_M/AR_TXS1_EXCESSIVE_RETRIES">AR_TXS1_EXCESSIVE_RETRIES</dfn>	0x00000002</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_FIFO_UNDERRUN" data-ref="_M/AR_TXS1_FIFO_UNDERRUN">AR_TXS1_FIFO_UNDERRUN</dfn>		0x00000004</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_FILTERED" data-ref="_M/AR_TXS1_FILTERED">AR_TXS1_FILTERED</dfn>		0x00000008</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_RTS_FAIL_CNT_M" data-ref="_M/AR_TXS1_RTS_FAIL_CNT_M">AR_TXS1_RTS_FAIL_CNT_M</dfn>		0x000000f0</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_RTS_FAIL_CNT_S" data-ref="_M/AR_TXS1_RTS_FAIL_CNT_S">AR_TXS1_RTS_FAIL_CNT_S</dfn>		4</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_DATA_FAIL_CNT_M" data-ref="_M/AR_TXS1_DATA_FAIL_CNT_M">AR_TXS1_DATA_FAIL_CNT_M</dfn>		0x00000f00</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_DATA_FAIL_CNT_S" data-ref="_M/AR_TXS1_DATA_FAIL_CNT_S">AR_TXS1_DATA_FAIL_CNT_S</dfn>		8</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_VIRT_RETRY_CNT_M" data-ref="_M/AR_TXS1_VIRT_RETRY_CNT_M">AR_TXS1_VIRT_RETRY_CNT_M</dfn>	0x0000f000</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_VIRT_RETRY_CNT_S" data-ref="_M/AR_TXS1_VIRT_RETRY_CNT_S">AR_TXS1_VIRT_RETRY_CNT_S</dfn>	12</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_TX_DELIM_UNDERRUN" data-ref="_M/AR_TXS1_TX_DELIM_UNDERRUN">AR_TXS1_TX_DELIM_UNDERRUN</dfn>	0x00010000</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_TX_DATA_UNDERRUN" data-ref="_M/AR_TXS1_TX_DATA_UNDERRUN">AR_TXS1_TX_DATA_UNDERRUN</dfn>	0x00020000</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_DESC_CFG_ERR" data-ref="_M/AR_TXS1_DESC_CFG_ERR">AR_TXS1_DESC_CFG_ERR</dfn>		0x00040000</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_TX_TIMER_EXPIRED" data-ref="_M/AR_TXS1_TX_TIMER_EXPIRED">AR_TXS1_TX_TIMER_EXPIRED</dfn>	0x00080000</u></td></tr>
<tr><th id="835">835</th><td><i>/* Shortcut. */</i></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/AR_TXS1_UNDERRUN" data-ref="_M/AR_TXS1_UNDERRUN">AR_TXS1_UNDERRUN</dfn>		\</u></td></tr>
<tr><th id="837">837</th><td><u>	(AR_TXS1_FIFO_UNDERRUN |	\</u></td></tr>
<tr><th id="838">838</th><td><u>	 AR_TXS1_TX_DELIM_UNDERRUN |	\</u></td></tr>
<tr><th id="839">839</th><td><u>	 AR_TXS1_TX_DATA_UNDERRUN)</u></td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td><i>/* Bits for ds_status9. */</i></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/AR_TXS9_DONE" data-ref="_M/AR_TXS9_DONE">AR_TXS9_DONE</dfn>			0x00000001</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/AR_TXS9_SEQNUM_M" data-ref="_M/AR_TXS9_SEQNUM_M">AR_TXS9_SEQNUM_M</dfn>		0x00001ffe</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/AR_TXS9_SEQNUM_S" data-ref="_M/AR_TXS9_SEQNUM_S">AR_TXS9_SEQNUM_S</dfn>		1</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/AR_TXS9_TXOP_EXCEEDED" data-ref="_M/AR_TXS9_TXOP_EXCEEDED">AR_TXS9_TXOP_EXCEEDED</dfn>		0x00020000</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/AR_TXS9_FINAL_IDX_M" data-ref="_M/AR_TXS9_FINAL_IDX_M">AR_TXS9_FINAL_IDX_M</dfn>		0x00600000</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/AR_TXS9_FINAL_IDX_S" data-ref="_M/AR_TXS9_FINAL_IDX_S">AR_TXS9_FINAL_IDX_S</dfn>		21</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/AR_TXS9_POWER_MGMT" data-ref="_M/AR_TXS9_POWER_MGMT">AR_TXS9_POWER_MGMT</dfn>		0x02000000</u></td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><i>/*</i></td></tr>
<tr><th id="851">851</th><td><i> * Rx DMA descriptor.</i></td></tr>
<tr><th id="852">852</th><td><i> */</i></td></tr>
<tr><th id="853">853</th><td><b>struct</b> <dfn class="type def" id="ar_rx_desc" title='ar_rx_desc' data-ref="ar_rx_desc" data-ref-filename="ar_rx_desc">ar_rx_desc</dfn> {</td></tr>
<tr><th id="854">854</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_link" title='ar_rx_desc::ds_link' data-ref="ar_rx_desc::ds_link" data-ref-filename="ar_rx_desc..ds_link">ds_link</dfn>;</td></tr>
<tr><th id="855">855</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_data" title='ar_rx_desc::ds_data' data-ref="ar_rx_desc::ds_data" data-ref-filename="ar_rx_desc..ds_data">ds_data</dfn>;</td></tr>
<tr><th id="856">856</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_ctl0" title='ar_rx_desc::ds_ctl0' data-ref="ar_rx_desc::ds_ctl0" data-ref-filename="ar_rx_desc..ds_ctl0">ds_ctl0</dfn>;</td></tr>
<tr><th id="857">857</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_ctl1" title='ar_rx_desc::ds_ctl1' data-ref="ar_rx_desc::ds_ctl1" data-ref-filename="ar_rx_desc..ds_ctl1">ds_ctl1</dfn>;</td></tr>
<tr><th id="858">858</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_status0" title='ar_rx_desc::ds_status0' data-ref="ar_rx_desc::ds_status0" data-ref-filename="ar_rx_desc..ds_status0">ds_status0</dfn>;</td></tr>
<tr><th id="859">859</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_status1" title='ar_rx_desc::ds_status1' data-ref="ar_rx_desc::ds_status1" data-ref-filename="ar_rx_desc..ds_status1">ds_status1</dfn>;</td></tr>
<tr><th id="860">860</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_status2" title='ar_rx_desc::ds_status2' data-ref="ar_rx_desc::ds_status2" data-ref-filename="ar_rx_desc..ds_status2">ds_status2</dfn>;</td></tr>
<tr><th id="861">861</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_status3" title='ar_rx_desc::ds_status3' data-ref="ar_rx_desc::ds_status3" data-ref-filename="ar_rx_desc..ds_status3">ds_status3</dfn>;</td></tr>
<tr><th id="862">862</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_status4" title='ar_rx_desc::ds_status4' data-ref="ar_rx_desc::ds_status4" data-ref-filename="ar_rx_desc..ds_status4">ds_status4</dfn>;</td></tr>
<tr><th id="863">863</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_status5" title='ar_rx_desc::ds_status5' data-ref="ar_rx_desc::ds_status5" data-ref-filename="ar_rx_desc..ds_status5">ds_status5</dfn>;</td></tr>
<tr><th id="864">864</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_status6" title='ar_rx_desc::ds_status6' data-ref="ar_rx_desc::ds_status6" data-ref-filename="ar_rx_desc..ds_status6">ds_status6</dfn>;</td></tr>
<tr><th id="865">865</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_status7" title='ar_rx_desc::ds_status7' data-ref="ar_rx_desc::ds_status7" data-ref-filename="ar_rx_desc..ds_status7">ds_status7</dfn>;</td></tr>
<tr><th id="866">866</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::ds_status8" title='ar_rx_desc::ds_status8' data-ref="ar_rx_desc::ds_status8" data-ref-filename="ar_rx_desc..ds_status8">ds_status8</dfn>;</td></tr>
<tr><th id="867">867</th><td>	<i>/*</i></td></tr>
<tr><th id="868">868</th><td><i>	 * Padding to make Rx descriptors 64 bytes such that they will</i></td></tr>
<tr><th id="869">869</th><td><i>	 * not cross a 4KB boundary.</i></td></tr>
<tr><th id="870">870</th><td><i>	 */</i></td></tr>
<tr><th id="871">871</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_rx_desc::pad" title='ar_rx_desc::pad' data-ref="ar_rx_desc::pad" data-ref-filename="ar_rx_desc..pad">pad</dfn>[<var>3</var>];</td></tr>
<tr><th id="872">872</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>  <b>__attribute__</b>((aligned(<var>4</var>)));</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td><i>/* Bits for ds_ctl1. */</i></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/AR_RXC1_BUF_LEN_M" data-ref="_M/AR_RXC1_BUF_LEN_M">AR_RXC1_BUF_LEN_M</dfn>		0x00000fff</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/AR_RXC1_BUF_LEN_S" data-ref="_M/AR_RXC1_BUF_LEN_S">AR_RXC1_BUF_LEN_S</dfn>		0</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/AR_RXC1_INTR_REQ" data-ref="_M/AR_RXC1_INTR_REQ">AR_RXC1_INTR_REQ</dfn>		0x00002000</u></td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td><i>/* Bits for ds_ctl2. */</i></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/AR_RXS0_RSSI_ANT00" data-ref="_M/AR_RXS0_RSSI_ANT00">AR_RXS0_RSSI_ANT00</dfn>(x)		(((x) &gt;&gt;  0) &amp; 0xff)</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/AR_RXS0_RSSI_ANT01" data-ref="_M/AR_RXS0_RSSI_ANT01">AR_RXS0_RSSI_ANT01</dfn>(x)		(((x) &gt;&gt;  8) &amp; 0xff)</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/AR_RXS0_RSSI_ANT02" data-ref="_M/AR_RXS0_RSSI_ANT02">AR_RXS0_RSSI_ANT02</dfn>(x)		(((x) &gt;&gt; 16) &amp; 0xff)</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/AR_RXS0_RATE_M" data-ref="_M/AR_RXS0_RATE_M">AR_RXS0_RATE_M</dfn>			0xff000000</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/AR_RXS0_RATE_S" data-ref="_M/AR_RXS0_RATE_S">AR_RXS0_RATE_S</dfn>			24</u></td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><i>/* Bits for ds_status1. */</i></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/AR_RXS1_DATA_LEN_M" data-ref="_M/AR_RXS1_DATA_LEN_M">AR_RXS1_DATA_LEN_M</dfn>		0x00000fff</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/AR_RXS1_DATA_LEN_S" data-ref="_M/AR_RXS1_DATA_LEN_S">AR_RXS1_DATA_LEN_S</dfn>		0</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/AR_RXS1_MORE" data-ref="_M/AR_RXS1_MORE">AR_RXS1_MORE</dfn>			0x00001000</u></td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><i>/* Bits for ds_status3. */</i></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/AR_RXS3_GI" data-ref="_M/AR_RXS3_GI">AR_RXS3_GI</dfn>			0x00000001</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/AR_RXS3_2040" data-ref="_M/AR_RXS3_2040">AR_RXS3_2040</dfn>			0x00000002</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/AR_RXS3_PARALLEL_40" data-ref="_M/AR_RXS3_PARALLEL_40">AR_RXS3_PARALLEL_40</dfn>		0x00000004</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/AR_RXS3_ANTENNA_M" data-ref="_M/AR_RXS3_ANTENNA_M">AR_RXS3_ANTENNA_M</dfn>		0xffffff00</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/AR_RXS3_ANTENNA_S" data-ref="_M/AR_RXS3_ANTENNA_S">AR_RXS3_ANTENNA_S</dfn>		8</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/AR_RXS3_RATE_M" data-ref="_M/AR_RXS3_RATE_M">AR_RXS3_RATE_M</dfn>			0x000003fc</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/AR_RXS3_RATE_S" data-ref="_M/AR_RXS3_RATE_S">AR_RXS3_RATE_S</dfn>			2</u></td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td><i>/* Bits for ds_status4. */</i></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/AR_RXS4_RSSI_COMBINED_M" data-ref="_M/AR_RXS4_RSSI_COMBINED_M">AR_RXS4_RSSI_COMBINED_M</dfn>		0xff000000</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/AR_RXS4_RSSI_COMBINED_S" data-ref="_M/AR_RXS4_RSSI_COMBINED_S">AR_RXS4_RSSI_COMBINED_S</dfn>		24</u></td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><i>/* Bits for ds_status8. */</i></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_DONE" data-ref="_M/AR_RXS8_DONE">AR_RXS8_DONE</dfn>			0x00000001</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_FRAME_OK" data-ref="_M/AR_RXS8_FRAME_OK">AR_RXS8_FRAME_OK</dfn>		0x00000002</u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_CRC_ERR" data-ref="_M/AR_RXS8_CRC_ERR">AR_RXS8_CRC_ERR</dfn>			0x00000004</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_DECRYPT_CRC_ERR" data-ref="_M/AR_RXS8_DECRYPT_CRC_ERR">AR_RXS8_DECRYPT_CRC_ERR</dfn>		0x00000008</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_PHY_ERR" data-ref="_M/AR_RXS8_PHY_ERR">AR_RXS8_PHY_ERR</dfn>			0x00000010</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_MICHAEL_ERR" data-ref="_M/AR_RXS8_MICHAEL_ERR">AR_RXS8_MICHAEL_ERR</dfn>		0x00000020</u></td></tr>
<tr><th id="911">911</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_PRE_DELIM_CRC_ERR" data-ref="_M/AR_RXS8_PRE_DELIM_CRC_ERR">AR_RXS8_PRE_DELIM_CRC_ERR</dfn>	0x00000040</u></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_PHY_ERR_CODE_M" data-ref="_M/AR_RXS8_PHY_ERR_CODE_M">AR_RXS8_PHY_ERR_CODE_M</dfn>		0x0000ff00</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_PHY_ERR_CODE_S" data-ref="_M/AR_RXS8_PHY_ERR_CODE_S">AR_RXS8_PHY_ERR_CODE_S</dfn>		8</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_KEY_IDX_VALID" data-ref="_M/AR_RXS8_KEY_IDX_VALID">AR_RXS8_KEY_IDX_VALID</dfn>		0x00000100</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_KEY_IDX_M" data-ref="_M/AR_RXS8_KEY_IDX_M">AR_RXS8_KEY_IDX_M</dfn>		0x0000fe00</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_KEY_IDX_S" data-ref="_M/AR_RXS8_KEY_IDX_S">AR_RXS8_KEY_IDX_S</dfn>		9</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_POST_DELIM_CRC_ERR" data-ref="_M/AR_RXS8_POST_DELIM_CRC_ERR">AR_RXS8_POST_DELIM_CRC_ERR</dfn>	0x00040000</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/AR_RXS8_DECRYPT_BUSY_ERR" data-ref="_M/AR_RXS8_DECRYPT_BUSY_ERR">AR_RXS8_DECRYPT_BUSY_ERR</dfn>	0x40000000</u></td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/AR_MAX_PWR_RANGE_IN_HALF_DB" data-ref="_M/AR_MAX_PWR_RANGE_IN_HALF_DB">AR_MAX_PWR_RANGE_IN_HALF_DB</dfn>	64</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/AR9285_PD_GAIN_BOUNDARY_DEFAULT" data-ref="_M/AR9285_PD_GAIN_BOUNDARY_DEFAULT">AR9285_PD_GAIN_BOUNDARY_DEFAULT</dfn>	58</u></td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><i>/*</i></td></tr>
<tr><th id="924">924</th><td><i> * AR5008 family common ROM header.</i></td></tr>
<tr><th id="925">925</th><td><i> */</i></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_MAGIC_OFFSET" data-ref="_M/AR_EEPROM_MAGIC_OFFSET">AR_EEPROM_MAGIC_OFFSET</dfn>	0x0000</u></td></tr>
<tr><th id="927">927</th><td><u>#<span data-ppcond="927">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="928">928</th><td><u>#define AR_EEPROM_MAGIC		0x5aa5</u></td></tr>
<tr><th id="929">929</th><td><u>#<span data-ppcond="927">else</span></u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_MAGIC" data-ref="_M/AR_EEPROM_MAGIC">AR_EEPROM_MAGIC</dfn>		0xa55a</u></td></tr>
<tr><th id="931">931</th><td><u>#<span data-ppcond="927">endif</span></u></td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/AR_NO_SPUR" data-ref="_M/AR_NO_SPUR">AR_NO_SPUR</dfn>		0x8000</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/AR_NUM_PDADC_VALUES" data-ref="_M/AR_NUM_PDADC_VALUES">AR_NUM_PDADC_VALUES</dfn>	128</u></td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td><b>struct</b> <dfn class="type def" id="ar_base_eep_header" title='ar_base_eep_header' data-ref="ar_base_eep_header" data-ref-filename="ar_base_eep_header">ar_base_eep_header</dfn> {</td></tr>
<tr><th id="937">937</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ar_base_eep_header::length" title='ar_base_eep_header::length' data-ref="ar_base_eep_header::length" data-ref-filename="ar_base_eep_header..length">length</dfn>;</td></tr>
<tr><th id="938">938</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ar_base_eep_header::checksum" title='ar_base_eep_header::checksum' data-ref="ar_base_eep_header::checksum" data-ref-filename="ar_base_eep_header..checksum">checksum</dfn>;</td></tr>
<tr><th id="939">939</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ar_base_eep_header::version" title='ar_base_eep_header::version' data-ref="ar_base_eep_header::version" data-ref-filename="ar_base_eep_header..version">version</dfn>;</td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_VER" data-ref="_M/AR_EEP_VER">AR_EEP_VER</dfn>			0xe</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_VER_MINOR_MASK" data-ref="_M/AR_EEP_VER_MINOR_MASK">AR_EEP_VER_MINOR_MASK</dfn>		0x0fff</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_MINOR_VER_2" data-ref="_M/AR_EEP_MINOR_VER_2">AR_EEP_MINOR_VER_2</dfn>		2</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_MINOR_VER_3" data-ref="_M/AR_EEP_MINOR_VER_3">AR_EEP_MINOR_VER_3</dfn>		3</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_MINOR_VER_7" data-ref="_M/AR_EEP_MINOR_VER_7">AR_EEP_MINOR_VER_7</dfn>		7</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_MINOR_VER_9" data-ref="_M/AR_EEP_MINOR_VER_9">AR_EEP_MINOR_VER_9</dfn>		9</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_MINOR_VER_10" data-ref="_M/AR_EEP_MINOR_VER_10">AR_EEP_MINOR_VER_10</dfn>		10</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_MINOR_VER_16" data-ref="_M/AR_EEP_MINOR_VER_16">AR_EEP_MINOR_VER_16</dfn>		16</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_MINOR_VER_17" data-ref="_M/AR_EEP_MINOR_VER_17">AR_EEP_MINOR_VER_17</dfn>		17</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_MINOR_VER_19" data-ref="_M/AR_EEP_MINOR_VER_19">AR_EEP_MINOR_VER_19</dfn>		19</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_MINOR_VER_20" data-ref="_M/AR_EEP_MINOR_VER_20">AR_EEP_MINOR_VER_20</dfn>		20</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_MINOR_VER_21" data-ref="_M/AR_EEP_MINOR_VER_21">AR_EEP_MINOR_VER_21</dfn>		21</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_MINOR_VER_22" data-ref="_M/AR_EEP_MINOR_VER_22">AR_EEP_MINOR_VER_22</dfn>		22</u></td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ar_base_eep_header::opCapFlags" title='ar_base_eep_header::opCapFlags' data-ref="ar_base_eep_header::opCapFlags" data-ref-filename="ar_base_eep_header..opCapFlags">opCapFlags</dfn>;</td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/AR_OPFLAGS_11A" data-ref="_M/AR_OPFLAGS_11A">AR_OPFLAGS_11A</dfn>			0x01</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/AR_OPFLAGS_11G" data-ref="_M/AR_OPFLAGS_11G">AR_OPFLAGS_11G</dfn>			0x02</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/AR_OPFLAGS_11N_5G40" data-ref="_M/AR_OPFLAGS_11N_5G40">AR_OPFLAGS_11N_5G40</dfn>		0x04</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/AR_OPFLAGS_11N_2G40" data-ref="_M/AR_OPFLAGS_11N_2G40">AR_OPFLAGS_11N_2G40</dfn>		0x08</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/AR_OPFLAGS_11N_5G20" data-ref="_M/AR_OPFLAGS_11N_5G20">AR_OPFLAGS_11N_5G20</dfn>		0x10</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/AR_OPFLAGS_11N_2G20" data-ref="_M/AR_OPFLAGS_11N_2G20">AR_OPFLAGS_11N_2G20</dfn>		0x20</u></td></tr>
<tr><th id="961">961</th><td><i>/* Shortcut. */</i></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/AR_OPFLAGS_11N" data-ref="_M/AR_OPFLAGS_11N">AR_OPFLAGS_11N</dfn>			0x3c</u></td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ar_base_eep_header::eepMisc" title='ar_base_eep_header::eepMisc' data-ref="ar_base_eep_header::eepMisc" data-ref-filename="ar_base_eep_header..eepMisc">eepMisc</dfn>;</td></tr>
<tr><th id="965">965</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ar_base_eep_header::regDmn" title='ar_base_eep_header::regDmn' data-ref="ar_base_eep_header::regDmn" data-ref-filename="ar_base_eep_header..regDmn">regDmn</dfn>[<var>2</var>];</td></tr>
<tr><th id="966">966</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ar_base_eep_header::macAddr" title='ar_base_eep_header::macAddr' data-ref="ar_base_eep_header::macAddr" data-ref-filename="ar_base_eep_header..macAddr">macAddr</dfn>[<var>6</var>];</td></tr>
<tr><th id="967">967</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ar_base_eep_header::rxMask" title='ar_base_eep_header::rxMask' data-ref="ar_base_eep_header::rxMask" data-ref-filename="ar_base_eep_header..rxMask">rxMask</dfn>;</td></tr>
<tr><th id="968">968</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ar_base_eep_header::txMask" title='ar_base_eep_header::txMask' data-ref="ar_base_eep_header::txMask" data-ref-filename="ar_base_eep_header..txMask">txMask</dfn>;</td></tr>
<tr><th id="969">969</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ar_base_eep_header::rfSilent" title='ar_base_eep_header::rfSilent' data-ref="ar_base_eep_header::rfSilent" data-ref-filename="ar_base_eep_header..rfSilent">rfSilent</dfn>;</td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_RFSILENT_ENABLED" data-ref="_M/AR_EEP_RFSILENT_ENABLED">AR_EEP_RFSILENT_ENABLED</dfn>		0x0001</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_RFSILENT_GPIO_SEL_M" data-ref="_M/AR_EEP_RFSILENT_GPIO_SEL_M">AR_EEP_RFSILENT_GPIO_SEL_M</dfn>	0x001c</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_RFSILENT_GPIO_SEL_S" data-ref="_M/AR_EEP_RFSILENT_GPIO_SEL_S">AR_EEP_RFSILENT_GPIO_SEL_S</dfn>	2</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_RFSILENT_POLARITY" data-ref="_M/AR_EEP_RFSILENT_POLARITY">AR_EEP_RFSILENT_POLARITY</dfn>	0x0002</u></td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ar_base_eep_header::blueToothOptions" title='ar_base_eep_header::blueToothOptions' data-ref="ar_base_eep_header::blueToothOptions" data-ref-filename="ar_base_eep_header..blueToothOptions">blueToothOptions</dfn>;</td></tr>
<tr><th id="976">976</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ar_base_eep_header::deviceCap" title='ar_base_eep_header::deviceCap' data-ref="ar_base_eep_header::deviceCap" data-ref-filename="ar_base_eep_header..deviceCap">deviceCap</dfn>;</td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_DEVCAP_COMPRESS_DIS" data-ref="_M/AR_EEP_DEVCAP_COMPRESS_DIS">AR_EEP_DEVCAP_COMPRESS_DIS</dfn>	0x0001</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_DEVCAP_AES_DIS" data-ref="_M/AR_EEP_DEVCAP_AES_DIS">AR_EEP_DEVCAP_AES_DIS</dfn>		0x0002</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_DEVCAP_FASTFRAME_DIS" data-ref="_M/AR_EEP_DEVCAP_FASTFRAME_DIS">AR_EEP_DEVCAP_FASTFRAME_DIS</dfn>	0x0004</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_DEVCAP_BURST_DIS" data-ref="_M/AR_EEP_DEVCAP_BURST_DIS">AR_EEP_DEVCAP_BURST_DIS</dfn>		0x0008</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_DEVCAP_MAXQCU_M" data-ref="_M/AR_EEP_DEVCAP_MAXQCU_M">AR_EEP_DEVCAP_MAXQCU_M</dfn>		0x01f0</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_DEVCAP_MAXQCU_S" data-ref="_M/AR_EEP_DEVCAP_MAXQCU_S">AR_EEP_DEVCAP_MAXQCU_S</dfn>		4</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_DEVCAP_HEAVY_CLIP_EN" data-ref="_M/AR_EEP_DEVCAP_HEAVY_CLIP_EN">AR_EEP_DEVCAP_HEAVY_CLIP_EN</dfn>	0x0200</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_DEVCAP_KC_ENTRIES_M" data-ref="_M/AR_EEP_DEVCAP_KC_ENTRIES_M">AR_EEP_DEVCAP_KC_ENTRIES_M</dfn>	0xf000</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_DEVCAP_KC_ENTRIES_S" data-ref="_M/AR_EEP_DEVCAP_KC_ENTRIES_S">AR_EEP_DEVCAP_KC_ENTRIES_S</dfn>	12</u></td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar_base_eep_header::binBuildNumber" title='ar_base_eep_header::binBuildNumber' data-ref="ar_base_eep_header::binBuildNumber" data-ref-filename="ar_base_eep_header..binBuildNumber">binBuildNumber</dfn>;</td></tr>
<tr><th id="988">988</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ar_base_eep_header::deviceType" title='ar_base_eep_header::deviceType' data-ref="ar_base_eep_header::deviceType" data-ref-filename="ar_base_eep_header..deviceType">deviceType</dfn>;</td></tr>
<tr><th id="989">989</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="990">990</th><td></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_TXGAIN_ORIGINAL" data-ref="_M/AR_EEP_TXGAIN_ORIGINAL">AR_EEP_TXGAIN_ORIGINAL</dfn>		0</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/AR_EEP_TXGAIN_HIGH_POWER" data-ref="_M/AR_EEP_TXGAIN_HIGH_POWER">AR_EEP_TXGAIN_HIGH_POWER</dfn>	1</u></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/AR_EEPROM_MODAL_SPURS" data-ref="_M/AR_EEPROM_MODAL_SPURS">AR_EEPROM_MODAL_SPURS</dfn>		5</u></td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td><b>struct</b> <dfn class="type def" id="ar_spur_chan" title='ar_spur_chan' data-ref="ar_spur_chan" data-ref-filename="ar_spur_chan">ar_spur_chan</dfn> {</td></tr>
<tr><th id="997">997</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="ar_spur_chan::spurChan" title='ar_spur_chan::spurChan' data-ref="ar_spur_chan::spurChan" data-ref-filename="ar_spur_chan..spurChan">spurChan</dfn>;</td></tr>
<tr><th id="998">998</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ar_spur_chan::spurRangeLow" title='ar_spur_chan::spurRangeLow' data-ref="ar_spur_chan::spurRangeLow" data-ref-filename="ar_spur_chan..spurRangeLow">spurRangeLow</dfn>;</td></tr>
<tr><th id="999">999</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="ar_spur_chan::spurRangeHigh" title='ar_spur_chan::spurRangeHigh' data-ref="ar_spur_chan::spurRangeHigh" data-ref-filename="ar_spur_chan..spurRangeHigh">spurRangeHigh</dfn>;</td></tr>
<tr><th id="1000">1000</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td><b>struct</b> <dfn class="type def" id="ar_cal_data_per_freq_olpc" title='ar_cal_data_per_freq_olpc' data-ref="ar_cal_data_per_freq_olpc" data-ref-filename="ar_cal_data_per_freq_olpc">ar_cal_data_per_freq_olpc</dfn> {</td></tr>
<tr><th id="1003">1003</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_data_per_freq_olpc::pwrPdg" title='ar_cal_data_per_freq_olpc::pwrPdg' data-ref="ar_cal_data_per_freq_olpc::pwrPdg" data-ref-filename="ar_cal_data_per_freq_olpc..pwrPdg">pwrPdg</dfn>[<var>2</var>][<var>5</var>];</td></tr>
<tr><th id="1004">1004</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_data_per_freq_olpc::vpdPdg" title='ar_cal_data_per_freq_olpc::vpdPdg' data-ref="ar_cal_data_per_freq_olpc::vpdPdg" data-ref-filename="ar_cal_data_per_freq_olpc..vpdPdg">vpdPdg</dfn>[<var>2</var>][<var>5</var>];</td></tr>
<tr><th id="1005">1005</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_data_per_freq_olpc::pcdac" title='ar_cal_data_per_freq_olpc::pcdac' data-ref="ar_cal_data_per_freq_olpc::pcdac" data-ref-filename="ar_cal_data_per_freq_olpc..pcdac">pcdac</dfn>[<var>2</var>][<var>5</var>];</td></tr>
<tr><th id="1006">1006</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_data_per_freq_olpc::empty" title='ar_cal_data_per_freq_olpc::empty' data-ref="ar_cal_data_per_freq_olpc::empty" data-ref-filename="ar_cal_data_per_freq_olpc..empty">empty</dfn>[<var>2</var>][<var>5</var>];</td></tr>
<tr><th id="1007">1007</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td><b>struct</b> <dfn class="type def" id="ar_cal_target_power_leg" title='ar_cal_target_power_leg' data-ref="ar_cal_target_power_leg" data-ref-filename="ar_cal_target_power_leg">ar_cal_target_power_leg</dfn> {</td></tr>
<tr><th id="1010">1010</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_target_power_leg::bChannel" title='ar_cal_target_power_leg::bChannel' data-ref="ar_cal_target_power_leg::bChannel" data-ref-filename="ar_cal_target_power_leg..bChannel">bChannel</dfn>;</td></tr>
<tr><th id="1011">1011</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_target_power_leg::tPow2x" title='ar_cal_target_power_leg::tPow2x' data-ref="ar_cal_target_power_leg::tPow2x" data-ref-filename="ar_cal_target_power_leg..tPow2x">tPow2x</dfn>[<var>4</var>];</td></tr>
<tr><th id="1012">1012</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><b>struct</b> <dfn class="type def" id="ar_cal_target_power_ht" title='ar_cal_target_power_ht' data-ref="ar_cal_target_power_ht" data-ref-filename="ar_cal_target_power_ht">ar_cal_target_power_ht</dfn> {</td></tr>
<tr><th id="1015">1015</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_target_power_ht::bChannel" title='ar_cal_target_power_ht::bChannel' data-ref="ar_cal_target_power_ht::bChannel" data-ref-filename="ar_cal_target_power_ht..bChannel">bChannel</dfn>;</td></tr>
<tr><th id="1016">1016</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_target_power_ht::tPow2x" title='ar_cal_target_power_ht::tPow2x' data-ref="ar_cal_target_power_ht::tPow2x" data-ref-filename="ar_cal_target_power_ht..tPow2x">tPow2x</dfn>[<var>8</var>];</td></tr>
<tr><th id="1017">1017</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><b>struct</b> <dfn class="type def" id="ar_cal_ctl_edges" title='ar_cal_ctl_edges' data-ref="ar_cal_ctl_edges" data-ref-filename="ar_cal_ctl_edges">ar_cal_ctl_edges</dfn> {</td></tr>
<tr><th id="1020">1020</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_ctl_edges::bChannel" title='ar_cal_ctl_edges::bChannel' data-ref="ar_cal_ctl_edges::bChannel" data-ref-filename="ar_cal_ctl_edges..bChannel">bChannel</dfn>;</td></tr>
<tr><th id="1021">1021</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="ar_cal_ctl_edges::tPowerFlag" title='ar_cal_ctl_edges::tPowerFlag' data-ref="ar_cal_ctl_edges::tPowerFlag" data-ref-filename="ar_cal_ctl_edges..tPowerFlag">tPowerFlag</dfn>;</td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/AR_CAL_CTL_EDGES_POWER_M" data-ref="_M/AR_CAL_CTL_EDGES_POWER_M">AR_CAL_CTL_EDGES_POWER_M</dfn>	0x3f</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/AR_CAL_CTL_EDGES_POWER_S" data-ref="_M/AR_CAL_CTL_EDGES_POWER_S">AR_CAL_CTL_EDGES_POWER_S</dfn>	0</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/AR_CAL_CTL_EDGES_FLAG_M" data-ref="_M/AR_CAL_CTL_EDGES_FLAG_M">AR_CAL_CTL_EDGES_FLAG_M</dfn>		0xc0</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/AR_CAL_CTL_EDGES_FLAG_S" data-ref="_M/AR_CAL_CTL_EDGES_FLAG_S">AR_CAL_CTL_EDGES_FLAG_S</dfn>		6</u></td></tr>
<tr><th id="1026">1026</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td><u>#<span data-ppcond="21">endif</span> /* _ARN5008REG_H_ */</u></td></tr>
<tr><th id="1029">1029</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='arn5008.c.html'>netbsd/sys/dev/ic/arn5008.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
