
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093717                       # Number of seconds simulated
sim_ticks                                 93716856000                       # Number of ticks simulated
final_tick                                93716856000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 806234                       # Simulator instruction rate (inst/s)
host_op_rate                                  1327480                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1694509439                       # Simulator tick rate (ticks/s)
host_mem_usage                                 657968                       # Number of bytes of host memory used
host_seconds                                    55.31                       # Real time elapsed on the host
sim_insts                                    44589709                       # Number of instructions simulated
sim_ops                                      73417852                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1288896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1311424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1079808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1079808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            20139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16872                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16872                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             240384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           13753086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13993470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        240384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           240384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11522025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11522025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11522025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            240384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          13753086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             25515495                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877739                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916900                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        187433712                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589709                       # Number of instructions committed
system.cpu.committedOps                      73417852                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895928                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232454                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895928                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691575                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686417                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636625                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933077                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694263                       # number of memory refs
system.cpu.num_load_insts                    20877735                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  187433712                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574738                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543785     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877679     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417852                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.082170                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694267                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.629978                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.082170                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433961                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839010                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5806860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5806860                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26645870                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26645870                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26645870                       # number of overall hits
system.cpu.dcache.overall_hits::total        26645870                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38729                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9668                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9668                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        48397                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48397                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        48397                       # number of overall misses
system.cpu.dcache.overall_misses::total         48397                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5799107000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5799107000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1292739000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1292739000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7091846000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7091846000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7091846000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7091846000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694267                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001662                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001813                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001813                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001813                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001813                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 149735.521186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 149735.521186                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 133713.177493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133713.177493                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 146534.826539                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 146534.826539                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 146534.826539                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 146534.826539                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43417                       # number of writebacks
system.cpu.dcache.writebacks::total             43417                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9668                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        48397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        48397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48397                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5760378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5760378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1283071000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1283071000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7043449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7043449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7043449000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7043449000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001813                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001813                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001813                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001813                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 148735.521186                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 148735.521186                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 132713.177493                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 132713.177493                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 145534.826539                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 145534.826539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 145534.826539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 145534.826539                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44915                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           278.286599                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916900                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          170218.465909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   278.286599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.543529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.543529                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834152                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916548                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916548                       # number of overall hits
system.cpu.icache.overall_hits::total        59916548                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     62596000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62596000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     62596000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62596000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     62596000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62596000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916900                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916900                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 177829.545455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 177829.545455                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 177829.545455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 177829.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 177829.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 177829.545455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     62244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     62244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     62244000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62244000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 176829.545455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 176829.545455                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 176829.545455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 176829.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 176829.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 176829.545455                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.844610                       # Cycle average of tags in use
system.l2.tags.total_refs                       93709                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24181                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.875315                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.401938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.754964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2007.687708                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.980316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986252                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1882                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    773853                       # Number of tag accesses
system.l2.tags.data_accesses                   773853                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43417                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43417                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              2970                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2970                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   258                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21364                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21622                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21622                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21622                       # number of overall hits
system.l2.overall_hits::total                   21622                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6440                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17365                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23805                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24157                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data              23805                       # number of overall misses
system.l2.overall_misses::total                 24157                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1234674000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1234674000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     61714000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61714000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   5477962000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5477962000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      61714000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    6712636000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6774350000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     61714000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   6712636000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6774350000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          2970                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2970                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45779                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45779                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961481                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448372                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524028                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527687                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524028                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527687                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 191719.565217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 191719.565217                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 175323.863636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 175323.863636                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 315459.948172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 315459.948172                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 175323.863636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 281984.289015                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 280430.103076                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 175323.863636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 281984.289015                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 280430.103076                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21403                       # number of writebacks
system.l2.writebacks::total                     21403                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6440                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17365                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24157                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24157                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1170274000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1170274000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     58194000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58194000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   5304312000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5304312000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58194000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   6474586000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6532780000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58194000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   6474586000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6532780000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448372                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527687                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527687                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 181719.565217                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 181719.565217                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 165323.863636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 165323.863636                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 305459.948172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 305459.948172                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 165323.863636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 271984.289015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 270430.103076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 165323.863636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 271984.289015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 270430.103076                       # average overall mshr miss latency
system.l2.replacements                          22133                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2008.231189                       # Cycle average of tags in use
system.l3.tags.total_refs                       45646                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     38013                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.200800                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1095.235425                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          4.991941                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        908.003824                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.534783                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.002437                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.443361                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.980582                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1913                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     84010                       # Number of tag accesses
system.l3.tags.data_accesses                    84010                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21403                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21403                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 23                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    23                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           3643                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              3643                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  3666                       # number of demand (read+write) hits
system.l3.demand_hits::total                     3666                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 3666                       # number of overall hits
system.l3.overall_hits::total                    3666                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6417                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6417                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        13722                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           14074                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               20139                       # number of demand (read+write) misses
system.l3.demand_misses::total                  20491                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data              20139                       # number of overall misses
system.l3.overall_misses::total                 20491                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1099192500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1099192500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     54322000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   5062040000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   5116362000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      54322000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    6161232500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       6215554500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     54322000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   6161232500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      6215554500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21403                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21403                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6440                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6440                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17365                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17717                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23805                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24157                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23805                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24157                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.996429                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.996429                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.790210                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.794378                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.845999                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.848243                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.845999                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.848243                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 171293.828892                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 171293.828892                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 154323.863636                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 368899.577321                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 363532.897542                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 154323.863636                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 305935.374150                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 303330.950173                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 154323.863636                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 305935.374150                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 303330.950173                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                16872                       # number of writebacks
system.l3.writebacks::total                     16872                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          351                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           351                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6417                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6417                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        13722                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        14074                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          20139                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             20491                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         20139                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            20491                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1035022500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1035022500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     50802000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   4924820000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   4975622000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     50802000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   5959842500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6010644500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     50802000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   5959842500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6010644500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.996429                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.996429                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.790210                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.794378                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.845999                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.848243                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.845999                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.848243                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 161293.828892                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 161293.828892                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 144323.863636                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 358899.577321                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 353532.897542                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 144323.863636                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 295935.374150                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 293330.950173                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 144323.863636                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 295935.374150                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 293330.950173                       # average overall mshr miss latency
system.l3.replacements                          35965                       # number of replacements
system.membus.snoop_filter.tot_requests         40103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        19612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14074                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16872                       # Transaction distribution
system.membus.trans_dist::CleanEvict              365                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6417                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6417                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14074                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        58219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        58219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  58219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2391232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2391232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2391232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20491                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20491    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20491                       # Request fanout histogram
system.membus.reqLayer2.occupancy           107674500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          102459000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        93709                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        47930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10125                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10125                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        64820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21307                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2970                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2970                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38729                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       141709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                142458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5686016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5711424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           41212                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1369792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            89961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.112549                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.316042                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  79836     88.75%     88.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10125     11.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              89961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           90316500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          69625500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        46004                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21840                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops          19079                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops        19079                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  93716856000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17717                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        38275                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           19530                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6440                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6440                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17717                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70154                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2915840                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           35965                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1079808                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            60129                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.317301                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.465430                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  41050     68.27%     68.27% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  19079     31.73%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              60129                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44408493                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36235507                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
