// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_compute_rows_Pipeline_layer_loop_0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        xt_address0,
        xt_ce0,
        xt_q0,
        xt_32_address0,
        xt_32_ce0,
        xt_32_q0,
        xt_33_address0,
        xt_33_ce0,
        xt_33_q0,
        xt_34_address0,
        xt_34_ce0,
        xt_34_q0,
        xt_35_address0,
        xt_35_ce0,
        xt_35_q0,
        xt_36_address0,
        xt_36_ce0,
        xt_36_q0,
        xt_37_address0,
        xt_37_ce0,
        xt_37_q0,
        xt_38_address0,
        xt_38_ce0,
        xt_38_q0,
        xt_39_address0,
        xt_39_ce0,
        xt_39_q0,
        xt_40_address0,
        xt_40_ce0,
        xt_40_q0,
        xt_41_address0,
        xt_41_ce0,
        xt_41_q0,
        xt_42_address0,
        xt_42_ce0,
        xt_42_q0,
        xt_43_address0,
        xt_43_ce0,
        xt_43_q0,
        xt_44_address0,
        xt_44_ce0,
        xt_44_q0,
        xt_45_address0,
        xt_45_ce0,
        xt_45_q0,
        xt_46_address0,
        xt_46_ce0,
        xt_46_q0,
        xt_47_address0,
        xt_47_ce0,
        xt_47_q0,
        xt_48_address0,
        xt_48_ce0,
        xt_48_q0,
        xt_49_address0,
        xt_49_ce0,
        xt_49_q0,
        xt_50_address0,
        xt_50_ce0,
        xt_50_q0,
        xt_51_address0,
        xt_51_ce0,
        xt_51_q0,
        xt_52_address0,
        xt_52_ce0,
        xt_52_q0,
        xt_53_address0,
        xt_53_ce0,
        xt_53_q0,
        xt_54_address0,
        xt_54_ce0,
        xt_54_q0,
        xt_55_address0,
        xt_55_ce0,
        xt_55_q0,
        xt_56_address0,
        xt_56_ce0,
        xt_56_q0,
        xt_57_address0,
        xt_57_ce0,
        xt_57_q0,
        xt_58_address0,
        xt_58_ce0,
        xt_58_q0,
        xt_59_address0,
        xt_59_ce0,
        xt_59_q0,
        xt_60_address0,
        xt_60_ce0,
        xt_60_q0,
        xt_61_address0,
        xt_61_ce0,
        xt_61_q0,
        xt_62_address0,
        xt_62_ce0,
        xt_62_q0,
        sum_2_out,
        sum_2_out_ap_vld,
        grp_fu_2330_p_din0,
        grp_fu_2330_p_din1,
        grp_fu_2330_p_opcode,
        grp_fu_2330_p_dout0,
        grp_fu_2330_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] xt_address0;
output   xt_ce0;
input  [31:0] xt_q0;
output  [4:0] xt_32_address0;
output   xt_32_ce0;
input  [31:0] xt_32_q0;
output  [4:0] xt_33_address0;
output   xt_33_ce0;
input  [31:0] xt_33_q0;
output  [4:0] xt_34_address0;
output   xt_34_ce0;
input  [31:0] xt_34_q0;
output  [4:0] xt_35_address0;
output   xt_35_ce0;
input  [31:0] xt_35_q0;
output  [4:0] xt_36_address0;
output   xt_36_ce0;
input  [31:0] xt_36_q0;
output  [4:0] xt_37_address0;
output   xt_37_ce0;
input  [31:0] xt_37_q0;
output  [4:0] xt_38_address0;
output   xt_38_ce0;
input  [31:0] xt_38_q0;
output  [4:0] xt_39_address0;
output   xt_39_ce0;
input  [31:0] xt_39_q0;
output  [4:0] xt_40_address0;
output   xt_40_ce0;
input  [31:0] xt_40_q0;
output  [4:0] xt_41_address0;
output   xt_41_ce0;
input  [31:0] xt_41_q0;
output  [4:0] xt_42_address0;
output   xt_42_ce0;
input  [31:0] xt_42_q0;
output  [4:0] xt_43_address0;
output   xt_43_ce0;
input  [31:0] xt_43_q0;
output  [4:0] xt_44_address0;
output   xt_44_ce0;
input  [31:0] xt_44_q0;
output  [4:0] xt_45_address0;
output   xt_45_ce0;
input  [31:0] xt_45_q0;
output  [4:0] xt_46_address0;
output   xt_46_ce0;
input  [31:0] xt_46_q0;
output  [4:0] xt_47_address0;
output   xt_47_ce0;
input  [31:0] xt_47_q0;
output  [4:0] xt_48_address0;
output   xt_48_ce0;
input  [31:0] xt_48_q0;
output  [4:0] xt_49_address0;
output   xt_49_ce0;
input  [31:0] xt_49_q0;
output  [4:0] xt_50_address0;
output   xt_50_ce0;
input  [31:0] xt_50_q0;
output  [4:0] xt_51_address0;
output   xt_51_ce0;
input  [31:0] xt_51_q0;
output  [4:0] xt_52_address0;
output   xt_52_ce0;
input  [31:0] xt_52_q0;
output  [4:0] xt_53_address0;
output   xt_53_ce0;
input  [31:0] xt_53_q0;
output  [4:0] xt_54_address0;
output   xt_54_ce0;
input  [31:0] xt_54_q0;
output  [4:0] xt_55_address0;
output   xt_55_ce0;
input  [31:0] xt_55_q0;
output  [4:0] xt_56_address0;
output   xt_56_ce0;
input  [31:0] xt_56_q0;
output  [4:0] xt_57_address0;
output   xt_57_ce0;
input  [31:0] xt_57_q0;
output  [4:0] xt_58_address0;
output   xt_58_ce0;
input  [31:0] xt_58_q0;
output  [4:0] xt_59_address0;
output   xt_59_ce0;
input  [31:0] xt_59_q0;
output  [4:0] xt_60_address0;
output   xt_60_ce0;
input  [31:0] xt_60_q0;
output  [4:0] xt_61_address0;
output   xt_61_ce0;
input  [31:0] xt_61_q0;
output  [4:0] xt_62_address0;
output   xt_62_ce0;
input  [31:0] xt_62_q0;
output  [31:0] sum_2_out;
output   sum_2_out_ap_vld;
output  [31:0] grp_fu_2330_p_din0;
output  [31:0] grp_fu_2330_p_din1;
output  [1:0] grp_fu_2330_p_opcode;
input  [31:0] grp_fu_2330_p_dout0;
output   grp_fu_2330_p_ce;

reg ap_idle;
reg xt_ce0;
reg xt_32_ce0;
reg xt_33_ce0;
reg xt_34_ce0;
reg xt_35_ce0;
reg xt_36_ce0;
reg xt_37_ce0;
reg xt_38_ce0;
reg xt_39_ce0;
reg xt_40_ce0;
reg xt_41_ce0;
reg xt_42_ce0;
reg xt_43_ce0;
reg xt_44_ce0;
reg xt_45_ce0;
reg xt_46_ce0;
reg xt_47_ce0;
reg xt_48_ce0;
reg xt_49_ce0;
reg xt_50_ce0;
reg xt_51_ce0;
reg xt_52_ce0;
reg xt_53_ce0;
reg xt_54_ce0;
reg xt_55_ce0;
reg xt_56_ce0;
reg xt_57_ce0;
reg xt_58_ce0;
reg xt_59_ce0;
reg xt_60_ce0;
reg xt_61_ce0;
reg xt_62_ce0;
reg sum_2_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln305_reg_723;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln305_fu_558_p2;
wire   [4:0] trunc_ln307_fu_616_p1;
reg   [4:0] trunc_ln307_reg_887;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] tmp_s_fu_629_p34;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln307_fu_580_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] sum_fu_110;
reg   [31:0] ap_sig_allocacmp_sum_load_2;
wire    ap_block_pp0_stage1;
wire    ap_loop_init;
reg   [9:0] i_5_fu_114;
wire   [9:0] add_ln305_fu_564_p2;
reg   [9:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage1_01001;
wire   [4:0] lshr_ln3_fu_570_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage1_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U486(
    .din0(xt_q0),
    .din1(xt_32_q0),
    .din2(xt_33_q0),
    .din3(xt_34_q0),
    .din4(xt_35_q0),
    .din5(xt_36_q0),
    .din6(xt_37_q0),
    .din7(xt_38_q0),
    .din8(xt_39_q0),
    .din9(xt_40_q0),
    .din10(xt_41_q0),
    .din11(xt_42_q0),
    .din12(xt_43_q0),
    .din13(xt_44_q0),
    .din14(xt_45_q0),
    .din15(xt_46_q0),
    .din16(xt_47_q0),
    .din17(xt_48_q0),
    .din18(xt_49_q0),
    .din19(xt_50_q0),
    .din20(xt_51_q0),
    .din21(xt_52_q0),
    .din22(xt_53_q0),
    .din23(xt_54_q0),
    .din24(xt_55_q0),
    .din25(xt_56_q0),
    .din26(xt_57_q0),
    .din27(xt_58_q0),
    .din28(xt_59_q0),
    .din29(xt_60_q0),
    .din30(xt_61_q0),
    .din31(xt_62_q0),
    .din32(trunc_ln307_reg_887),
    .dout(tmp_s_fu_629_p34)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln305_fu_558_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_5_fu_114 <= add_ln305_fu_564_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_5_fu_114 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_fu_110 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sum_fu_110 <= grp_fu_2330_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln305_reg_723 <= icmp_ln305_fu_558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln305_fu_558_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln307_reg_887 <= trunc_ln307_fu_616_p1;
    end
end

always @ (*) begin
    if (((icmp_ln305_reg_723 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = i_5_fu_114;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_sum_load_2 = grp_fu_2330_p_dout0;
    end else begin
        ap_sig_allocacmp_sum_load_2 = sum_fu_110;
    end
end

always @ (*) begin
    if (((icmp_ln305_reg_723 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sum_2_out_ap_vld = 1'b1;
    end else begin
        sum_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_32_ce0 = 1'b1;
    end else begin
        xt_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_33_ce0 = 1'b1;
    end else begin
        xt_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_34_ce0 = 1'b1;
    end else begin
        xt_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_35_ce0 = 1'b1;
    end else begin
        xt_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_36_ce0 = 1'b1;
    end else begin
        xt_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_37_ce0 = 1'b1;
    end else begin
        xt_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_38_ce0 = 1'b1;
    end else begin
        xt_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_39_ce0 = 1'b1;
    end else begin
        xt_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_40_ce0 = 1'b1;
    end else begin
        xt_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_41_ce0 = 1'b1;
    end else begin
        xt_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_42_ce0 = 1'b1;
    end else begin
        xt_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_43_ce0 = 1'b1;
    end else begin
        xt_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_44_ce0 = 1'b1;
    end else begin
        xt_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_45_ce0 = 1'b1;
    end else begin
        xt_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_46_ce0 = 1'b1;
    end else begin
        xt_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_47_ce0 = 1'b1;
    end else begin
        xt_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_48_ce0 = 1'b1;
    end else begin
        xt_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_49_ce0 = 1'b1;
    end else begin
        xt_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_50_ce0 = 1'b1;
    end else begin
        xt_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_51_ce0 = 1'b1;
    end else begin
        xt_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_52_ce0 = 1'b1;
    end else begin
        xt_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_53_ce0 = 1'b1;
    end else begin
        xt_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_54_ce0 = 1'b1;
    end else begin
        xt_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_55_ce0 = 1'b1;
    end else begin
        xt_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_56_ce0 = 1'b1;
    end else begin
        xt_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_57_ce0 = 1'b1;
    end else begin
        xt_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_58_ce0 = 1'b1;
    end else begin
        xt_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_59_ce0 = 1'b1;
    end else begin
        xt_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_60_ce0 = 1'b1;
    end else begin
        xt_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_61_ce0 = 1'b1;
    end else begin
        xt_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_62_ce0 = 1'b1;
    end else begin
        xt_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        xt_ce0 = 1'b1;
    end else begin
        xt_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln305_fu_564_p2 = (ap_sig_allocacmp_i + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign grp_fu_2330_p_ce = 1'b1;

assign grp_fu_2330_p_din0 = ap_sig_allocacmp_sum_load_2;

assign grp_fu_2330_p_din1 = tmp_s_fu_629_p34;

assign grp_fu_2330_p_opcode = 2'd0;

assign icmp_ln305_fu_558_p2 = ((ap_sig_allocacmp_i == 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_570_p4 = {{ap_sig_allocacmp_i[9:5]}};

assign sum_2_out = sum_fu_110;

assign trunc_ln307_fu_616_p1 = ap_sig_allocacmp_i[4:0];

assign xt_32_address0 = zext_ln307_fu_580_p1;

assign xt_33_address0 = zext_ln307_fu_580_p1;

assign xt_34_address0 = zext_ln307_fu_580_p1;

assign xt_35_address0 = zext_ln307_fu_580_p1;

assign xt_36_address0 = zext_ln307_fu_580_p1;

assign xt_37_address0 = zext_ln307_fu_580_p1;

assign xt_38_address0 = zext_ln307_fu_580_p1;

assign xt_39_address0 = zext_ln307_fu_580_p1;

assign xt_40_address0 = zext_ln307_fu_580_p1;

assign xt_41_address0 = zext_ln307_fu_580_p1;

assign xt_42_address0 = zext_ln307_fu_580_p1;

assign xt_43_address0 = zext_ln307_fu_580_p1;

assign xt_44_address0 = zext_ln307_fu_580_p1;

assign xt_45_address0 = zext_ln307_fu_580_p1;

assign xt_46_address0 = zext_ln307_fu_580_p1;

assign xt_47_address0 = zext_ln307_fu_580_p1;

assign xt_48_address0 = zext_ln307_fu_580_p1;

assign xt_49_address0 = zext_ln307_fu_580_p1;

assign xt_50_address0 = zext_ln307_fu_580_p1;

assign xt_51_address0 = zext_ln307_fu_580_p1;

assign xt_52_address0 = zext_ln307_fu_580_p1;

assign xt_53_address0 = zext_ln307_fu_580_p1;

assign xt_54_address0 = zext_ln307_fu_580_p1;

assign xt_55_address0 = zext_ln307_fu_580_p1;

assign xt_56_address0 = zext_ln307_fu_580_p1;

assign xt_57_address0 = zext_ln307_fu_580_p1;

assign xt_58_address0 = zext_ln307_fu_580_p1;

assign xt_59_address0 = zext_ln307_fu_580_p1;

assign xt_60_address0 = zext_ln307_fu_580_p1;

assign xt_61_address0 = zext_ln307_fu_580_p1;

assign xt_62_address0 = zext_ln307_fu_580_p1;

assign xt_address0 = zext_ln307_fu_580_p1;

assign zext_ln307_fu_580_p1 = lshr_ln3_fu_570_p4;

endmodule //activation_accelerator_compute_rows_Pipeline_layer_loop_0
