<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/lm32_plata/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v
(VERI-1482) Analyzing Verilog file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(206,10-206,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(207,10-207,65) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(31,10-31,21) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/pmi_def.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(33,10-33,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(36,12-36,54) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/er1.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(37,12-37,56) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typeb.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(38,12-38,56) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(39,12-39,61) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/jtag_cores.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/jtag_cores.v(30,10-30,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(40,12-40,60) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/jtag_lm32.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(41,12-41,60) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_jtag.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_jtag.v(29,10-29,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v(37,10-37,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(44,10-44,60) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_addsub.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_addsub.v(28,10-28,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(45,10-45,59) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_adder.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_adder.v(29,10-29,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(46,10-46,57) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_cpu.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_cpu.v(65,10-65,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_cpu.v(738,10-738,28) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_functions.v
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_cpu.v(600,10-600,54) (VERI-1407) attribute target identifier preserve_driver not found in this scope
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_cpu.v(599,10-599,54) (VERI-1407) attribute target identifier preserve_signal not found in this scope
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_functions.v(33,9-33,14) (VERI-1214) assignment to input value
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(47,10-47,60) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_dcache.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_dcache.v(31,10-31,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_dcache.v(182,10-182,28) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_functions.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(48,10-48,59) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_debug.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_debug.v(32,10-32,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_debug.v(165,10-165,28) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_functions.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(49,10-49,61) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_decoder.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_decoder.v(35,10-35,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_decoder.v(315,10-315,28) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_functions.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(50,10-50,60) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_icache.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_icache.v(36,10-36,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_icache.v(187,10-187,28) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_functions.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(51,10-51,70) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_instruction_unit.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_instruction_unit.v(47,10-47,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_instruction_unit.v(343,10-343,28) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_functions.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(52,10-52,63) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_interrupt.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_interrupt.v(29,10-29,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_interrupt.v(109,10-109,49) (VERI-1407) attribute target identifier preserve_signal not found in this scope
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(53,10-53,69) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_load_store_unit.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_load_store_unit.v(42,10-42,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_load_store_unit.v(264,10-264,28) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_functions.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(54,10-54,62) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_logic_op.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_logic_op.v(29,10-29,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(56,10-56,67) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_mc_arithmetic.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_mc_arithmetic.v(29,10-29,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(59,12-59,66) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_multiplier.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_multiplier.v(29,10-29,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(62,12-62,63) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_shifter.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_shifter.v(29,10-29,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(64,10-64,57) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_top.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_top.v(29,10-29,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_top.v(239,10-239,28) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_functions.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(66,12-66,63) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_monitor.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_monitor.v(29,10-29,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_monitor.v(30,10-30,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(67,12-67,67) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_monitor_ram.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_monitor_ram.v(30,10-30,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(82,12-82,59) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_ram.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_ram.v(34,10-34,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include_all.v(84,12-84,61) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_trace.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_trace.v(29,10-29,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_include.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_trace.v(30,10-30,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(208,10-208,60) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/asram_top/rtl/verilog/asram_core.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/asram_top/rtl/verilog/asram_core.v(38,11-38,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/asram_top/rtl/verilog/asram_core.v(68,4-68,67) (VERI-1199) parameter declaration becomes local in asram_core with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/asram_top/rtl/verilog/asram_core.v(69,4-69,66) (VERI-1199) parameter declaration becomes local in asram_core with formal parameter declaration list
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(209,10-209,59) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/asram_top/rtl/verilog/asram_top.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/asram_top/rtl/verilog/asram_top.v(36,10-36,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(210,10-210,63) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(46,11-46,26) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(86,4-86,26) (VERI-1199) parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(87,4-87,46) (VERI-1199) parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(88,4-88,38) (VERI-1199) parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(110,4-110,32) (VERI-1199) parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(111,4-111,32) (VERI-1199) parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(112,4-112,32) (VERI-1199) parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(113,4-113,32) (VERI-1199) parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(114,4-114,32) (VERI-1199) parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(115,4-115,32) (VERI-1199) parameter declaration becomes local in wb_ebr_ctrl with formal parameter declaration list
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(211,10-211,59) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/uart_core.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/uart_core.v(87,10-87,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/uart_core.v(88,10-88,21) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(279,10-279,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(280,10-280,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txcver_fifo.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txcver_fifo.v(30,10-30,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(468,4-468,31) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(469,4-469,31) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(470,4-470,31) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(471,4-471,31) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(472,4-472,31) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(473,4-473,31) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(474,4-474,31) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(760,4-760,29) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(761,4-761,29) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(762,4-762,29) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(763,4-763,29) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(764,4-764,29) (VERI-1199) parameter declaration becomes local in intface with formal parameter declaration list
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/uart_core.v(89,10-89,20) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver.v(64,10-64,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver.v(65,10-65,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver_fifo.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver_fifo.v(31,10-31,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver.v(145,4-145,31) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver.v(146,4-146,31) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver.v(147,4-147,31) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver.v(148,4-148,31) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver.v(149,4-149,33) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver.v(152,4-152,46) (VERI-1199) parameter declaration becomes local in rxcver with formal parameter declaration list
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/uart_core.v(90,10-90,20) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txmitt.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txmitt.v(69,10-69,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txmitt.v(128,3-128,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txmitt.v(129,3-129,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txmitt.v(130,3-130,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txmitt.v(131,3-131,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txmitt.v(132,3-132,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txmitt.v(133,3-133,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txmitt.v(134,3-134,35) (VERI-1199) parameter declaration becomes local in txmitt with formal parameter declaration list
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(212,10-212,51) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/timer/rtl/verilog/timer.v
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/timer/rtl/verilog/timer.v(79,4-79,28) (VERI-1199) parameter declaration becomes local in timer with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/timer/rtl/verilog/timer.v(80,4-80,32) (VERI-1199) parameter declaration becomes local in timer with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/timer/rtl/verilog/timer.v(81,4-81,32) (VERI-1199) parameter declaration becomes local in timer with formal parameter declaration list
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/timer/rtl/verilog/timer.v(82,4-82,32) (VERI-1199) parameter declaration becomes local in timer with formal parameter declaration list
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(213,10-213,49) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/gpio.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/gpio.v(41,10-41,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/gpio.v(114,4-114,30) (VERI-1199) parameter declaration becomes local in gpio with formal parameter declaration list
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(214,10-214,49) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(42,10-42,25) (VERI-1328) analyzing included file D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/system_conf.v
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(64,4-64,23) (VERI-1199) parameter declaration becomes local in TRI_PIO with formal parameter declaration list
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/er1.v(44,8-44,11) (VERI-1018) compiling module ER1
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/er1.v(44,1-230,10) (VERI-9000) elaborating module 'ER1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typeb.v(30,1-57,10) (VERI-9000) elaborating module 'TYPEB_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typeb.v(30,1-57,10) (VERI-9000) elaborating module 'TYPEB_uniq_2'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typeb.v(30,1-57,10) (VERI-9000) elaborating module 'TYPEB_uniq_3'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_2'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_3'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_4'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_5'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_6'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(217,8-217,17) (VERI-1018) compiling module platformA
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(217,1-776,10) (VERI-9000) elaborating module 'platformA'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(47,1-205,10) (VERI-9000) elaborating module 'arbiter2_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_top.v(35,1-395,10) (VERI-9000) elaborating module 'lm32_top_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/asram_top/rtl/verilog/asram_top.v(38,1-186,10) (VERI-9000) elaborating module 'asram_top_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(47,1-326,10) (VERI-9000) elaborating module 'wb_ebr_ctrl_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/uart_core.v(95,1-393,10) (VERI-9000) elaborating module 'uart_core_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/timer/rtl/verilog/timer.v(28,1-350,10) (VERI-9000) elaborating module 'timer_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/gpio.v(42,1-378,10) (VERI-9000) elaborating module 'gpio_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/gpio.v(42,1-378,10) (VERI-9000) elaborating module 'gpio_uniq_2'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_cpu.v(71,1-2732,10) (VERI-9000) elaborating module 'lm32_cpu_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_monitor.v(36,1-173,10) (VERI-9000) elaborating module 'lm32_monitor_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/jtag_cores.v(51,1-125,10) (VERI-9000) elaborating module 'jtag_cores_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/asram_top/rtl/verilog/asram_core.v(40,1-406,10) (VERI-9000) elaborating module 'asram_core_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(282,1-960,10) (VERI-9000) elaborating module 'intface_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver.v(67,1-561,10) (VERI-9000) elaborating module 'rxcver_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txmitt.v(70,1-536,10) (VERI-9000) elaborating module 'txmitt_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_instruction_unit.v(53,1-841,10) (VERI-9000) elaborating module 'lm32_instruction_unit_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_decoder.v(92,1-582,10) (VERI-9000) elaborating module 'lm32_decoder_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_load_store_unit.v(48,1-808,10) (VERI-9000) elaborating module 'lm32_load_store_unit_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_adder.v(35,1-114,10) (VERI-9000) elaborating module 'lm32_adder_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_logic_op.v(35,1-75,10) (VERI-9000) elaborating module 'lm32_logic_op_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_shifter.v(35,1-134,10) (VERI-9000) elaborating module 'lm32_shifter_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_multiplier.v(35,1-99,10) (VERI-9000) elaborating module 'lm32_multiplier_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_mc_arithmetic.v(43,1-288,10) (VERI-9000) elaborating module 'lm32_mc_arithmetic_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_interrupt.v(35,1-334,10) (VERI-9000) elaborating module 'lm32_interrupt_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_jtag.v(63,1-477,10) (VERI-9000) elaborating module 'lm32_jtag_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_debug.v(48,1-346,10) (VERI-9000) elaborating module 'lm32_debug_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_monitor_ram.v(33,1-1681,10) (VERI-9000) elaborating module 'lm32_monitor_ram_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/jtag_lm32.v(32,1-200,10) (VERI-9000) elaborating module 'jtag_lm32_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_icache.v(65,1-485,10) (VERI-9000) elaborating module 'lm32_icache_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_dcache.v(59,1-530,10) (VERI-9000) elaborating module 'lm32_dcache_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_addsub.v(34,1-93,10) (VERI-9000) elaborating module 'lm32_addsub_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_7'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_8'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_9'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_10'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_11'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_12'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_13'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_14'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_15'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_16'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_17'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(217,1-776,10) (VERI-9000) elaborating module 'platformA'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(47,1-205,10) (VERI-9000) elaborating module 'arbiter2_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_top.v(35,1-395,10) (VERI-9000) elaborating module 'lm32_top_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/asram_top/rtl/verilog/asram_top.v(38,1-186,10) (VERI-9000) elaborating module 'asram_top_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/wb_ebr_ctrl/rtl/verilog/wb_ebr_ctrl.v(47,1-326,10) (VERI-9000) elaborating module 'wb_ebr_ctrl_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/uart_core.v(95,1-393,10) (VERI-9000) elaborating module 'uart_core_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/timer/rtl/verilog/timer.v(28,1-350,10) (VERI-9000) elaborating module 'timer_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/gpio.v(42,1-378,10) (VERI-9000) elaborating module 'gpio_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/gpio.v(42,1-378,10) (VERI-9000) elaborating module 'gpio_uniq_2'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_1'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_2'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_3'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_4'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_5'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_6'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_7'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_8'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_9'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_10'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_11'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_12'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_13'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_14'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_15'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_16'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_17'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_18'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_19'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_20'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_21'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_22'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_23'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_24'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_25'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_26'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_27'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_28'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_29'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_30'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_31'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_32'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_cpu.v(71,1-2732,10) (VERI-9000) elaborating module 'lm32_cpu_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_monitor.v(36,1-173,10) (VERI-9000) elaborating module 'lm32_monitor_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/jtag_cores.v(51,1-125,10) (VERI-9000) elaborating module 'jtag_cores_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/asram_top/rtl/verilog/asram_core.v(40,1-406,10) (VERI-9000) elaborating module 'asram_core_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/intface.v(282,1-960,10) (VERI-9000) elaborating module 'intface_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/rxcver.v(67,1-561,10) (VERI-9000) elaborating module 'rxcver_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/uart_core/rtl/verilog/txmitt.v(70,1-536,10) (VERI-9000) elaborating module 'txmitt_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_2'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_3'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_4'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_5'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_6'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_7'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_8'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_9'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_10'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_11'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_12'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_13'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_14'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_15'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_16'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_17'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/gpio/rtl/verilog/tpio.v(43,1-166,10) (VERI-9000) elaborating module 'TRI_PIO_uniq_18'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_instruction_unit.v(53,1-841,10) (VERI-9000) elaborating module 'lm32_instruction_unit_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_decoder.v(92,1-582,10) (VERI-9000) elaborating module 'lm32_decoder_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_load_store_unit.v(48,1-808,10) (VERI-9000) elaborating module 'lm32_load_store_unit_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_adder.v(35,1-114,10) (VERI-9000) elaborating module 'lm32_adder_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_logic_op.v(35,1-75,10) (VERI-9000) elaborating module 'lm32_logic_op_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_shifter.v(35,1-134,10) (VERI-9000) elaborating module 'lm32_shifter_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_multiplier.v(35,1-99,10) (VERI-9000) elaborating module 'lm32_multiplier_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_mc_arithmetic.v(43,1-288,10) (VERI-9000) elaborating module 'lm32_mc_arithmetic_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_interrupt.v(35,1-334,10) (VERI-9000) elaborating module 'lm32_interrupt_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_jtag.v(63,1-477,10) (VERI-9000) elaborating module 'lm32_jtag_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_debug.v(48,1-346,10) (VERI-9000) elaborating module 'lm32_debug_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_monitor_ram.v(33,1-1681,10) (VERI-9000) elaborating module 'lm32_monitor_ram_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/jtag_lm32.v(32,1-200,10) (VERI-9000) elaborating module 'jtag_lm32_uniq_1'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_33'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_34'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_35'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_36'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_37'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_38'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_39'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_40'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_41'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_42'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_43'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_44'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_45'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_46'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_47'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_48'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_49'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_50'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_icache.v(65,1-485,10) (VERI-9000) elaborating module 'lm32_icache_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_dcache.v(59,1-530,10) (VERI-9000) elaborating module 'lm32_dcache_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_addsub.v(34,1-93,10) (VERI-9000) elaborating module 'lm32_addsub_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_7'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_8'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_9'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_10'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_11'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_12'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_13'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_14'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_15'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_16'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/typea.v(44,1-81,10) (VERI-9000) elaborating module 'TYPEA_uniq_17'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_1'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1240,1-1344,10) (VERI-9000) elaborating module 'DP16KC_uniq_2'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1025,1-1027,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - D:/Cad/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.v(1029,1-1031,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_ram.v(40,1-289,10) (VERI-9000) elaborating module 'lm32_ram_uniq_1'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_ram.v(40,1-289,10) (VERI-9000) elaborating module 'lm32_ram_uniq_2'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_ram.v(40,1-289,10) (VERI-9000) elaborating module 'lm32_ram_uniq_3'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_ram.v(40,1-289,10) (VERI-9000) elaborating module 'lm32_ram_uniq_4'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_ram.v(40,1-289,10) (VERI-9000) elaborating module 'lm32_ram_uniq_5'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_ram.v(40,1-289,10) (VERI-9000) elaborating module 'lm32_ram_uniq_6'
INFO - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/../components/lm32_top/rtl/verilog/lm32_ram.v(40,1-289,10) (VERI-9000) elaborating module 'lm32_ram_uniq_7'
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(535,1-570,35) (VERI-1927) port sram_byten remains unconnected for this instance
WARNING - D:/bartz/Documents/Lattice/TrigLUT/lm32_ECP3/platforma/soc/platforma.v(646,1-669,35) (VERI-1927) port RSTREQ_O remains unconnected for this instance
Done: design load finished with (0) errors, and (48) warnings

</PRE></BODY></HTML>