Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Xiao, K., Forte, D., Jin, Y., Karri, R., Bhunia, S., Tehranipoor, M.","Hardware trojans: Lessons learned after one decade of research",2016,"ACM Transactions on Design Automation of Electronic Systems","22","1", 6,"","",,15,10.1145/2906147,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973470936&doi=10.1145%2f2906147&partnerID=40&md5=e8c675a7a2f4190c3e470fe3bb1d78ff",Article,Scopus,2-s2.0-84973470936
"Guin, U., Forte, D., Tehranipoor, M.","Design of accurate low-cost on-chip structures for protecting integrated circuits against recycling",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","4", 7217843,"1233","1246",,2,10.1109/TVLSI.2015.2466551,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940182152&doi=10.1109%2fTVLSI.2015.2466551&partnerID=40&md5=e1c015ea45fa3451e07e45119ee09383",Article,Scopus,2-s2.0-84940182152
"Contreras, G., Ahmed, N., Winemberg, L., Tehranipoor, M.","Predictive LBIST model and partial ATPG for seed extraction",2015,"Proceedings of the 2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFTS 2015",,, 7315151,"139","146",,3,10.1109/DFT.2015.7315151,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962892113&doi=10.1109%2fDFT.2015.7315151&partnerID=40&md5=09412de835e377ed4331e8fb63efa67c",Conference Paper,Scopus,2-s2.0-84962892113
"Xiao, K., Forte, D., Tehranipoor, M.M.","Circuit timing signature (CTS) for detection of counterfeit integrated circuits",2015,"Secure System Design and Trustable Computing",,,,"211","239",,,10.1007/978-3-319-14971-4_6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955329492&doi=10.1007%2f978-3-319-14971-4_6&partnerID=40&md5=594c0b4faf0a4513fa231ff2e73b032b",Book Chapter,Scopus,2-s2.0-84955329492
"Guo, Z., TehranIPoor, M., Forte, D., Di, J.","Investigation of obfuscation-based anti-reverse engineering for printed circuit boards",2015,"Proceedings - Design Automation Conference","2015-July",, 7167299,"","",,6,10.1145/2744769.2744862,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088551&doi=10.1145%2f2744769.2744862&partnerID=40&md5=6ebc903a78cc6d5319dfd15dd897d1f5",Conference Paper,Scopus,2-s2.0-84944088551
"Xiao, K., Forte, D., Tehranipoor, M.M.","Efficient and secure split manufacturing via obfuscated built-in self-authentication",2015,"Proceedings of the 2015 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2015",,, 7140229,"14","19",,15,10.1109/HST.2015.7140229,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942586525&doi=10.1109%2fHST.2015.7140229&partnerID=40&md5=fc53645e99bd4d23336c875e78b9e775",Conference Paper,Scopus,2-s2.0-84942586525
"Kelly, S., Zhang, X., Tehranipoor, M., Ferraiuolo, A.","Detecting Hardware Trojans using On-chip Sensors in an ASIC Design",2015,"Journal of Electronic Testing: Theory and Applications (JETTA)","31","1",,"11","26",,2,10.1007/s10836-015-5504-x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925483377&doi=10.1007%2fs10836-015-5504-x&partnerID=40&md5=e59a8ff32d53b9f5c097a19cfc41ed52",Article,Scopus,2-s2.0-84925483377
"Sadi, M., Winemberg, L., Tehranipoor, M.","A robust digital sensor IP and sensor insertion flow for in-situ path timing slack monitoring in SoCs",2015,"Proceedings of the IEEE VLSI Test Symposium","2015-January",, 7116292,"","",,5,10.1109/VTS.2015.7116292,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940399356&doi=10.1109%2fVTS.2015.7116292&partnerID=40&md5=02db6754ed08ff12c97776e29a6f826f",Conference Paper,Scopus,2-s2.0-84940399356
"Contreras, G.K., Zhao, Y., Ahmed, N., Winemberg, L., Tehranipoor, M.","LBIST pattern reduction by learning ATPG test cube properties",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",, 7085415,"147","153",,2,10.1109/ISQED.2015.7085415,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944313485&doi=10.1109%2fISQED.2015.7085415&partnerID=40&md5=0c10fb84897e963b7f29ec8cc9f0ff2b",Conference Paper,Scopus,2-s2.0-84944313485
"Wang, X., Winemberg, L., Su, D., Tran, D., George, S., Ahmed, N., Palosh, S., Dobin, A., Tehranipoor, M.","Aging adaption in integrated circuits using a novel built-in sensor",2015,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","34","1", 6948227,"109","121",,8,10.1109/TCAD.2014.2366876,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919794977&doi=10.1109%2fTCAD.2014.2366876&partnerID=40&md5=d16ac9e890785255a057264617b7560c",Conference Paper,Scopus,2-s2.0-84919794977
"Collier, Z.A., Dimase, D., Walters, S., Tehranipoor, M.M., Lambert, J.H., Linkov, I.","Cybersecurity standards: Managing risk and creating resilience",2014,"Computer","47","9", 6701301,"70","76",,4,10.1109/MC.2013.448,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907579257&doi=10.1109%2fMC.2013.448&partnerID=40&md5=206bf62ab341ed94ee2a80e16e81587a",Review,Scopus,2-s2.0-84907579257
"Tehranipoor, M., Salmani, H., Zhang, X.","Integrated circuit authentication: Hardware trojans and counterfeit detection",2014,"Integrated Circuit Authentication: Hardware Trojans and Counterfeit Detection",,,,"1","222",,8,10.1007/978-3-319-00816-5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84930018140&doi=10.1007%2f978-3-319-00816-5&partnerID=40&md5=b07051018c7d72690a50a85c4835aaad",Book,Scopus,2-s2.0-84930018140
"Chen, J., Wang, S., Tehranipoor, M.","Critical-reliability path identification and delay analysis",2014,"ACM Journal on Emerging Technologies in Computing Systems","10","2", 12,"","",,3,10.1145/2564926,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897692353&doi=10.1145%2f2564926&partnerID=40&md5=aa66bc10699acf3eb551882e6adc3c25",Article,Scopus,2-s2.0-84897692353
"Wang, S., Tehranipoor, M.","Light-weight on-chip structure for measuring timing uncertainty induced by noise in integrated circuits",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","5", 6549124,"1030","1041",,4,10.1109/TVLSI.2013.2263812,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899941749&doi=10.1109%2fTVLSI.2013.2263812&partnerID=40&md5=4bddbb7f67cbfdae5c887e691962eac5",Article,Scopus,2-s2.0-84899941749
"Zhang, X., Tehranipoor, M.","Design of on-chip lightweight sensors for effective detection of recycled ICs",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","5", 6545382,"1016","1029",,11,10.1109/TVLSI.2013.2264063,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899815770&doi=10.1109%2fTVLSI.2013.2264063&partnerID=40&md5=d23b0c4be9b3e86a7aefeafd73f35caa",Article,Scopus,2-s2.0-84899815770
"He, M., Tehranipoor, M.","SAM: A comprehensive mechanism for accessing embedded sensors in modern SoCs",2014,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6962097,"240","245",,4,10.1109/DFT.2014.6962097,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84914671205&doi=10.1109%2fDFT.2014.6962097&partnerID=40&md5=2876376d8fb26fbba4a1f73d6ba943e5",Conference Paper,Scopus,2-s2.0-84914671205
"Chen, J., Winemberg, L., Tehranipoor, M.","Identification of testable representative paths for low-cost verification of circuit performance during manufacturing and in-field tests",2014,"Proceedings of the IEEE VLSI Test Symposium",,, 6818782,"","",,,10.1109/VTS.2014.6818782,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901914181&doi=10.1109%2fVTS.2014.6818782&partnerID=40&md5=5061540f1cca96be55c25d6c9cbe1bc3",Conference Paper,Scopus,2-s2.0-84901914181
"Guin, U., Dimase, D., Tehranipoor, M.","A comprehensive framework for counterfeit defect coverage analysis and detection assessment",2014,"Journal of Electronic Testing: Theory and Applications (JETTA)","30","1",,"25","40",,18,10.1007/s10836-013-5428-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896491283&doi=10.1007%2fs10836-013-5428-2&partnerID=40&md5=ce018c932c47478a5aebd987ff79432a",Article,Scopus,2-s2.0-84896491283
"Shi, Q., Tehranipoor, M., Wang, X., Winemberg, L.","On-chip sensor selection for effective speed-binning",2014,"Midwest Symposium on Circuits and Systems",,, 6908604,"1073","1076",,4,10.1109/MWSCAS.2014.6908604,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908472250&doi=10.1109%2fMWSCAS.2014.6908604&partnerID=40&md5=93e05da3761ff0c7d0b63e79ae0add24",Conference Paper,Scopus,2-s2.0-84908472250
"Rahman, M.T., Forte, D., Fahrny, J., Tehranipoor, M.","ARO-PUF: An aging-resistant ring oscillator PUF design",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800283,"","",,25,10.7873/DATE2014.082,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903824807&doi=10.7873%2fDATE2014.082&partnerID=40&md5=773e851c4f77d7dbdcc4e12208232654",Conference Paper,Scopus,2-s2.0-84903824807
"Guin, U., Zhang, X., Forte, D., Tehranipoor, M.","Low-cost on-chip structures for combating die and ic recycling",2014,"Proceedings - Design Automation Conference",,, 2593157,"","",,13,10.1145/2593069.2593157,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903183752&doi=10.1145%2f2593069.2593157&partnerID=40&md5=1bdc836dd5590e148066979cac46d7d1",Conference Paper,Scopus,2-s2.0-84903183752
"Dogan, H., Forte, D., Tehranipoor, M.M.","Aging analysis for recycled FPGA detection",2014,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6962099,"171","176",,6,10.1109/DFT.2014.6962099,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84914706620&doi=10.1109%2fDFT.2014.6962099&partnerID=40&md5=042986646f45f2f4ad66d3f0b6d5c46c",Conference Paper,Scopus,2-s2.0-84914706620
"Bidokhti, N., Tehranipoor, M., Chen, J., Lee, J.","Life after failure",2014,"Proceedings - Annual Reliability and Maintainability Symposium",,, 6798522,"","",,,10.1109/RAMS.2014.6798522,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900011929&doi=10.1109%2fRAMS.2014.6798522&partnerID=40&md5=999c878bf105ecedf4a394362d59e90e",Conference Paper,Scopus,2-s2.0-84900011929
"Guin, U., Dimase, D., Tehranipoor, M.","Counterfeit integrated circuits: Detection, avoidance, and the challenges ahead",2014,"Journal of Electronic Testing: Theory and Applications (JETTA)","30","1",,"9","23",,30,10.1007/s10836-013-5430-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896493024&doi=10.1007%2fs10836-013-5430-8&partnerID=40&md5=2c35757b9c908a3e2f8d59545e7bfcc7",Article,Scopus,2-s2.0-84896493024
"Guin, U., Forte, D., Tehranipoor, M.","Anti-counterfeit techniques: From design to resign",2014,"Proceedings - International Workshop on Microprocessor Test and Verification",,, 6926108,"89","94",,9,10.1109/MTV.2013.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908439410&doi=10.1109%2fMTV.2013.28&partnerID=40&md5=906a7e4179c7cf03e3edd52e1a1609ef",Conference Paper,Scopus,2-s2.0-84908439410
"Rahman, M.T., Forte, D., Shi, Q., Contreras, G.K., Tehranipoor, M.","CSST: Preventing distribution of unlicensed and rejected ICs by untrusted foundry and assembly",2014,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6962096,"46","51",,14,10.1109/DFT.2014.6962096,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84914708993&doi=10.1109%2fDFT.2014.6962096&partnerID=40&md5=618ab440fffee079f1d986a5e8d1b75b",Conference Paper,Scopus,2-s2.0-84914708993
"Hosey, A., Rahman, M.T., Xiao, K., Forte, D., Tehranipoor, M.","Advanced analysis of cell stability for reliable SRAM PUFs",2014,"Proceedings of the Asian Test Symposium",,, 06979125,"348","353",,10,10.1109/ATS.2014.70,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920059278&doi=10.1109%2fATS.2014.70&partnerID=40&md5=2ae6cdeb5d1eb720dfecf7528a2d297a",Conference Paper,Scopus,2-s2.0-84920059278
"Rahman, M.T., Forte, D., Shi, Q., Contreras, G.K., Tehranipoor, M.","CSST: An efficient secure split-test for preventing IC piracy",2014,"Proceedings - IEEE 23rd North Atlantic Test Workshop, NATW 2014",,, 6875447,"43","47",,5,10.1109/NATW.2014.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906654868&doi=10.1109%2fNATW.2014.17&partnerID=40&md5=dadb8aca4df8de8b9922d4d98dea7eb5",Conference Paper,Scopus,2-s2.0-84906654868
"Xiao, K., Rahman, M.T., Forte, D., Huang, Y., Su, M., Tehranipoor, M.M.","Bit selection algorithm suitable for high-volume production of SRAM-PUF",2014,"Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014",,, 6855578,"101","106",,25,10.1109/HST.2014.6855578,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905981398&doi=10.1109%2fHST.2014.6855578&partnerID=40&md5=62a3cacd7e97c865718e93a46bfaf7aa",Conference Paper,Scopus,2-s2.0-84905981398
"Wang, X., Winemberg, L., Haggag, A., Chayachinda, J., Saluja, A., Tehranipoor, M.","Fast aging degradation rate prediction during production test",2014,"IEEE International Reliability Physics Symposium Proceedings",,, 6861107,"6B.5.1","6B.5.5",,1,10.1109/IRPS.2014.6861107,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905648109&doi=10.1109%2fIRPS.2014.6861107&partnerID=40&md5=c2d75f0988c1e0c6b7fe308f83c7f4cf",Conference Paper,Scopus,2-s2.0-84905648109
"Rahman, T., Xiao, K., Forte, D., Zhang, X., Shi, J., Tehranipoor, M.","Ti-trng: Technology independent true random number generator",2014,"Proceedings - Design Automation Conference",,, 2593236,"","",,14,10.1145/2593069.2593236,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903197574&doi=10.1145%2f2593069.2593236&partnerID=40&md5=565977c5cd45997d0612191953178716",Conference Paper,Scopus,2-s2.0-84903197574
"Guin, U., Huang, K., Dimase, D., Carulli, J.M., Tehranipoor, M., Makris, Y.","Counterfeit integrated circuits: A rising threat in the global semiconductor supply chain",2014,"Proceedings of the IEEE","102","8", 6856206,"1207","1228",,44,10.1109/JPROC.2014.2332291,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905121033&doi=10.1109%2fJPROC.2014.2332291&partnerID=40&md5=5753a070c48a29e8634e96a07f8fd4ab",Article,Scopus,2-s2.0-84905121033
"Tomita, A., Wen, X., Sato, Y., Kajihara, S., Miyase, K., Holst, S., Girard, P., Tehranipoor, M., Wang, L.-T.","On achieving capture power safety in at-speed scan-based logic BIST",2014,"IEICE Transactions on Information and Systems","E97D","10",,"2706","2718",,,10.1587/transinf.2014EDP7039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907485597&doi=10.1587%2ftransinf.2014EDP7039&partnerID=40&md5=939cbb717e3c89ec58baacb0ab218239",Conference Paper,Scopus,2-s2.0-84907485597
"Salmani, H., Tehranipoor, M.","Analyzing circuit vulnerability to hardware Trojan insertion at the behavioral level",2013,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6653605,"190","195",,16,10.1109/DFT.2013.6653605,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891325303&doi=10.1109%2fDFT.2013.6653605&partnerID=40&md5=a494046e6e64e730987ff702f6f27fd2",Conference Paper,Scopus,2-s2.0-84891325303
"Contreras, G.K., Rahman, M.T., Tehranipoor, M.","Secure Split-Test for preventing IC piracy by untrusted foundry and assembly",2013,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6653606,"196","203",,29,10.1109/DFT.2013.6653606,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891304900&doi=10.1109%2fDFT.2013.6653606&partnerID=40&md5=68096b1e36b3825e12a4b1f735bbaaa0",Conference Paper,Scopus,2-s2.0-84891304900
"Zhang, X., Ferraiuolo, A., Tehranipoor, M.","Detection of trojans using a combined ring oscillator network and off-chip transient power analysis",2013,"ACM Journal on Emerging Technologies in Computing Systems","9","3", 25,"","",,5,10.1145/2491677,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885674682&doi=10.1145%2f2491677&partnerID=40&md5=f1b36cdf67f4d445ebeac3971adaa990",Article,Scopus,2-s2.0-84885674682
"Villasenor, J., Tehranipoor, M.","Chop shop electronics",2013,"IEEE Spectrum","50","10", 6606986,"41","45",,10,10.1109/MSPEC.2013.6607015,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884848906&doi=10.1109%2fMSPEC.2013.6607015&partnerID=40&md5=bfe9d2be20c485e9113f37f4b06f3dac",Article,Scopus,2-s2.0-84884848906
"Bao, F., Peng, K., Tehranipoor, M., Chakrabarty, K.","Generation of effective 1-detect TDF patterns for detecting small-delay defects",2013,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","32","10", 6601027,"1583","1594",,1,10.1109/TCAD.2013.2266374,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884577169&doi=10.1109%2fTCAD.2013.2266374&partnerID=40&md5=279b281484f99f15d360e0fa22646219",Article,Scopus,2-s2.0-84884577169
"Xiao, K., Tehranipoor, M.","BISA: Built-in self-authentication for preventing hardware Trojan insertion",2013,"Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013",,, 6581564,"45","50",,33,10.1109/HST.2013.6581564,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883704663&doi=10.1109%2fHST.2013.6581564&partnerID=40&md5=6d8f2ae823e6d492cd4d2c26e1d3a030",Conference Paper,Scopus,2-s2.0-84883704663
"Zhang, X., Xiao, K., Tehranipoor, M., Rajendran, J., Karri, R.","A study on the effectiveness of Trojan detection techniques using a red team blue team approach",2013,"Proceedings of the IEEE VLSI Test Symposium",,, 6548922,"","",,6,10.1109/VTS.2013.6548922,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881296828&doi=10.1109%2fVTS.2013.6548922&partnerID=40&md5=5a26bd00b0fbee0a49bc7eba648e3112",Conference Paper,Scopus,2-s2.0-84881296828
"Chen, J., Tehranipoor, M.","A novel flow for reducing clock skew considering NBTI effect and process variations",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523630,"327","334",,4,10.1109/ISQED.2013.6523630,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879583096&doi=10.1109%2fISQED.2013.6523630&partnerID=40&md5=176d3b83a3bde216007775223c8f1e87",Conference Paper,Scopus,2-s2.0-84879583096
"Bao, F., Peng, K., Yilmaz, M., Chakrabarty, K., Winemberg, L., Tehranipoor, M.","Efficient pattern generation for small-delay defects using selection of critical faults",2013,"Journal of Electronic Testing: Theory and Applications (JETTA)","29","1",,"35","48",,,10.1007/s10836-012-5345-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878475966&doi=10.1007%2fs10836-012-5345-9&partnerID=40&md5=e6125bd8bf3bf19e3647dbd1b68ebc34",Article,Scopus,2-s2.0-84878475966
"Chen, J., Tehranipoor, M.","Critical paths selection and test cost reduction considering process variations",2013,"Proceedings of the Asian Test Symposium",,, 6690651,"259","264",,2,10.1109/ATS.2013.55,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893502698&doi=10.1109%2fATS.2013.55&partnerID=40&md5=4652961190980029bcbb712c05df7209",Conference Paper,Scopus,2-s2.0-84893502698
"Guin, U., Chakraborty, T., Tehranipoor, M.","Functional F<inf>max</inf> test-time reduction using novel DFTs for circuit initialization",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657017,"1","6",,3,10.1109/ICCD.2013.6657017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892550870&doi=10.1109%2fICCD.2013.6657017&partnerID=40&md5=82c2266f7849b60271a2555dc237128b",Conference Paper,Scopus,2-s2.0-84892550870
"Bao, F., Tehranipoor, M., Chen, H.","Worst-case critical-path delay analysis considering power-supply noise",2013,"Proceedings of the Asian Test Symposium",,, 6690611,"37","42",,3,10.1109/ATS.2013.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893470156&doi=10.1109%2fATS.2013.17&partnerID=40&md5=5c303e664a8924aa70b2e07df3135972",Conference Paper,Scopus,2-s2.0-84893470156
"Peng, K., Yilmaz, M., Chakrabarty, K., Tehranipoor, M.","Crosstalk- and process variations-aware high-quality tests for small-delay defects",2013,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","21","6", 6262496,"1129","1142",,13,10.1109/TVLSI.2012.2205026,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878325808&doi=10.1109%2fTVLSI.2012.2205026&partnerID=40&md5=ec1f4457c184f33ffee48e21843e663e",Article,Scopus,2-s2.0-84878325808
"Salmani, H., Tehranipoor, M., Karri, R.","On design vulnerability analysis and trust benchmarks development",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657085,"471","474",,10,10.1109/ICCD.2013.6657085,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892521405&doi=10.1109%2fICCD.2013.6657085&partnerID=40&md5=11cfd179f6b5a5f652d65727c9983b96",Conference Paper,Scopus,2-s2.0-84892521405
"Zhao, W., Ma, J., Tehranipoor, M., Chakravarty, S.","Power-safe application of TDF patterns to flip-chip designs during wafer test",2013,"ACM Transactions on Design Automation of Electronic Systems","18","3", 2491487,"","",,,10.1145/2491477.2491487,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897015850&doi=10.1145%2f2491477.2491487&partnerID=40&md5=948e412fdc13cdeb17f43c725389b770",Article,Scopus,2-s2.0-84897015850
"Davoodi, A., Li, M., Tehranipoor, M.","A sensor-assisted self-authentication framework for hardware trojan detection",2013,"IEEE Design and Test","30","5", 6490338,"74","82",,10,10.1109/MDAT.2013.2255913,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898887291&doi=10.1109%2fMDAT.2013.2255913&partnerID=40&md5=298ba7e7778bd87eccfac974be4367b3",Article,Scopus,2-s2.0-84898887291
"Xiao, K., Zhang, X., Tehranipoor, M.","A clock sweeping technique for detecting hardware trojans impacting circuits delay",2013,"IEEE Design and Test","30","2", 6472276,"26","34",,29,10.1109/MDAT.2013.2249555,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898816630&doi=10.1109%2fMDAT.2013.2249555&partnerID=40&md5=adc4c53d1b20b6933962c9f5fa416b08",Article,Scopus,2-s2.0-84898816630
"Bhunia, S., Abramovici, M., Agrawal, D., Hsiao, M.S., Plusquellic, J., Tehranipoor, M., Bradley, P.","Protection against hardware trojan attacks: Towards a comprehensive solution",2013,"IEEE Design and Test","30","3", 2196252,"6","17",,41,10.1109/MDT.2012.2196252,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898929519&doi=10.1109%2fMDT.2012.2196252&partnerID=40&md5=96b7da4b840702ae38b45166931a4aa2",Article,Scopus,2-s2.0-84898929519
"Tomita, A., Wen, X., Sato, Y., Kajihara, S., Girard, P., Tehranipoor, M., Wang, L.-T.","On achieving capture power safety in at-speed scan-based logic BIST",2013,"Proceedings of the Asian Test Symposium",,, 6690608,"19","24",,1,10.1109/ATS.2013.14,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893473922&doi=10.1109%2fATS.2013.14&partnerID=40&md5=e1ca4968283a36f62a621fa3d5021379",Conference Paper,Scopus,2-s2.0-84893473922
"Tehranipoor, M., Winemberg, L.","Guest Editors' introduction: On-chip structures for smarter silicon",2012,"IEEE Design and Test of Computers","29","5", 6416048,"6","7",,,10.1109/MDT.2012.2212533,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873054743&doi=10.1109%2fMDT.2012.2212533&partnerID=40&md5=aa285bed97d05b0ce90bea18ca4b1b4c",Editorial,Scopus,2-s2.0-84873054743
"Zhao, W., Tehranipoor, M.","PowerMAX: Fast power analysis during test",2012,"Proceedings of the Asian Test Symposium",,, 6394205,"227","232",,,10.1109/ATS.2012.60,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872504283&doi=10.1109%2fATS.2012.60&partnerID=40&md5=90cdbafc637dc57d4e68ec827bee281e",Conference Paper,Scopus,2-s2.0-84872504283
"Zhang, X., Xiao, K., Tehranipoor, M.","Path-delay fingerprinting for identification of recovered ICs",2012,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6378192,"13","18",,22,10.1109/DFT.2012.6378192,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872347934&doi=10.1109%2fDFT.2012.6378192&partnerID=40&md5=e9383af3ecdf7a459760d92d4e1aac19",Conference Paper,Scopus,2-s2.0-84872347934
"Wang, S., Chen, J., Tehranipoor, M.","Representative critical reliability paths for low-cost and accurate on-chip aging evaluation",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386755,"736","741",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872279597&partnerID=40&md5=8b6063084861bf0282b780a0e389f3c8",Conference Paper,Scopus,2-s2.0-84872279597
"Ferraiuolo, A., Zhang, X., Tehranipoor, M.","Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386586,"37","42",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872287691&partnerID=40&md5=5288274a168ecdbf243826922d5441aa",Conference Paper,Scopus,2-s2.0-84872287691
"Wen, X., Nishida, Y., Miyase, K., Kajihara, S., Girard, P., Tehranipoor, M., Wang, L.-T.","On pinpoint capture power management in at-speed scan test generation",2012,"Proceedings - International Test Conference",,, 6401548,"","",,17,10.1109/TEST.2012.6401548,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873115066&doi=10.1109%2fTEST.2012.6401548&partnerID=40&md5=6b196580f16a902c87731428f6e9c255",Conference Paper,Scopus,2-s2.0-84873115066
"Wang, X., Tran, D., George, S., Winemberg, L., Ahmed, N., Palosh, S., Dobin, A., Tehranipoor, M.","Radic: A standard-cell-based sensor for on-chip aging and flip-flop metastability measurements",2012,"Proceedings - International Test Conference",,, 6401593,"","",,7,10.1109/TEST.2012.6401593,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873194251&doi=10.1109%2fTEST.2012.6401593&partnerID=40&md5=f01765bc1670d97a25a59ee8dc1d207f",Conference Paper,Scopus,2-s2.0-84873194251
"Tehranipoor, M., Wang, C.","Introduction to hardware security and trust",2012,"Introduction to Hardware Security and Trust","9781441980809",,,"1","427",,31,10.1007/978-1-4419-8080-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949178608&doi=10.1007%2f978-1-4419-8080-9&partnerID=40&md5=f41f63e6ab3bc005f21f7a1026b90d70",Book,Scopus,2-s2.0-84949178608
"Ma, J., Tehranipoor, M.","Background on VLSI testing",2012,"Introduction to Hardware Security and Trust","9781441980809",,,"1","25",,,10.1007/978-1-4419-8080-9_1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949176458&doi=10.1007%2f978-1-4419-8080-9_1&partnerID=40&md5=ccd1bc7ff0bb2f08d0f0378cf667ae99",Book Chapter,Scopus,2-s2.0-84949176458
"Zhao, W., Chakravarty, S., Ma, J., Devta-Prasanna, N., Yang, F., Tehranipoor, M.","A novel method for fast identification of peak current during test",2012,"Proceedings of the IEEE VLSI Test Symposium",,, 6231101,"191","196",,2,10.1109/VTS.2012.6231101,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864992547&doi=10.1109%2fVTS.2012.6231101&partnerID=40&md5=701d745f99c827d96dd77991063b2e8f",Conference Paper,Scopus,2-s2.0-84864992547
"Zhang, X., Tuzzio, N., Tehranipoor, M.","Identification of recovered ICs using fingerprints from a light-weight on-chip sensor",2012,"Proceedings - Design Automation Conference",,,,"703","708",,26,10.1145/2228360.2228486,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863542879&doi=10.1145%2f2228360.2228486&partnerID=40&md5=d059fab2dae8e5240b101abab03d67c1",Conference Paper,Scopus,2-s2.0-84863542879
"Zhao, W., Tehranipoor, M., Chakravarty, S.","Ensuring power-safe application of test patterns using an effective gating approach considering current limits",2012,"Journal of Low Power Electronics","8","2",,"235","247",,,10.1166/jolpe.2012.1187,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861505362&doi=10.1166%2fjolpe.2012.1187&partnerID=40&md5=305c15a51448f7e3cd6e792ca1dc630c",Article,Scopus,2-s2.0-84861505362
"Salmani, H., Zhao, W., Tehranipoor, M., Chakravarty, S., Girard, P., Wen, X.","Layout-aware pattern evaluation and analysis for power-safe application of transition delay fault patterns",2012,"Journal of Low Power Electronics","8","2",,"248","258",,,10.1166/jolpe.2012.1188,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861512990&doi=10.1166%2fjolpe.2012.1188&partnerID=40&md5=24358eb435056a08825fcd9c44750b38",Article,Scopus,2-s2.0-84861512990
"Li, M., Davoodi, A., Tehranipoor, M.","A sensor-assisted self-authentication framework for Hardware Trojan detection",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176698,"1331","1336",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862095130&partnerID=40&md5=d203da6fa6ee2acf4cb2b58752c17d7b",Conference Paper,Scopus,2-s2.0-84862095130
"Wang, S., Tehranipoor, M.","TSUNAMI: A light-weight on-chip structure for measuring timing uncertainty induced by noise during functional and test operations",2012,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"183","188",,2,10.1145/2206781.2206826,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861125019&doi=10.1145%2f2206781.2206826&partnerID=40&md5=b3333952a088320181b5c219ecf8a47d",Conference Paper,Scopus,2-s2.0-84861125019
"Tuzzio, N., Xiao, K., Zhang, X., Tehranipoor, M.","A zero-overhead IC identification technique using clock sweeping and path delay analysis",2012,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"95","98",,4,10.1145/2206781.2206806,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861156869&doi=10.1145%2f2206781.2206806&partnerID=40&md5=29ddd4a8ab1418b975888d75f644f1bd",Conference Paper,Scopus,2-s2.0-84861156869
"Chen, J., Wang, S., Tehranipoor, M.","Efficient selection and analysis of critical-reliability paths and gates",2012,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"45","50",,22,10.1145/2206781.2206793,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861163547&doi=10.1145%2f2206781.2206793&partnerID=40&md5=3677839511e2cf7904820edd3edcd43c",Conference Paper,Scopus,2-s2.0-84861163547
"Ma, J., Tehranipoor, M., Girard, P.","A layout-aware pattern grading procedure for critical paths considering power supply noise and crosstalk",2012,"Journal of Electronic Testing: Theory and Applications (JETTA)","28","2",,"201","214",,1,10.1007/s10836-011-5268-x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862169410&doi=10.1007%2fs10836-011-5268-x&partnerID=40&md5=e8549f153a05aaf8c48cb1b2f101bfdd",Article,Scopus,2-s2.0-84862169410
"Salmani, H., Tehranipoor, M.","Layout-aware switching activity localization to enhance hardware trojan detection",2012,"IEEE Transactions on Information Forensics and Security","7","1 PART 1", 5985530,"76","87",,36,10.1109/TIFS.2011.2164908,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855916643&doi=10.1109%2fTIFS.2011.2164908&partnerID=40&md5=b9c7daf16cbe421133c96817da5ebf40",Article,Scopus,2-s2.0-84855916643
"Salmani, H., Tehranipoor, M., Plusquellic, J.","A novel technique for improving hardware trojan detection and reducing trojan activation time",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","1", 5678829,"112","125",,79,10.1109/TVLSI.2010.2093547,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83655211721&doi=10.1109%2fTVLSI.2010.2093547&partnerID=40&md5=23f3b05859bca9de24f7a4d2932e977c",Article,Scopus,2-s2.0-83655211721
"Wang, X., Tehranipoor, M., George, S., Tran, D., Winemberg, L.","Design and analysis of a delay sensor applicable to process/environmental variations and aging measurements",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","8", 5941026,"1405","1418",,23,10.1109/TVLSI.2011.2158124,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862659390&doi=10.1109%2fTVLSI.2011.2158124&partnerID=40&md5=8e160a53546ac65e031143ff6cbfec30",Article,Scopus,2-s2.0-84862659390
"Zhang, X., Tuzzio, N., Tehranipoor, M.","Red team: Design of intelligent hardware trojans with known defense schemes",2011,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6081416,"309","312",,7,10.1109/ICCD.2011.6081416,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455196053&doi=10.1109%2fICCD.2011.6081416&partnerID=40&md5=cf7021d5742cc866836db554cb942f28",Conference Paper,Scopus,2-s2.0-83455196053
"Ma, J., Tehranipoor, M.","Layout-aware critical path delay test under maximum power supply noise effects",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","12", 6071087,"1923","1934",,16,10.1109/TCAD.2011.2163159,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-82155181733&doi=10.1109%2fTCAD.2011.2163159&partnerID=40&md5=440647a4fc1a8411058150059fb5c66b",Article,Scopus,2-s2.0-82155181733
"Bao, F., Peng, K., Chakrabarty, K., Tehranipoor, M.","On generation of 1-detect TDF pattern set with significantly increased SDD coverage",2011,"Proceedings of the Asian Test Symposium",,, 6114524,"120","125",,1,10.1109/ATS.2011.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856192114&doi=10.1109%2fATS.2011.10&partnerID=40&md5=c0524cc8f574b1f511dfb461c7e7cc28",Conference Paper,Scopus,2-s2.0-84856192114
"Zhao, W., Tehranipoor, M.","Peak power identification on power bumps during test application",2011,"2011 International Green Computing Conference and Workshops, IGCC 2011",,, 6008608,"","",,,10.1109/IGCC.2011.6008608,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053219748&doi=10.1109%2fIGCC.2011.6008608&partnerID=40&md5=bccbea9ff6887184cd66c0d30631e21a",Conference Paper,Scopus,2-s2.0-80053219748
"Wang, S., Tehranipoor, M., Winemberg, L.","In-field aging measurement and calibration for power-performance optimization",2011,"Proceedings - Design Automation Conference",,, 5981991,"706","711",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052658523&partnerID=40&md5=e1448aac1eafd901c8e365d2748356a6",Conference Paper,Scopus,2-s2.0-80052658523
"Lamech, C., Rad, R.M., Tehranipoor, M., Plusquellic, J.","An experimental analysis of power and delay signal-to-noise requirements for detecting trojans and methods for achieving the required detection sensitivities",2011,"IEEE Transactions on Information Forensics and Security","6","3 PART 2", 5741842,"1170","1179",,21,10.1109/TIFS.2011.2136339,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051734184&doi=10.1109%2fTIFS.2011.2136339&partnerID=40&md5=8a92ebaa761eb91028aa5b5cffcc4c66",Article,Scopus,2-s2.0-80051734184
"Wu, F., Dilillo, L., Bosio, A., Girard, P., Pravossoudovitch, S., Virazel, A., Tehranipoor, M., Miyase, K., Wen, X., Ahmed, N.","Power reduction through X-filling of transition fault test vectors for LOS testing",2011,"6th International Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS'11 - Technical Program",,, 5941434,"","",,6,10.1109/DTIS.2011.5941434,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052086885&doi=10.1109%2fDTIS.2011.5941434&partnerID=40&md5=19c0f904728457b827892b89471d3401",Conference Paper,Scopus,2-s2.0-80052086885
"Zhang, X., Tehranipoor, M.","Case study: Detecting hardware Trojans in third-party digital IP cores",2011,"2011 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2011",,, 5954998,"67","70",,66,10.1109/HST.2011.5954998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051994549&doi=10.1109%2fHST.2011.5954998&partnerID=40&md5=542540c217c09bad0e8991ec32f6a310",Conference Paper,Scopus,2-s2.0-80051994549
"Winemberg, L., Tehranipoor, M.","Special session: Hot topic: Smart silicon",2011,"Proceedings of the IEEE VLSI Test Symposium",,, 5783742,"323","",,,10.1109/VTS.2011.5783742,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959667225&doi=10.1109%2fVTS.2011.5783742&partnerID=40&md5=209ad99295f725d4bea878fff5703ecb",Conference Paper,Scopus,2-s2.0-79959667225
"Zhao, W., Tehranipoor, M., Chakravarty, S.","Power-safe test application using an effective gating approach considering current limits",2011,"Proceedings of the IEEE VLSI Test Symposium",,, 5783777,"160","165",,9,10.1109/VTS.2011.5783777,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959627823&doi=10.1109%2fVTS.2011.5783777&partnerID=40&md5=939899b2e5e87aa7a26fe88a0360c124",Conference Paper,Scopus,2-s2.0-79959627823
"Ma, J., Ahmed, N., Tehranipoor, M.","Low-cost diagnostic pattern generation and evaluation procedures for noise-related failures",2011,"Proceedings of the IEEE VLSI Test Symposium",,, 5783739,"309","314",,4,10.1109/VTS.2011.5783739,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959672621&doi=10.1109%2fVTS.2011.5783739&partnerID=40&md5=288f886dc4139621dc1386cddebc59eb",Conference Paper,Scopus,2-s2.0-79959672621
"Peng, K., Bao, F., Shofner, G., Winemberg, L., Tehranipoor, M.","Case Study: Efficient SDD test generation for very large integrated circuits",2011,"Proceedings of the IEEE VLSI Test Symposium",,, 5783759,"78","83",,4,10.1109/VTS.2011.5783759,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959644984&doi=10.1109%2fVTS.2011.5783759&partnerID=40&md5=096fd4bdf159f708b50b4a1c8b5ad819",Conference Paper,Scopus,2-s2.0-79959644984
"Tehranipoor, M., Salmani, H., Zhang, X., Wang, X., Karri, R., Rajendran, J., Rosenfeld, K.","Trustworthy hardware: Trojan detection and design-for-trust challenges",2011,"Computer","44","7", 5677557,"66","74",,43,10.1109/MC.2010.369,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960897493&doi=10.1109%2fMC.2010.369&partnerID=40&md5=549c0d2ac5aa226fec7c7778df31a390",Article,Scopus,2-s2.0-79960897493
"Wen, X., Enokimoto, K., Miyase, K., Yamato, Y., Kochte, M.A., Kajihara, S., Girard, P., Tehranipoor, M.","Power-aware test generation with guaranteed launch safety for at-speed scan testing",2011,"Proceedings of the IEEE VLSI Test Symposium",,, 5783778,"166","171",,24,10.1109/VTS.2011.5783778,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959627510&doi=10.1109%2fVTS.2011.5783778&partnerID=40&md5=90450446b8de1b38aed84caf4a658d12",Conference Paper,Scopus,2-s2.0-79959627510
"Zhang, X., Tehranipoor, M.","RON: An on-chip ring oscillator network for hardware Trojan detection",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763260,"1638","1643",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957536722&partnerID=40&md5=6213b51cfc1a57d82c6380991d2f80a2",Conference Paper,Scopus,2-s2.0-79957536722
"Yilmaz, M., Tehranipoor, M., Chakrabarty, K.","A metric to target small-delay defects in industrial circuits",2011,"IEEE Design and Test of Computers","28","2", 5739841,"52","61",,1,10.1109/MDT.2011.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953665213&doi=10.1109%2fMDT.2011.26&partnerID=40&md5=f187a5f45e1c067669970edf6d3132c3",Article,Scopus,2-s2.0-79953665213
"Kassab, M., Tehranipoor, M.","Test of power management structures",2010,"Power-Aware Testing and Test Strategies for Low Power Devices",,,,"295","322",,5,10.1007/978-1-4419-0928-2_10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051998968&doi=10.1007%2f978-1-4419-0928-2_10&partnerID=40&md5=dd44bab4ff143bd69ff22438c818cd96",Book Chapter,Scopus,2-s2.0-80051998968
"Zhao, W., Ma, J., Tehranipoor, M., Chakravarty, S.","Power-safe application of transition delay fault patterns considering current limit during wafer test",2010,"Proceedings of the Asian Test Symposium",,, 5692263,"301","306",,8,10.1109/ATS.2010.58,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951655621&doi=10.1109%2fATS.2010.58&partnerID=40&md5=208ccd2d36a9bc1fe06c5f3128d5c1d8",Conference Paper,Scopus,2-s2.0-79951655621
"Peng, K., Yilmaz, M., Chakrabarty, K., Tehranipoor, M.","A noise-aware hybrid method for SDD pattern grading and selection",2010,"Proceedings of the Asian Test Symposium",,, 5692268,"331","336",,2,10.1109/ATS.2010.63,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951604538&doi=10.1109%2fATS.2010.63&partnerID=40&md5=e535b445616b4e404c967906c058e72b",Conference Paper,Scopus,2-s2.0-79951604538
"Ma, J., Tehranipoor, M., Sinanoglu, O., Almukhaizim, S.","Identification of IR-drop hot-spots in defective power distribution network using TDF ATPG",2010,"IDT'10 - 2010 5th International Design and Test Workshop, Proceedings",,, 5724422,"122","127",,1,10.1109/IDT.2010.5724422,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953121647&doi=10.1109%2fIDT.2010.5724422&partnerID=40&md5=c40dbf4f15eac1494f9508e889216671",Conference Paper,Scopus,2-s2.0-79953121647
"Rad, R., Plusquellic, J., Tehranipoor, M.","A sensitivity analysis of power signal methods for detecting hardware trojans under real process and environmental conditions",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","12", 5282505,"1735","1744",,44,10.1109/TVLSI.2009.2029117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649519550&doi=10.1109%2fTVLSI.2009.2029117&partnerID=40&md5=d24b40fbf0d9ad6f002106192a8c4a85",Article,Scopus,2-s2.0-78649519550
"Salmani, H., Tehranipoor, M., Plusquellic, J.","A layout-aware approach for improving localized switching to detect hardware trojans in integrated circuits",2010,"2010 IEEE International Workshop on Information Forensics and Security, WIFS 2010",,, 5711438,"","",,23,10.1109/WIFS.2010.5711438,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952511814&doi=10.1109%2fWIFS.2010.5711438&partnerID=40&md5=725f8741f6608fc42a9313021506da24",Conference Paper,Scopus,2-s2.0-79952511814
"Goel, S.K., Chakrabarty, K., Yilmaz, M., Peng, K., Tehranipoor, M.","Circuit topology-based test pattern generation for small-delay defects",2010,"Proceedings of the Asian Test Symposium",,, 5692264,"307","312",,12,10.1109/ATS.2010.59,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951599261&doi=10.1109%2fATS.2010.59&partnerID=40&md5=4d6e7750bf1950a66103e66eeb2525fc",Conference Paper,Scopus,2-s2.0-79951599261
"Wu, F., Dilillo, L., Bosio, A., Girard, P., Pravossoudovitch, S., Virazel, A., Tehranipoor, M., Miyase, K., Wen, X., Ahmed, N.","Is test power reduction through X-filling good enough?",2010,"Proceedings - International Test Conference",,, 5699297,"","",,1,10.1109/TEST.2010.5699297,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951664575&doi=10.1109%2fTEST.2010.5699297&partnerID=40&md5=fbcf7468f94660cc6daca29be4f7747f",Conference Paper,Scopus,2-s2.0-79951664575
"Peng, K., Huang, Y., Mallick, P., Cheng, W.-T., Tehranipoor, M.","Full-circuit SPICE simulation based validation of dynamic delay estimation",2010,"2010 15th IEEE European Test Symposium, ETS'10",,, 5512775,"101","106",,2,10.1109/ETSYM.2010.5512775,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78049318978&doi=10.1109%2fETSYM.2010.5512775&partnerID=40&md5=b2cd8141a89c5ae8f536d5debec2a700",Conference Paper,Scopus,2-s2.0-78049318978
"Tehranipoor, M., Peng, K., Chakrabarty, K.","Test and diagnosis for small-delay defects",2010,"Test and Diagnosis for Small-Delay Defects",,,,"1","212",,4,10.1007/978-1-4419-8297-1_1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929287777&doi=10.1007%2f978-1-4419-8297-1_1&partnerID=40&md5=c5b3e42e925d47be1ca8a77832061590",Book,Scopus,2-s2.0-84929287777
"Tuzzio, N., Tehranipoor, M.","RSA: Implementation and security",2010,"Introduction to Hardware Security and Trust",,,,"51","64",,,10.1007/978-1-4419-8080-9_3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929138428&doi=10.1007%2f978-1-4419-8080-9_3&partnerID=40&md5=e9c0c301f84c0d0d85e0ac2eff42ebbe",Book Chapter,Scopus,2-s2.0-84929138428
"Tehranipoor, M., Lee, J.","Protecting IPs against scan-based side-channel attacks",2010,"Introduction to Hardware Security and Trust",,,,"411","427",,,10.1007/978-1-4419-8080-9_18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929138361&doi=10.1007%2f978-1-4419-8080-9_18&partnerID=40&md5=f69a0c280ac2e20334fe41fd1dc175a3",Book Chapter,Scopus,2-s2.0-84929138361
"Karri, R., Rajendran, J., Rosenfeld, K., Tehranipoor, M.","Trustworthy hardware: Identifying and classifying hardware trojans",2010,"Computer","43","10", 5604161,"39","46",,149,10.1109/MC.2010.299,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958115258&doi=10.1109%2fMC.2010.299&partnerID=40&md5=cd6cd3dae10ac8d185a5df75b9c8b083",Article,Scopus,2-s2.0-77958115258
"Wu, F., Dilillo, L., Bosio, A., Girard, P., Pravossoudovitch, S., Virazel, A., Tehranipoor, M., Wen, X., Ahmed, N.","A comprehensive analysis of transition fault coverage and test power dissipation for launch-off-shift and launch-off-capture schemes",2010,"Journal of Low Power Electronics","6","2",,"359","374",,1,10.1166/jolpe.2010.1086,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955701523&doi=10.1166%2fjolpe.2010.1086&partnerID=40&md5=b487e54e9c757af44503969c7500177e",Conference Paper,Scopus,2-s2.0-77955701523
"Wu, F., Dilillo, L., Bosio, A., Girard, P., Pravossoudovitch, S., Virazel, A., Ma, J., Zhao, W., Tehranipoor, M., Wen, X.","Analysis of power consumption and transition fault coverage for LOS and LOC testing schemes",2010,"Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2010",,, 5491748,"376","381",,7,10.1109/DDECS.2010.5491748,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954945267&doi=10.1109%2fDDECS.2010.5491748&partnerID=40&md5=3192cd15a41d2d8f95806418b56b3be0",Conference Paper,Scopus,2-s2.0-77954945267
"Ma, J., Lee, J., Tehranipoor, M., Ahmed, N., Girard, P.","Pattern grading for testing critical paths considering power supply noise and crosstalk using a layout-aware quality metric",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"127","130",,2,10.1145/1785481.1785512,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954498349&doi=10.1145%2f1785481.1785512&partnerID=40&md5=d38d4f3cba6b6792616a77c496d1b1a3",Conference Paper,Scopus,2-s2.0-77954498349
"Peng, K., Thibodeau, J., Yilmaz, M., Chakrabarty, K., Tehranipoor, M.","A novel hybrid method for SDD pattern grading and selection",2010,"Proceedings of the IEEE VLSI Test Symposium",,, 5469619,"45","50",,19,10.1109/VTS.2010.5469619,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953953046&doi=10.1109%2fVTS.2010.5469619&partnerID=40&md5=d8a44ff831d8b7953eeeffab477bd684",Conference Paper,Scopus,2-s2.0-77953953046
"Wang, X., Tehranipoor, M.","Novel physical unclonable function with process and environmental variations",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5456967,"1065","1070",,22,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953101387&partnerID=40&md5=a7ce60263bcd4ed787e601baf83fe973",Conference Paper,Scopus,2-s2.0-77953101387
"Peng, K., Yilmaz, M., Tehranipoor, M., Chakrabarty, K.","High-quality pattern selection for screening small-delay defects considering process variations and crosstalk",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457036,"1426","1431",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953087058&partnerID=40&md5=7b1b87ec651eaaaecf3d26d5730fb496",Conference Paper,Scopus,2-s2.0-77953087058
"Tehranipoor, M.","Built-in self-test and defect tolerance for molecular electronics-based nanoFabrics",2010,"Lecture Notes in Electrical Engineering","58 LNEE",,,"69","98",,,10.1007/978-90-481-8540-5_5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78651595034&doi=10.1007%2f978-90-481-8540-5_5&partnerID=40&md5=880f62b478cbab719d394347d054dced",Conference Paper,Scopus,2-s2.0-78651595034
"Yilmaz, M., Chakrabarty, K., Tehranipoor, M.","Test-pattern selection for screening small-delay defects in very-deep submicrometer integrated circuits",2010,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","29","5", 5452121,"760","773",,35,10.1109/TCAD.2010.2043591,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951681763&doi=10.1109%2fTCAD.2010.2043591&partnerID=40&md5=8bf45728dbe3bf41f1ded6a846495fae",Article,Scopus,2-s2.0-77951681763
"Peng, K., Huang, Y., Guo, R., Cheng, W.-T., Tehranipoor, M.","Emulating and diagnosing IR-drop by using dynamic SDF",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419829,"511","516",,5,10.1109/ASPDAC.2010.5419829,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951242792&doi=10.1109%2fASPDAC.2010.5419829&partnerID=40&md5=890fb774d3e6b58bfab71060f685dda2",Conference Paper,Scopus,2-s2.0-77951242792
"Miyase, K., Wen, X., Furukawa, H., Yamato, Y., Kajihara, S., Girard, P., Wang, L.-T., Tehranipoor, M.","High launch switching activity reduction in at-speed scan testing using CTX: A clock-gating-based test relaxation and x-filling scheme",2010,"IEICE Transactions on Information and Systems","E93-D","1",,"2","9",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950234242&partnerID=40&md5=f8f17ed863e7467f9624fd1ca6472b61",Conference Paper,Scopus,2-s2.0-77950234242
"Ahmed, N., Tehranipoor, M.","A novel IR-drop tolerant transition delay fault test pattern generation procedure",2010,"Journal of Low Power Electronics","6","1",,"150","159",,1,10.1166/jolpe.2010.1065,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954924594&doi=10.1166%2fjolpe.2010.1065&partnerID=40&md5=a6b0a06e0012d06a5747cddce465e5a4",Conference Paper,Scopus,2-s2.0-77954924594
"Tehranipoor, M., Butler, K.M.","Power supply noise: A survey on effects and research",2010,"IEEE Design and Test of Computers","27","2", 5432323,"51","67",,47,10.1109/MDT.2010.52,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950109700&doi=10.1109%2fMDT.2010.52&partnerID=40&md5=4b5ade519db81e6072fd7a6df763b783",Article,Scopus,2-s2.0-77950109700
"Tehranipoor, M., Sunar, B.","Hardware trojan horses",2010,"Information Security and Cryptography",,"9783642143120",,"167","187",,3,10.1007/978-3-642-14452-3_7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962103119&doi=10.1007%2f978-3-642-14452-3_7&partnerID=40&md5=65b6e3209d413501ccbcd874c8f7ec98",Book Chapter,Scopus,2-s2.0-84962103119
"Tehranipoor, M., Koushanfar, F.","Guest editors' introduction: Confronting the hardware trustworthiness problem",2010,"IEEE Design and Test of Computers","27","1", 5406668,"8","9",,,10.1109/MDT.2010.20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76949083224&doi=10.1109%2fMDT.2010.20&partnerID=40&md5=9fc2602d3e04c7075b3fb6ccd04293a3",Editorial,Scopus,2-s2.0-76949083224
"Tehranipoor, M., Koushanfar, F.","A survey of hardware trojan taxonomy and detection",2010,"IEEE Design and Test of Computers","27","1", 5406669,"10","25",,366,10.1109/MDT.2010.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76949093207&doi=10.1109%2fMDT.2010.7&partnerID=40&md5=a542bf1555efcedcebd2074a052eb40c",Review,Scopus,2-s2.0-76949093207
"Wang, X., Tehranipoor, M., Datta, R.","A novel architecture for on-chip path delay measurement",2009,"Proceedings - International Test Conference",,, 5355742,"","",,15,10.1109/TEST.2009.5355742,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76549136336&doi=10.1109%2fTEST.2009.5355742&partnerID=40&md5=4cd143a8692b854fc0c508935dd6550b",Conference Paper,Scopus,2-s2.0-76549136336
"Gizopoulos, D., Tehranipoor, M., Tragoudas, S.","A message from the symposium chairs",2009,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 5372218,"x","xi",,,10.1109/DFT.2009.4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77649303342&doi=10.1109%2fDFT.2009.4&partnerID=40&md5=3ccf47b69ce6efc9fe0e28c1b0c15030",Editorial,Scopus,2-s2.0-77649303342
"Salmani, H., Tehranipoor, M., Plusquellic, J.","New design strategy for improving hardware trojan detection and reducing trojan activation time",2009,"2009 IEEE International Workshop on Hardware-Oriented Security and Trust, HOST 2009",,, 5224968,"66","73",,71,10.1109/HST.2009.5224968,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449123838&doi=10.1109%2fHST.2009.5224968&partnerID=40&md5=6d51358e995e44af05f42b2a1387b0a6",Conference Paper,Scopus,2-s2.0-70449123838
"Ma, J., Lee, J., Tehranipoor, M.","Layout-aware pattern generation for maximizing supply noise effects on critical paths",2009,"Proceedings of the IEEE VLSI Test Symposium",,, 5116637,"221","226",,40,10.1109/VTS.2009.45,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350359888&doi=10.1109%2fVTS.2009.45&partnerID=40&md5=0858f206fa153a29090159189e3eb063",Conference Paper,Scopus,2-s2.0-70350359888
"Ahmed, N., Tehranipoor, M.","A novel faster-than-at-speed transition-delay test method considering ir-drop effects",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","10", 5247155,"1573","1582",,4,10.1109/TCAD.2009.2028679,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349749922&doi=10.1109%2fTCAD.2009.2028679&partnerID=40&md5=b75435f5ae01d11d4f371ed1ab78fe89",Article,Scopus,2-s2.0-70349749922
"Ahmed, N., Tehranipoor, M.","A novel faster-than-at-speed transition-delay test method considering IR-drop effects",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"1573","1582",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955195216&partnerID=40&md5=0b6e8878d0b81a1cade73e8470fa2269",Article,Scopus,2-s2.0-77955195216
"Tehranipoor, M., Rad, R.M.P.","Defect tolerance for nanoscale crossbar-based devices",2008,"IEEE Design and Test of Computers","25","6",,"549","559",,1,10.1109/MDT.2008.162,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57949107052&doi=10.1109%2fMDT.2008.162&partnerID=40&md5=99989e582756423c285482b1776edc5d",Article,Scopus,2-s2.0-57949107052
"Rad, R.M., Wang, X., Tehranipoor, M., Plusquellic, J.","Power supply signal calibration techniques for improving detection resolution to hardware trojans",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681643,"632","639",,85,10.1109/ICCAD.2008.4681643,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849119623&doi=10.1109%2fICCAD.2008.4681643&partnerID=40&md5=b1fd298c8f645a2b1dfc301fcb2bde78",Conference Paper,Scopus,2-s2.0-57849119623
"Wang, X., Tehranipoor, M., Datta, R.","Path-RO: A novel on-chip critical path delay measurement under process variations",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681644,"640","646",,52,10.1109/ICCAD.2008.4681644,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849159065&doi=10.1109%2fICCAD.2008.4681644&partnerID=40&md5=d43ba12d7a795ee5ba1d22e2eebc2f9c",Conference Paper,Scopus,2-s2.0-57849159065
"Lee, J., Tehranipoor, M.","A novel pattern generation framework for inducing maximum crosstalk effects on delay-sensitive paths",2008,"Proceedings - International Test Conference",,, 4700641,"","",,4,10.1109/TEST.2008.4700641,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249103602&doi=10.1109%2fTEST.2008.4700641&partnerID=40&md5=bec078371dbc6c9ad5d4889cf17f30c3",Conference Paper,Scopus,2-s2.0-67249103602
"Lee, J., Tehranipoor, M.","Layout-aware transition-delay fault pattern generation with evenly distributed switching activity",2008,"Journal of Low Power Electronics","4","3",,"360","371",,6,10.1166/jolpe.2008.179,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649556448&doi=10.1166%2fjolpe.2008.179&partnerID=40&md5=605005b5886da0f865173522a9ce5dbb",Article,Scopus,2-s2.0-67649556448
"Ma, J., Lee, J., Tehranipoor, M.","Power distribution failure analysis using transition-delay fault patterns",2008,"Proceedings - International Test Conference",,, 4700696,"","",,,10.1109/TEST.2008.4700696,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249107047&doi=10.1109%2fTEST.2008.4700696&partnerID=40&md5=7aaaeae4015951d7f51a802ade208613",Conference Paper,Scopus,2-s2.0-67249107047
"Yilmaz, M., Chakrabarty, K., Tehranipoor, M.","Interconnect-aware and layout-oriented test-pattern selection for small-delay defects",2008,"Proceedings - International Test Conference",,, 4700627,"","",,32,10.1109/TEST.2008.4700627,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67249087944&doi=10.1109%2fTEST.2008.4700627&partnerID=40&md5=a37e59337451dec4b48a2937e4225893",Conference Paper,Scopus,2-s2.0-67249087944
"Bolchini, C., Kim, Y.-B., Gizopoulos, D., Tehranipoor, M.","Message from the symposium chairs",2008,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4641148,"x","xi",,,10.1109/DFT.2008.4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649989410&doi=10.1109%2fDFT.2008.4&partnerID=40&md5=caffebad7040071f9902b87de8c12de2",Editorial,Scopus,2-s2.0-67649989410
"Wang, X., Salmani, H., Tehranipoor, M., Plusquellic, J.","Hardware Trojan detection and isolation using current integration and localized current analysis",2008,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4641161,"87","95",,90,10.1109/DFT.2008.61,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649998710&doi=10.1109%2fDFT.2008.61&partnerID=40&md5=23c34f3e81f91eedec3d1725e3858d23",Conference Paper,Scopus,2-s2.0-67649998710
"Furukawa, H., Wen, X., Miyase, K., Yamato, Y., Kajihara, S., Girard, P., Wang, L.-T., Tehranipoor, M.","CTX: A clock-gating-based test relaxation and X-filling scheme for reducing yield loss risk in at-speed scan testing",2008,"Proceedings of the Asian Test Symposium",,, 4711623,"397","402",,18,10.1109/ATS.2008.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58249096541&doi=10.1109%2fATS.2008.27&partnerID=40&md5=eaaeca823a6e841e57fcfaafa8fd7187",Conference Paper,Scopus,2-s2.0-58249096541
"Wang, X., Tehranipoor, M., Plusquellic, J.","Detecting malicious inclusions in secure hardware: Challenges and solutions",2008,"2008 IEEE International Workshop on Hardware-Oriented Security and Trust, HOST",,, 4559039,"15","19",,137,10.1109/HST.2008.4559039,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51849111151&doi=10.1109%2fHST.2008.4559039&partnerID=40&md5=447f2a2c8c02a88906b597976554a92d",Conference Paper,Scopus,2-s2.0-51849111151
"Rad, R., Plusquellic, J., Tehranipoor, M.","Sensitivity analysis to hardware Trojans using power supply transient signals",2008,"2008 IEEE International Workshop on Hardware-Oriented Security and Trust, HOST",,, 4559037,"3","7",,73,10.1109/HST.2008.4559037,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51849084404&doi=10.1109%2fHST.2008.4559037&partnerID=40&md5=5c8ee252e82de45411b0cf312db2fb86",Conference Paper,Scopus,2-s2.0-51849084404
"Lee, J., Tehranipoor, M.","LS-TDF: Low-switching transition delay fault pattern generation",2008,"Proceedings of the IEEE VLSI Test Symposium",,, 4511727,"227","232",,16,10.1109/VTS.2008.48,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449085821&doi=10.1109%2fVTS.2008.48&partnerID=40&md5=aa453211431b8108e8f0b7b0fb1578dd",Conference Paper,Scopus,2-s2.0-51449085821
"Yilmaz, M., Chakrabarty, K., Tehranipoor, M.","Test-pattern grading and pattern selection for small-delay defects",2008,"Proceedings of the IEEE VLSI Test Symposium",,, 4511728,"233","239",,50,10.1109/VTS.2008.32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51449106946&doi=10.1109%2fVTS.2008.32&partnerID=40&md5=650b7150df8bc07cc5dc75182ae246bf",Conference Paper,Scopus,2-s2.0-51449106946
"Lee, J., Narayan, S., Kapralos, M., Tehranipoor, M.","Layout-aware, IR-drop tolerant transition fault pattern generation",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484837,"1172","1177",,45,10.1109/DATE.2008.4484837,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749131156&doi=10.1109%2fDATE.2008.4484837&partnerID=40&md5=9661bfb771c80c83b461f14ff31ec0c4",Conference Paper,Scopus,2-s2.0-49749131156
"Rad, R., Tehranipoor, M.","SCT: A novel approach for testing and configuring nanoscale devices",2008,"ACM Journal on Emerging Technologies in Computing Systems","4","3", 14,"","",,,10.1145/1389089.1389094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51149092086&doi=10.1145%2f1389089.1389094&partnerID=40&md5=42d8a3ec703d331d9d8ba91f5cd5d889",Conference Paper,Scopus,2-s2.0-51149092086
"Nourani, M., Tehranipoor, M., Ahmed, N.","Low-transition test pattern generation for BIST-based applications",2008,"IEEE Transactions on Computers","57","3",,"303","315",,47,10.1109/TC.2007.70794,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43049136926&doi=10.1109%2fTC.2007.70794&partnerID=40&md5=44f229b95dfb429b04180a4b98f69c23",Article,Scopus,2-s2.0-43049136926
"Ahmed, N., Tehranipoor, M., Jayaram, V.","Supply voltage noise aware ATPG for transition delay faults",2007,"Proceedings of the IEEE VLSI Test Symposium",,, 4209909,"179","184",,42,10.1109/VTS.2007.77,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37549006035&doi=10.1109%2fVTS.2007.77&partnerID=40&md5=d5820ac058bdf97564968508fdfc4c28",Conference Paper,Scopus,2-s2.0-37549006035
"Rad, R.M.P., Tehranipoor, M.","Evaluating area and performance of hybrid FPGAs with nanoscale clusters and CMOS routing",2007,"ACM Journal on Emerging Technologies in Computing Systems","3","3", 15,"","",,3,10.1145/1295231.1295236,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949040863&doi=10.1145%2f1295231.1295236&partnerID=40&md5=76538579e5b12041796656a5e5eec85e",Conference Paper,Scopus,2-s2.0-36949040863
"Lee, J., Tehranipoor, M., Patel, C., Plusquellic, J.","Securing designs against scan-based side-channel attacks",2007,"IEEE Transactions on Dependable and Secure Computing","4","4",,"325","336",,55,10.1109/TDSC.2007.70215,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36248952114&doi=10.1109%2fTDSC.2007.70215&partnerID=40&md5=e0d8ec79b42135e982f366ae36fe46d1",Article,Scopus,2-s2.0-36248952114
"Ahmed, N., Tehranipoor, M., Jayaram, V.","Transition delay fault test pattern generation considering supply voltage noise in a SOC design",2007,"Proceedings - Design Automation Conference",,, 4261241,"533","538",,48,10.1109/DAC.2007.375222,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547339881&doi=10.1109%2fDAC.2007.375222&partnerID=40&md5=f9e0005f28ca8f7ec41ae503a761eb06",Conference Paper,Scopus,2-s2.0-34547339881
"Tehranipoor, M.","Journal of Electronic Testing Theory and Applications(JETTA): Guest Editorial",2007,"Journal of Electronic Testing: Theory and Applications (JETTA)","23","2-3",,"115","116",,,10.1007/s10836-006-0641-x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249893887&doi=10.1007%2fs10836-006-0641-x&partnerID=40&md5=854ae9ef7cec584954174f381890cb2a",Editorial,Scopus,2-s2.0-34249893887
"Tehranipoor, M., Butler, K.M.","Guest editors' introduction: IR drop in very deep-submicron designs",2007,"IEEE Design and Test of Computers","24","3",,"214","215",,,10.1109/MDT.2007.72,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548237654&doi=10.1109%2fMDT.2007.72&partnerID=40&md5=20f56054453cee082b25357db7018daa",Editorial,Scopus,2-s2.0-34548237654
"Tehranipoor, M., Rad, R.M.P.","Built-in self-test and recovery procedures for molecular electronics-based nanofabrics",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","5",,"943","958",,7,10.1109/TCAD.2006.884419,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248592846&doi=10.1109%2fTCAD.2006.884419&partnerID=40&md5=1d93b77761c1e0f5da7e96ae113d87d3",Article,Scopus,2-s2.0-34248592846
"Ahmed, N., Tehranipoor, M., Ravikumar, C.P., Butler, K.M.","Local at-speed scan enable generation for transition fault testing using low-cost testers",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","5",,"896","906",,19,10.1109/TCAD.2006.884405,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248531899&doi=10.1109%2fTCAD.2006.884405&partnerID=40&md5=fb0fc6fdae1639e7b358d8435609a32c",Article,Scopus,2-s2.0-34248531899
"Elshoukry, M., Tehranipoor, M., Ravikumar, C.P.","A critical-path-aware partial gating approach for test power reduction",2007,"ACM Transactions on Design Automation of Electronic Systems","12","2", 1230809,"","",,20,10.1145/1230800.1230809,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34248368083&doi=10.1145%2f1230800.1230809&partnerID=40&md5=f62710a887c37d07c4bd545e969bfca1",Article,Scopus,2-s2.0-34248368083
"Rad, R.M.P., Tehranipoor, M.","A new hybrid FPGA with nanoscale clusters and CMOS routing",2006,"Proceedings - Design Automation Conference",,,,"727","730",,17,10.1145/1146909.1147094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547144377&doi=10.1145%2f1146909.1147094&partnerID=40&md5=4719afb0379e5e35a9592723903a4ee8",Conference Paper,Scopus,2-s2.0-34547144377
"Rad, R.M.P., Tehranipoor, M.","A reconfiguration-based defect tolerance method for nanoscale devices",2006,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 4030921,"107","115",,3,10.1109/DFT.2006.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38749150642&doi=10.1109%2fDFT.2006.10&partnerID=40&md5=ccc5c095a52f19e5288cc4010620a51b",Conference Paper,Scopus,2-s2.0-38749150642
"Ahmed, N., Tehranipoor, M., Jayaram, V.","Timing-based delay test for screening small delay defects",2006,"Proceedings - Design Automation Conference",,,,"320","325",,53,10.1145/1146909.1146993,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547159409&doi=10.1145%2f1146909.1146993&partnerID=40&md5=6e60e3e78887d01e2b4edf383bf4500c",Conference Paper,Scopus,2-s2.0-34547159409
"Plusquellic, J., Acharyya, D., Tehranipoor, M., Patel, C.","Triangulating to a defect's physical coordinates using multiple supply pad i<inf>DDQ</inf>S: Test chip results",2006,"Conference Proceedings from the International Symposium for Testing and Failure Analysis","2006",,,"36","45",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847664155&partnerID=40&md5=b88961947e5ed21dc2926b1bc318f62b",Conference Paper,Scopus,2-s2.0-33847664155
"Ahmed, N., Tehranipoor, M., Jayaram, V.","A novel framework for faster-than-at-speed delay test considering IR-drop effects",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110174,"198","203",,34,10.1109/ICCAD.2006.320136,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149125958&doi=10.1109%2fICCAD.2006.320136&partnerID=40&md5=9151d705815443daf89ac8186c6327b6",Conference Paper,Scopus,2-s2.0-46149125958
"Rad, R.M.P., Tehranipoor, M.","SCT: An approach for testing and configuring nanoscale devices",2006,"Proceedings of the IEEE VLSI Test Symposium","2006",, 1617619,"370","375",,14,10.1109/VTS.2006.61,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751109027&doi=10.1109%2fVTS.2006.61&partnerID=40&md5=1eefbaa7b9d801e201585ad28b6cad04",Conference Paper,Scopus,2-s2.0-33751109027
"Lee, J., Tehranipoor, M., Plusquellic, J.","A low-cost solution for protecting IPs against scan-based side-channel attacks",2006,"Proceedings of the IEEE VLSI Test Symposium","2006",, 1617569,"94","99",,36,10.1109/VTS.2006.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751081854&doi=10.1109%2fVTS.2006.7&partnerID=40&md5=3b4844d0ae6d99f7b41b8c89a6b47e07",Conference Paper,Scopus,2-s2.0-33751081854
"Ahmed, N., Tehranipoor, M.","Improving transition delay test using a hybrid method",2006,"IEEE Design and Test of Computers","23","5",,"402","412",,10,10.1109/MDT.2006.127,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947146045&doi=10.1109%2fMDT.2006.127&partnerID=40&md5=e318a4d14a84482694e698707e1abdd3",Review,Scopus,2-s2.0-33947146045
"Plusquellic, J., Acharyya, D., Singh, A., Tehranipoor, M., Patel, C.","Quiescent-signal analysis: A multiple supply pad /<inf>DDQ</inf> method",2006,"IEEE Design and Test of Computers","23","4",,"278","293",,7,10.1109/MDT.2006.102,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748492754&doi=10.1109%2fMDT.2006.102&partnerID=40&md5=eaac0fcc126c7c851214f84921e24732",Article,Scopus,2-s2.0-33748492754
"Tehranipoor, M.","Defect tolerance for molecular electronics-based nanoFabrics using built-in self-test procedure",2005,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,,,"305","313",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444461775&partnerID=40&md5=f63a4bace65ae4689a6c506f2669522c",Conference Paper,Scopus,2-s2.0-28444461775
"Ahmed, N., Tehranipoor, M.","Improving transition delay fault coverage using hybrid scan-based technique",2005,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,,,"187","195",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444457267&partnerID=40&md5=7987f486d74c48ca9d49a0cacdc4173e",Conference Paper,Scopus,2-s2.0-28444457267
"Lee, J., Tehranipoor, M., Patel, C., Plusquellic, J.","Securing scan design using lock &amp; key technique",2005,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,,,"51","59",,45,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444448348&partnerID=40&md5=c1546a9b817ede10537368fec4d1a7e9",Conference Paper,Scopus,2-s2.0-28444448348
"ElShoukry, M., Ravikumar, C.P., Tehranipoor, M.","Partial gating optimization for power reduction during test application",2005,"Proceedings of the Asian Test Symposium","2005",, 1575436,"242","245",,28,10.1109/ATS.2005.87,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846901913&doi=10.1109%2fATS.2005.87&partnerID=40&md5=c94119aabad2b7d88a7d6c5b741d9de0",Conference Paper,Scopus,2-s2.0-33846901913
"Ahmed, N., Ravikumar, C.P., Tehranipoor, M., Plusquellic, J.","At-speed transition fault testing with low speed scan enable",2005,"Proceedings of the IEEE VLSI Test Symposium",,, 1443397,"42","47",,32,10.1109/VTS.2005.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886522267&doi=10.1109%2fVTS.2005.31&partnerID=40&md5=156bae2112328e6ff7f89250bcbbe749",Conference Paper,Scopus,2-s2.0-84886522267
"Nourani, M., Tehranipoor, M., Ahmed, N.","Pattern generation and estimation for power supply noise analysis",2005,"Proceedings of the IEEE VLSI Test Symposium",,, 1443462,"439","444",,21,10.1109/VTS.2005.65,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886456897&doi=10.1109%2fVTS.2005.65&partnerID=40&md5=19554902c4ffeaa589c09d2b0d8b5384",Conference Paper,Scopus,2-s2.0-84886456897
"Alisafaee, M., Fakhraie, S.M., Tehranipoor, M.","Architecture of an embedded queue management engine for high-speed network devices",2005,"Midwest Symposium on Circuits and Systems","2005",, 1594498,"1907","1910",,1,10.1109/MWSCAS.2005.1594498,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847129743&doi=10.1109%2fMWSCAS.2005.1594498&partnerID=40&md5=fd77f351526ee2d576e2d8ffe7dfb1cb",Conference Paper,Scopus,2-s2.0-33847129743
"Tehranipoor, M., Nourani, M., Ahmed, N.","Low transition LFSR for BIST-based applications",2005,"Proceedings of the Asian Test Symposium","2005",, 1575420,"138","143",,23,10.1109/ATS.2005.77,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846927570&doi=10.1109%2fATS.2005.77&partnerID=40&md5=96885418f9d183b04a7b2da2e55ff901",Conference Paper,Scopus,2-s2.0-33846927570
"Ahmed, N., Tehranipoor, M., Ravikumar, C.P.","Enhanced launch-off-capture transition fault testing",2005,"Proceedings - International Test Conference","2005",, 1583982,"246","255",,17,10.1109/TEST.2005.1583982,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845454238&doi=10.1109%2fTEST.2005.1583982&partnerID=40&md5=a8ad79c0e219ed152f2fb8d50132c094",Conference Paper,Scopus,2-s2.0-33845454238
"Acharyya, D., Singh, A., Tehranipoor, M., Patel, C., Plusquellic, J.","Sensitivity analysis of quiescent signal analysis for defect detection",2005,"Proceedings - 2005 IEEE International Workshop on Current and Defect Based Testing, DBT 2005",,, 1531294,"2","9",,,10.1109/DBT.2005.1531294,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749076683&doi=10.1109%2fDBT.2005.1531294&partnerID=40&md5=10c7c8453497f78f60033ed5cbd6f596",Conference Paper,Scopus,2-s2.0-33749076683
"Esmaeilzadeh, H., Farzan, F., Shahidi, N., Fakhraie, S.M., Lucas, C., Tehranipoor, M.","NnSP: Embedded Neural Networks Stream Processor",2005,"Midwest Symposium on Circuits and Systems","2005",, 1594079,"223","226",,3,10.1109/MWSCAS.2005.1594079,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847155595&doi=10.1109%2fMWSCAS.2005.1594079&partnerID=40&md5=615b2fb5d16ee24bb6f9a09985218d62",Conference Paper,Scopus,2-s2.0-33847155595
"Tehranipoor, M., Nourani, M., Chakrabarty, K.","Nine-coded compression technique for testing embedded cores in SoCs",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","6",,"719","730",,115,10.1109/TVLSI.2005.844311,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23744463857&doi=10.1109%2fTVLSI.2005.844311&partnerID=40&md5=17dd1f01b627ca9d0ccd37c9fdd33d74",Article,Scopus,2-s2.0-23744463857
