  APU log      : rpn_lynxi/Net_0/apu_0/APU.log
  APU cmd      : /data/zhw/miniforge3/envs/yolov5_env/lib/python3.8/site-packages/tvm/GenABC -i rpn_lynxi/Net_0/apu_0/apu_lib.bin -s 64,214272 -o ./ --coreMemMode auto -r false -g true -e false -x 0 -m 0 -d float -b 1 -c 0 --optFlag 0 --inputprocmode -1 --ctrlopMoreCmdSize -1 --scaleMaxEn 0 --lutopt 0 --ddrMemMode 0 --sliceStrategy -1 --armopParasMode 1 --batchOutputArrange true --mincutsize 0 --convertMultiOut 0 --autoComposite 1 --forcebatch false
  Git version  : Lynabc_hw3_20241225_1.20.0_0024 (release)
  APU_LOG_LEVEL: 1
  inGraph      : false

  reset base config
  setFaultColumns is already set to [0]
  setChipVer is already set to [0]
  setHorCoreCnt is already set to [6]
  setVerCoreCnt is already set to [5]
  setTransCorePhyId is already set to [5]
  setIfGenMulBatch is already set to [0]
  setOptFlag is already set to [0x0]
  setFeatureMask is already set to [0x0]
  setMaxRetryCount changed [0 -> -1]
  setCompileStep changed [2 -> -1]
  setOptLevel is already set to [3]
  setOptLookup is already set to [-1]
  setMMZZoneBaseAddr is already set to [0xffffffffffffffff]
  setCvtMultiOut is already set to [0]
  setPowerSafeMode is already set to [0]
  setAlgoVer is already set to [-1]
  set nInputLimit to  128.00 M ( 134217728) bytes.
  setUsrNumBatch is already set to [1]
  setNumBatch is already set to [1]
  setUsrCoreMemMode changed [0 -> -1]
  setCoreMemMode changed [0 -> -1]
  set binLoadMode to 0.
  setUsrSliceStrategy is already set to [-1]
  setSliceStrategy changed [0 -> -1]
  setUsrPresetCores is already set to [0]
  setPresetCores is already set to [0]
  setUsrInputProcMode is already set to [-1]
  setInputProcMode is already set to [-1]
  setAutoComposite changed [-1 -> 1]
  setTryCount is already set to [0]
  set bUseUnifyCacheMode to 1.
  setUsrCoreMemMode changed [-1 -> 2]
  setCoreMemMode changed [-1 -> 2]

try round[0] start ...
  coreMemMode[2] model[0] featureMask[0x0] sliceStrategy[-1] presetCores[0] inputProcMode[-1] nBatch[1]
  setIsSaveGolden is already set to [0]
  setUsrPresetCores is already set to [0]
  setPresetCores is already set to [0]
  setFeatureMask is already set to [0x0]
  setCompileStep changed [-1 -> 0]

mapping start ...
====================================
  setNumBatch is already set to [1]
received worker[1]    convert primitive (last[0] next[2]) done message. 占用CPU时间 =     0.15s (累计用时     0.15s)
====================================
  setSliceStrategy changed [-1 -> 1]
  setPresetCores changed [0 -> 25]
received worker[2]   general evaluation (last[1] next[3]) done message. 占用CPU时间 =     0.00s (累计用时     0.15s)
====================================
  gen 0 patterns from user-defined pattern file.
  gen 6 default patterns.
  gen 1 auto sys_patterns from rule file.
  composite node total num [2]: user [0], default [0], sys [2]
received worker[3]      resource assign (last[2] next[4]) done message. 占用CPU时间 =     1.18s (累计用时     1.33s)
====================================
  coreslice cutNum[23] convIncCutNum[0] coreMemMode[2] sliceStrategy[1] presetCores[25] inputProcMode[-1] nBatch[1]
received worker[4]           core slice (last[3] next[6]) done message. 占用CPU时间 =     1.68s (累计用时     3.01s)
====================================
received worker[6]     biginput process (last[4] next[7]) done message. 占用CPU时间 =     0.00s (累计用时     3.01s)
====================================
received worker[7]          postprocess (last[6] next[8]) done message. 占用CPU时间 =     0.00s (累计用时     3.01s)
====================================
mapping done after worker 7. (累计用时     3.01s)

lx_map ret 0 - success
lx_map ret 0 - success
  setCompileStep changed [0 -> -1]
  coreMemMode[2] model[0] featureMask[0x0] sliceStrategy[1] presetCores[25] inputProcMode[-1] nBatch[1]
  set ctrlOpMoreCmdSize to 0 as ctrlop num[0] < 10
  avgRunTime[  6.09 ms] @400.00 MHz on 30 cores estPerf[164.32 fps]
  LXArchKA200 is created! chipver[0] coreNum[30 (5 x 6)] transCoreId[29/phy 5]
  setChipId changed [-1 -> 0]
  init coreMap [30] transCore[29/phy 5]:
     0   1   2   3   4  29
     5   6   7   8   9  25
    10  11  12  13  14  26
    15  16  17  18  19  27
    20  21  22  23  24  28
macro_prog get sliceVec{1 x 5 x 5 x 1} presetCores[25] batchDim[1]
  update coreMap [30] transCore[29/phy 5]:
     0   1   2   3   4  29
     5   6   7   8   9  25
    10  11  12  13  14  26
    15  16  17  18  19  27
    20  21  22  23  24  28
macroCore compile start ...
====================================
do WORKER[1] [init] start
====================================
spend [    0.00s] to do WORKER[1 init], and return [0]
do WORKER[2] [strategy] start
====================================
spend [    0.18s] to do WORKER[2 strategy], and return [0]
do WORKER[3] [calc core] start
====================================

DDR_DYNAMIC used info:
  used total ddr size: 304.38 M ( 319165056), [save size: 145.24 M ( 152297280), load size: 159.14 M ( 166867776)]
  dynmic tensor ddr addr: [0x8d1000000, 0x8e9c00000), size: 396.00 M ( 415236096) 
  max used size 145.24 M ( 152297280), usage: 36.68%
spend [   55.94s] to do WORKER[3 calc core], and return [0]
do WORKER[4] [io core] start
====================================
spend [    0.00s] to do WORKER[4 io core], and return [0]
do WORKER[5] [weight core] start
====================================
spend [    0.04s] to do WORKER[5 weight core], and return [0]
do WORKER[6] [code gen] start
====================================
  gen_busi_b0_para inputCoreID[5] para.data[0x2bc00408]: hd[0] id[30] x[0x81] y[0x0] cid[10]
GenCode done. phaseNum[484] outDDRlen[65995776] sender outDatSize[4]. in_core 5[29] cmdSize[170720]
transmit(tx/rx) verified result: Pass (Detail info referenced to APU.log)!

spend [    1.70s] to do WORKER[6 code gen], and return [0]
macroCore compile done, spend    57.86s
lynabc_v0 ret 0 - success
lynabc_v0 ret 0 - success
lx_abc coreMemMode[2] ret 0. done in 59.85s
    None is recorded
    None is recorded
  numOpNode[171] maxTensorSize[  52.31 M (  54853632) bytes]
try round[0] ret[0] done in 63.00s, total use 63.00s.
  coreMemMode[2] model[0] featureMask[0x0] sliceStrategy[1] presetCores[25] inputProcMode[-1] nBatch[1]

lyn_abc return info:
  status: 0
  strErr: success
  nMaxSupportBatch: 1
  numBatch: 1
COMPILER: build result is PASS
