// Seed: 1891769866
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  inout id_1;
  assign id_1 = id_4;
  logic id_4;
endmodule
