(edif ula2bits
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2022 7 7 9 6 5)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ula2bits.ngc ula2bits.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library ula2bits_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell ula2bits
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port (array (rename a "a<1:0>") 2)
              (direction INPUT))
            (port (array (rename b "b<1:0>") 2)
              (direction INPUT))
            (port (array (rename sel "sel<1:0>") 2)
              (direction INPUT))
            (port (array (rename saida "saida<1:0>") 2)
              (direction OUTPUT))
            (designator "xc6slx16-3N-csg324")
            (property TYPE (string "ula2bits") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:a<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:b<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:INPUT:sel<1:0>") (owner "Xilinx"))
            (property BUS_INFO (string "2:OUTPUT:saida<1:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ula2bits_ula2bits") (owner "Xilinx"))
          )
          (contents
            (instance (rename saida_1_1 "saida<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1E694B3C0F780F78") (owner "Xilinx"))
            )
            (instance (rename saida_0_1 "saida<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5666") (owner "Xilinx"))
            )
            (instance (rename a_1_IBUF_renamed_0 "a_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename a_0_IBUF_renamed_1 "a_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename b_1_IBUF_renamed_2 "b_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename b_0_IBUF_renamed_3 "b_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sel_1_IBUF_renamed_4 "sel_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename sel_0_IBUF_renamed_5 "sel_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename saida_1_OBUF_renamed_6 "saida_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename saida_0_OBUF_renamed_7 "saida_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net a_1_IBUF
              (joined
                (portRef I2 (instanceRef saida_1_1))
                (portRef O (instanceRef a_1_IBUF_renamed_0))
              )
            )
            (net a_0_IBUF
              (joined
                (portRef I4 (instanceRef saida_1_1))
                (portRef I0 (instanceRef saida_0_1))
                (portRef O (instanceRef a_0_IBUF_renamed_1))
              )
            )
            (net b_1_IBUF
              (joined
                (portRef I3 (instanceRef saida_1_1))
                (portRef O (instanceRef b_1_IBUF_renamed_2))
              )
            )
            (net b_0_IBUF
              (joined
                (portRef I5 (instanceRef saida_1_1))
                (portRef I1 (instanceRef saida_0_1))
                (portRef O (instanceRef b_0_IBUF_renamed_3))
              )
            )
            (net sel_1_IBUF
              (joined
                (portRef I0 (instanceRef saida_1_1))
                (portRef I3 (instanceRef saida_0_1))
                (portRef O (instanceRef sel_1_IBUF_renamed_4))
              )
            )
            (net sel_0_IBUF
              (joined
                (portRef I1 (instanceRef saida_1_1))
                (portRef I2 (instanceRef saida_0_1))
                (portRef O (instanceRef sel_0_IBUF_renamed_5))
              )
            )
            (net saida_1_OBUF
              (joined
                (portRef O (instanceRef saida_1_1))
                (portRef I (instanceRef saida_1_OBUF_renamed_6))
              )
            )
            (net saida_0_OBUF
              (joined
                (portRef O (instanceRef saida_0_1))
                (portRef I (instanceRef saida_0_OBUF_renamed_7))
              )
            )
            (net (rename a_1_ "a<1>")
              (joined
                (portRef (member a 0))
                (portRef I (instanceRef a_1_IBUF_renamed_0))
              )
            )
            (net (rename a_0_ "a<0>")
              (joined
                (portRef (member a 1))
                (portRef I (instanceRef a_0_IBUF_renamed_1))
              )
            )
            (net (rename b_1_ "b<1>")
              (joined
                (portRef (member b 0))
                (portRef I (instanceRef b_1_IBUF_renamed_2))
              )
            )
            (net (rename b_0_ "b<0>")
              (joined
                (portRef (member b 1))
                (portRef I (instanceRef b_0_IBUF_renamed_3))
              )
            )
            (net (rename sel_1_ "sel<1>")
              (joined
                (portRef (member sel 0))
                (portRef I (instanceRef sel_1_IBUF_renamed_4))
              )
            )
            (net (rename sel_0_ "sel<0>")
              (joined
                (portRef (member sel 1))
                (portRef I (instanceRef sel_0_IBUF_renamed_5))
              )
            )
            (net (rename saida_1_ "saida<1>")
              (joined
                (portRef (member saida 0))
                (portRef O (instanceRef saida_1_OBUF_renamed_6))
              )
            )
            (net (rename saida_0_ "saida<0>")
              (joined
                (portRef (member saida 1))
                (portRef O (instanceRef saida_0_OBUF_renamed_7))
              )
            )
          )
      )
    )
  )

  (design ula2bits
    (cellRef ula2bits
      (libraryRef ula2bits_lib)
    )
    (property PART (string "xc6slx16-3N-csg324") (owner "Xilinx"))
  )
)

