-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
-- Date        : Wed Oct 19 11:32:17 2022
-- Host        : atom-pc running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_jesd204_0_0_sim_netlist.vhdl
-- Design      : system_jesd204_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    s_axi_wdata_1_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[16]\ : out STD_LOGIC;
    \s_axi_wdata[16]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_wdata[16]_1\ : out STD_LOGIC;
    \s_axi_wdata[8]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ : out STD_LOGIC;
    axi_avalid : out STD_LOGIC;
    bus2ip_rnw_i : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_access_cs_reg[2]\ : out STD_LOGIC;
    counter_en_i : out STD_LOGIC;
    s_axi_wready_i : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cs_ce_ld_enable_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    chip_select : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_30_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_5_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \IP2Bus_Data_reg[26]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_7_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tx_cfg_n_reg[0]\ : in STD_LOGIC;
    \tx_cfg_did_reg[7]\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[4]_i_2_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_out : in STD_LOGIC;
    \IP2Bus_Data_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_cfg_octets_per_frame_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2_0\ : in STD_LOGIC;
    support_lane_sync : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    tx_cfg_phadj : in STD_LOGIC;
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_adjdir : in STD_LOGIC;
    \tx_cfg_lid0_reg[0]\ : in STD_LOGIC;
    \tx_cfg_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_cfg_did_reg[7]_0\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_reset_i_reg : in STD_LOGIC;
    tx_cfg_reset_i : in STD_LOGIC;
    \tx_cfg_lid0_reg[0]_0\ : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    bus2ip_rnw_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    bus2ip_rnw_reg_reg_0 : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    counter_en_reg_reg : in STD_LOGIC;
    counter_en_reg_reg_0 : in STD_LOGIC;
    counter_en_reg_reg_1 : in STD_LOGIC;
    counter_en_reg_reg_2 : in STD_LOGIC;
    counter_en_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    data_timeout : in STD_LOGIC;
    axi_avalid_reg : in STD_LOGIC;
    IP2Bus_RdAck : in STD_LOGIC;
    \tx_sysref_delay_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_address_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_address_decoder is
  signal Bus2IP_WrCE : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \^axi_avalid\ : STD_LOGIC;
  signal bank0_read : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal bank0_write : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal bank1_read : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bank2_read : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal bank2_write : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \^bus2ip_rnw_i\ : STD_LOGIC;
  signal \^counter_en_i\ : STD_LOGIC;
  signal counter_en_reg_i_2_n_0 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal rdce_expnd_i : STD_LOGIC;
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wdata_1_sn_1 : STD_LOGIC;
  signal tx_cfg_scr_enable_i_2_n_0 : STD_LOGIC;
  signal tx_cfg_support_lane_sync_i_2_n_0 : STD_LOGIC;
  signal wrce_expnd_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_10\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_11\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_14\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_4\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_11\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_12\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \IP2Bus_Data[17]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \IP2Bus_Data[19]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \IP2Bus_Data[20]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \IP2Bus_Data[24]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \IP2Bus_Data[28]_i_5\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_5\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of IP2Bus_RdAck_rr_i_1 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of s_axi_wready_reg_i_1 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \tx_cfg_cf[4]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \tx_cfg_cs[1]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \tx_cfg_m[7]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tx_cfg_multi_frames[7]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \tx_cfg_n[4]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tx_cfg_res1[7]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tx_cfg_res2[7]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of tx_cfg_scr_enable_i_2 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of tx_cfg_support_lane_sync_i_2 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \tx_cfg_test_modes[4]_i_1\ : label is "soft_lutpair313";
begin
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\;
  axi_avalid <= \^axi_avalid\;
  bus2ip_rnw_i <= \^bus2ip_rnw_i\;
  counter_en_i <= \^counter_en_i\;
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
  s_axi_wdata_1_sp_1 <= s_axi_wdata_1_sn_1;
\FSM_sequential_access_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF4FE141"
    )
        port map (
      I0 => bus2ip_rnw_reg_reg(1),
      I1 => bus2ip_rnw_reg_reg(0),
      I2 => bus2ip_rnw_reg_reg(2),
      I3 => s_axi_bready,
      I4 => \FSM_sequential_access_cs_reg[0]\,
      I5 => \FSM_sequential_access_cs[2]_i_3_n_0\,
      O => \FSM_sequential_access_cs_reg[1]\(0)
    );
\FSM_sequential_access_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF0CC0A0A00CC"
    )
        port map (
      I0 => counter_en_reg_i_2_n_0,
      I1 => s_axi_rready,
      I2 => bus2ip_rnw_reg_reg(1),
      I3 => bus2ip_rnw_reg_reg(0),
      I4 => bus2ip_rnw_reg_reg(2),
      I5 => s_axi_wvalid,
      O => \FSM_sequential_access_cs[2]_i_3_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDDDDDDDDDDDDD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\,
      I2 => Bus2IP_WrCE,
      I3 => data_timeout,
      I4 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5_n_0\,
      I5 => bus2ip_rnw_reg_reg(2),
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axi_avalid\,
      I1 => \^bus2ip_rnw_i\,
      O => rdce_expnd_i
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => bus2ip_rnw_reg_reg(0),
      I1 => data_timeout,
      I2 => IP2Bus_RdAck,
      I3 => bus2ip_rnw_reg_reg(1),
      I4 => bus2ip_rnw_reg_reg(2),
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bus2ip_rnw_reg_reg(0),
      I1 => bus2ip_rnw_reg_reg(1),
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => cs_ce_ld_enable_i,
      D => rdce_expnd_i,
      Q => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^axi_avalid\,
      I1 => \^bus2ip_rnw_i\,
      O => wrce_expnd_i
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => cs_ce_ld_enable_i,
      D => wrce_expnd_i,
      Q => Bus2IP_WrCE,
      R => cs_ce_clr
    );
\IP2Bus_Data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFE0EFE0EFEF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_2_n_0\,
      I1 => \IP2Bus_Data[0]_i_3_n_0\,
      I2 => chip_select(0),
      I3 => \IP2Bus_Data[0]_i_4_n_0\,
      I4 => \IP2Bus_Data[0]_i_5_n_0\,
      I5 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(0)
    );
\IP2Bus_Data[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[0]_i_10_n_0\
    );
\IP2Bus_Data[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \IP2Bus_Data_reg[26]\(2),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[0]_i_11_n_0\
    );
\IP2Bus_Data[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_4_1\(0),
      I1 => bank1_read(2),
      I2 => \IP2Bus_Data[4]_i_4_0\(0),
      I3 => bank1_read(3),
      I4 => \IP2Bus_Data[4]_i_4_2\(0),
      I5 => bank1_read(1),
      O => \IP2Bus_Data[0]_i_12_n_0\
    );
\IP2Bus_Data[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2F3A200A200A200"
    )
        port map (
      I0 => p_8_in(0),
      I1 => \IP2Bus_Data_reg[26]\(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => bank2_read(3),
      I4 => bank2_read(4),
      I5 => p_7_in(0),
      O => \IP2Bus_Data[0]_i_13_n_0\
    );
\IP2Bus_Data[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(2),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[0]_i_14_n_0\
    );
\IP2Bus_Data[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(1),
      I5 => \tx_cfg_did_reg[7]\,
      O => bank0_read(3)
    );
\IP2Bus_Data[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank0_read(4)
    );
\IP2Bus_Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DFD5"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_7_n_0\,
      I1 => \IP2Bus_Data[0]_i_6_n_0\,
      I2 => \IP2Bus_Data[0]_i_7_n_0\,
      I3 => \IP2Bus_Data[0]_i_8_n_0\,
      I4 => \IP2Bus_Data[0]_i_9_n_0\,
      I5 => \IP2Bus_Data[16]_i_4_n_0\,
      O => \IP2Bus_Data[0]_i_2_n_0\
    );
\IP2Bus_Data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0800080"
    )
        port map (
      I0 => support_lane_sync,
      I1 => \IP2Bus_Data[0]_i_10_n_0\,
      I2 => \tx_cfg_did_reg[7]\,
      I3 => \IP2Bus_Data[0]_i_11_n_0\,
      I4 => src_arst,
      I5 => bank0_read(0),
      O => \IP2Bus_Data[0]_i_3_n_0\
    );
\IP2Bus_Data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\(0),
      I1 => bank1_read(0),
      I2 => \IP2Bus_Data[0]_i_12_n_0\,
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => \IP2Bus_Data[0]_i_13_n_0\,
      O => \IP2Bus_Data[0]_i_4_n_0\
    );
\IP2Bus_Data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFDFFFFFFF"
    )
        port map (
      I0 => p_3_in(0),
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_n_reg[0]\,
      I5 => \IP2Bus_Data_reg[3]\(0),
      O => \IP2Bus_Data[0]_i_5_n_0\
    );
\IP2Bus_Data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_7_n_0\,
      I1 => \IP2Bus_Data[0]_i_2_0\,
      I2 => Q(0),
      I3 => bank0_read(10),
      I4 => \IP2Bus_Data_reg[16]\(0),
      I5 => \IP2Bus_Data[0]_i_14_n_0\,
      O => \IP2Bus_Data[0]_i_6_n_0\
    );
\IP2Bus_Data[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55155555"
    )
        port map (
      I0 => bank0_read(6),
      I1 => \tx_cfg_octets_per_frame_reg[0]\,
      I2 => \tx_cfg_lid0_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[0]_i_7_n_0\
    );
\IP2Bus_Data[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_0\(0),
      I1 => \IP2Bus_Data_reg[7]\(0),
      I2 => bank0_read(8),
      I3 => bank0_read(6),
      I4 => \IP2Bus_Data[4]_i_2_1\(0),
      O => \IP2Bus_Data[0]_i_8_n_0\
    );
\IP2Bus_Data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30353F3530303F30"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_0\(0),
      I1 => tx_cfg_scr,
      I2 => bank0_read(3),
      I3 => bank0_read(4),
      I4 => p_30_in(0),
      I5 => bank0_read(5),
      O => \IP2Bus_Data[0]_i_9_n_0\
    );
\IP2Bus_Data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_2_n_0\,
      I1 => \IP2Bus_Data[11]_i_2_n_0\,
      I2 => Q(10),
      I3 => \IP2Bus_Data[11]_i_3_n_0\,
      I4 => \IP2Bus_Data[10]_i_3_n_0\,
      I5 => \IP2Bus_Data[10]_i_4_n_0\,
      O => D(10)
    );
\IP2Bus_Data[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_3_n_0\,
      I1 => p_30_in(3),
      O => \IP2Bus_Data[10]_i_2_n_0\
    );
\IP2Bus_Data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA800000AA80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => p_7_in(10),
      I2 => bank2_read(4),
      I3 => \IP2Bus_Data[10]_i_5_n_0\,
      I4 => bank2_read(3),
      I5 => p_8_in(10),
      O => \IP2Bus_Data[10]_i_3_n_0\
    );
\IP2Bus_Data[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(3),
      O => \IP2Bus_Data[10]_i_4_n_0\
    );
\IP2Bus_Data[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00000A0000000"
    )
        port map (
      I0 => p_3_in(10),
      I1 => p_5_in(2),
      I2 => \tx_cfg_n_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I5 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[10]_i_5_n_0\
    );
\IP2Bus_Data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => p_30_in(4),
      I1 => \IP2Bus_Data[16]_i_3_n_0\,
      I2 => \IP2Bus_Data[11]_i_2_n_0\,
      I3 => Q(11),
      I4 => \IP2Bus_Data[11]_i_3_n_0\,
      I5 => \IP2Bus_Data[11]_i_4_n_0\,
      O => D(11)
    );
\IP2Bus_Data[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080008020000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => p_5_in(3),
      I5 => p_3_in(11),
      O => \IP2Bus_Data[11]_i_10_n_0\
    );
\IP2Bus_Data[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(2),
      O => \IP2Bus_Data[11]_i_11_n_0\
    );
\IP2Bus_Data[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[11]_i_12_n_0\
    );
\IP2Bus_Data[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_8_n_0\,
      I1 => bank0_read(10),
      O => \IP2Bus_Data[11]_i_2_n_0\
    );
\IP2Bus_Data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFF0000"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_6_n_0\,
      I1 => \IP2Bus_Data[11]_i_7_n_0\,
      I2 => bank0_read(9),
      I3 => \IP2Bus_Data[11]_i_9_n_0\,
      I4 => chip_select(0),
      I5 => \IP2Bus_Data[16]_i_4_n_0\,
      O => \IP2Bus_Data[11]_i_3_n_0\
    );
\IP2Bus_Data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8880000A888"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => \IP2Bus_Data[11]_i_10_n_0\,
      I2 => p_7_in(11),
      I3 => bank2_read(4),
      I4 => bank2_read(3),
      I5 => p_8_in(11),
      O => \IP2Bus_Data[11]_i_4_n_0\
    );
\IP2Bus_Data[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(2),
      I5 => \tx_cfg_octets_per_frame_reg[0]\,
      O => bank0_read(10)
    );
\IP2Bus_Data[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002000A000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(2),
      I5 => \tx_cfg_octets_per_frame_reg[0]\,
      O => \IP2Bus_Data[11]_i_6_n_0\
    );
\IP2Bus_Data[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FF5FFFFFFFFF"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(1),
      I5 => \tx_cfg_did_reg[7]\,
      O => \IP2Bus_Data[11]_i_7_n_0\
    );
\IP2Bus_Data[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_octets_per_frame_reg[0]\,
      O => bank0_read(9)
    );
\IP2Bus_Data[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777077777777777"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data[11]_i_11_n_0\,
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \tx_cfg_did_reg[7]\,
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => \IP2Bus_Data[11]_i_12_n_0\,
      O => \IP2Bus_Data[11]_i_9_n_0\
    );
\IP2Bus_Data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30200020"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_2_n_0\,
      I1 => bank2_read(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => bank2_read(4),
      I4 => p_7_in(12),
      O => D(12)
    );
\IP2Bus_Data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3080000000800000"
    )
        port map (
      I0 => p_5_in(4),
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_n_reg[0]\,
      I5 => p_3_in(12),
      O => \IP2Bus_Data[12]_i_2_n_0\
    );
\IP2Bus_Data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(2),
      I5 => \tx_cfg_did_reg[7]\,
      O => bank2_read(3)
    );
\IP2Bus_Data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank2_read(4)
    );
\IP2Bus_Data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_3_in(13),
      I3 => \IP2Bus_Data[15]_i_2_n_0\,
      I4 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(13)
    );
\IP2Bus_Data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_3_in(14),
      I3 => \IP2Bus_Data[15]_i_2_n_0\,
      I4 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(14)
    );
\IP2Bus_Data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_3_in(15),
      I3 => \IP2Bus_Data[15]_i_2_n_0\,
      I4 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(15)
    );
\IP2Bus_Data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \IP2Bus_Data_reg[26]\(1),
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[15]_i_2_n_0\
    );
\IP2Bus_Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_2_n_0\,
      I1 => p_30_in(5),
      I2 => \IP2Bus_Data[16]_i_3_n_0\,
      I3 => \IP2Bus_Data[16]_i_4_n_0\,
      I4 => chip_select(0),
      I5 => \IP2Bus_Data[16]_i_6_n_0\,
      O => D(16)
    );
\IP2Bus_Data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_7_n_0\,
      I1 => dest_out,
      I2 => \IP2Bus_Data_reg[16]\(0),
      I3 => \IP2Bus_Data_reg[16]\(1),
      I4 => \IP2Bus_Data[16]_i_8_n_0\,
      O => \IP2Bus_Data[16]_i_2_n_0\
    );
\IP2Bus_Data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I5 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[16]_i_3_n_0\
    );
\IP2Bus_Data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000A00000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_did_reg[7]\,
      O => \IP2Bus_Data[16]_i_4_n_0\
    );
\IP2Bus_Data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A3A300A3"
    )
        port map (
      I0 => p_7_in(13),
      I1 => \IP2Bus_Data[16]_i_9_n_0\,
      I2 => bank2_read(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => bank2_read(3),
      O => \IP2Bus_Data[16]_i_6_n_0\
    );
\IP2Bus_Data[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(2),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \IP2Bus_Data_reg[26]\(1),
      O => \IP2Bus_Data[16]_i_7_n_0\
    );
\IP2Bus_Data[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_7_n_0\,
      I1 => bank0_read(9),
      I2 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[16]_i_8_n_0\
    );
\IP2Bus_Data[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7FFFFFFF7FFFFF"
    )
        port map (
      I0 => p_5_in(5),
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_n_reg[0]\,
      I5 => tx_cfg_adjdir,
      O => \IP2Bus_Data[16]_i_9_n_0\
    );
\IP2Bus_Data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303030AA"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data[25]_i_2_n_0\,
      I2 => p_7_in(14),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(3),
      O => D(17)
    );
\IP2Bus_Data[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_7_in(15),
      I3 => \IP2Bus_Data[25]_i_2_n_0\,
      O => D(18)
    );
\IP2Bus_Data[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_7_in(16),
      I3 => \IP2Bus_Data[25]_i_2_n_0\,
      O => D(19)
    );
\IP2Bus_Data[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => \IP2Bus_Data[1]_i_10_n_0\
    );
\IP2Bus_Data[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_octets_per_frame_reg[0]\,
      O => bank0_read(8)
    );
\IP2Bus_Data[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(1),
      I5 => \tx_cfg_octets_per_frame_reg[0]\,
      O => bank0_read(11)
    );
\IP2Bus_Data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_4_n_0\,
      I1 => chip_select(1),
      I2 => \IP2Bus_Data[1]_i_6_n_0\,
      I3 => bank1_read(0),
      I4 => \IP2Bus_Data_reg[4]\(1),
      I5 => \IP2Bus_Data[1]_i_7_n_0\,
      O => \IP2Bus_Data[1]_i_2_n_0\
    );
\IP2Bus_Data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004FFF4444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[7]_0\(1),
      I2 => \IP2Bus_Data[1]_i_8_n_0\,
      I3 => \IP2Bus_Data[1]_i_9_n_0\,
      I4 => \IP2Bus_Data[11]_i_7_n_0\,
      I5 => \IP2Bus_Data[16]_i_4_n_0\,
      O => \IP2Bus_Data[1]_i_3_n_0\
    );
\IP2Bus_Data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF808800008088"
    )
        port map (
      I0 => bank2_read(4),
      I1 => p_7_in(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => bank2_read(3),
      I5 => p_8_in(1),
      O => \IP2Bus_Data[1]_i_4_n_0\
    );
\IP2Bus_Data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_4_1\(1),
      I1 => bank1_read(2),
      I2 => \IP2Bus_Data[4]_i_4_0\(1),
      I3 => bank1_read(3),
      I4 => \IP2Bus_Data[4]_i_4_2\(1),
      I5 => bank1_read(1),
      O => \IP2Bus_Data[1]_i_6_n_0\
    );
\IP2Bus_Data[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04550404"
    )
        port map (
      I0 => \IP2Bus_Data[28]_i_3_n_0\,
      I1 => \IP2Bus_Data_reg[3]\(1),
      I2 => \IP2Bus_Data[1]_i_10_n_0\,
      I3 => \IP2Bus_Data[15]_i_2_n_0\,
      I4 => p_3_in(1),
      O => \IP2Bus_Data[1]_i_7_n_0\
    );
\IP2Bus_Data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4447474774777777"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_1\(1),
      I1 => bank0_read(6),
      I2 => bank0_read(8),
      I3 => \IP2Bus_Data[4]_i_2_0\(1),
      I4 => bank0_read(9),
      I5 => \IP2Bus_Data_reg[7]\(1),
      O => \IP2Bus_Data[1]_i_8_n_0\
    );
\IP2Bus_Data[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F7FFFFFFFF"
    )
        port map (
      I0 => bank0_read(11),
      I1 => \IP2Bus_Data_reg[16]\(1),
      I2 => bank0_read(10),
      I3 => Q(1),
      I4 => bank0_read(9),
      I5 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[1]_i_9_n_0\
    );
\IP2Bus_Data[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => p_7_in(17),
      I3 => \IP2Bus_Data[25]_i_2_n_0\,
      O => D(20)
    );
\IP2Bus_Data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE02FE0202"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data_reg[26]\(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data[25]_i_2_n_0\,
      I4 => p_7_in(18),
      I5 => \IP2Bus_Data[24]_i_2_n_0\,
      O => D(21)
    );
\IP2Bus_Data[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_5_in(6),
      I1 => bank2_read(5),
      I2 => \IP2Bus_Data[28]_i_3_n_0\,
      O => \IP2Bus_Data[24]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFE02FE0202"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data_reg[26]\(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data[25]_i_2_n_0\,
      I4 => p_7_in(19),
      I5 => \IP2Bus_Data[25]_i_3_n_0\,
      O => D(22)
    );
\IP2Bus_Data[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(3),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => bank2_read(3),
      I3 => bank2_read(4),
      O => \IP2Bus_Data[25]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_5_in(7),
      I1 => bank2_read(5),
      I2 => \IP2Bus_Data[28]_i_3_n_0\,
      O => \IP2Bus_Data[25]_i_3_n_0\
    );
\IP2Bus_Data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300030003000AAAA"
    )
        port map (
      I0 => bank0_read(0),
      I1 => \IP2Bus_Data[28]_i_3_n_0\,
      I2 => p_5_in(8),
      I3 => bank2_read(5),
      I4 => \IP2Bus_Data_reg[26]\(3),
      I5 => \IP2Bus_Data_reg[26]\(4),
      O => D(23)
    );
\IP2Bus_Data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_did_reg[7]\,
      O => bank0_read(0)
    );
\IP2Bus_Data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => \IP2Bus_Data_reg[26]\(3),
      I2 => bank2_read(5),
      I3 => p_5_in(9),
      I4 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(24)
    );
\IP2Bus_Data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => \IP2Bus_Data_reg[26]\(3),
      I2 => bank2_read(5),
      I3 => p_5_in(10),
      I4 => \IP2Bus_Data[28]_i_3_n_0\,
      O => D(25)
    );
\IP2Bus_Data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank2_read(5)
    );
\IP2Bus_Data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F000F000F0"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data[28]_i_4_n_0\,
      I2 => \IP2Bus_Data_reg[26]\(3),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data[28]_i_5_n_0\,
      I5 => \tx_cfg_did_reg[7]\,
      O => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(1),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[28]_i_4_n_0\
    );
\IP2Bus_Data[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[28]_i_5_n_0\
    );
\IP2Bus_Data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057FFFF00570057"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_2_n_0\,
      I1 => \IP2Bus_Data[2]_i_3_n_0\,
      I2 => \IP2Bus_Data[28]_i_3_n_0\,
      I3 => chip_select(0),
      I4 => \IP2Bus_Data[2]_i_4_n_0\,
      I5 => \IP2Bus_Data[4]_i_3_n_0\,
      O => D(2)
    );
\IP2Bus_Data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF47FF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\(2),
      I1 => bank1_read(0),
      I2 => \IP2Bus_Data[2]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => \IP2Bus_Data[2]_i_6_n_0\,
      O => \IP2Bus_Data[2]_i_2_n_0\
    );
\IP2Bus_Data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFDFFFFFFF"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_n_reg[0]\,
      I5 => \IP2Bus_Data_reg[3]\(2),
      O => \IP2Bus_Data[2]_i_3_n_0\
    );
\IP2Bus_Data[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FEE"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_7_n_0\,
      I1 => \IP2Bus_Data[2]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[7]_0\(2),
      I3 => bank0_read(5),
      O => \IP2Bus_Data[2]_i_4_n_0\
    );
\IP2Bus_Data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_4_1\(2),
      I1 => bank1_read(2),
      I2 => \IP2Bus_Data[4]_i_4_0\(2),
      I3 => bank1_read(3),
      I4 => \IP2Bus_Data[4]_i_4_2\(2),
      I5 => bank1_read(1),
      O => \IP2Bus_Data[2]_i_5_n_0\
    );
\IP2Bus_Data[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF808800008088"
    )
        port map (
      I0 => bank2_read(4),
      I1 => p_7_in(2),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => bank2_read(3),
      I5 => p_8_in(2),
      O => \IP2Bus_Data[2]_i_6_n_0\
    );
\IP2Bus_Data[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F70000"
    )
        port map (
      I0 => Q(2),
      I1 => bank0_read(10),
      I2 => bank0_read(9),
      I3 => \IP2Bus_Data[4]_i_2_0\(2),
      I4 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[2]_i_7_n_0\
    );
\IP2Bus_Data[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_1\(2),
      I1 => bank0_read(6),
      I2 => \IP2Bus_Data[7]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(2),
      O => \IP2Bus_Data[2]_i_8_n_0\
    );
\IP2Bus_Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057FFFF00570057"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_2_n_0\,
      I1 => \IP2Bus_Data[3]_i_3_n_0\,
      I2 => \IP2Bus_Data[28]_i_3_n_0\,
      I3 => chip_select(0),
      I4 => \IP2Bus_Data[3]_i_4_n_0\,
      I5 => \IP2Bus_Data[4]_i_3_n_0\,
      O => D(3)
    );
\IP2Bus_Data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF47FF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\(3),
      I1 => bank1_read(0),
      I2 => \IP2Bus_Data[3]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => \IP2Bus_Data[3]_i_6_n_0\,
      O => \IP2Bus_Data[3]_i_2_n_0\
    );
\IP2Bus_Data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFDFFFFFFF"
    )
        port map (
      I0 => p_3_in(3),
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_n_reg[0]\,
      I5 => \IP2Bus_Data_reg[3]\(3),
      O => \IP2Bus_Data[3]_i_3_n_0\
    );
\IP2Bus_Data[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FEE"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_7_n_0\,
      I1 => \IP2Bus_Data[3]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[7]_0\(3),
      I3 => bank0_read(5),
      O => \IP2Bus_Data[3]_i_4_n_0\
    );
\IP2Bus_Data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_4_1\(3),
      I1 => bank1_read(2),
      I2 => \IP2Bus_Data[4]_i_4_0\(3),
      I3 => bank1_read(3),
      I4 => \IP2Bus_Data[4]_i_4_2\(3),
      I5 => bank1_read(1),
      O => \IP2Bus_Data[3]_i_5_n_0\
    );
\IP2Bus_Data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF808800008088"
    )
        port map (
      I0 => bank2_read(4),
      I1 => p_7_in(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => bank2_read(3),
      I5 => p_8_in(3),
      O => \IP2Bus_Data[3]_i_6_n_0\
    );
\IP2Bus_Data[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F70000"
    )
        port map (
      I0 => Q(3),
      I1 => bank0_read(10),
      I2 => bank0_read(9),
      I3 => \IP2Bus_Data[4]_i_2_0\(3),
      I4 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[3]_i_7_n_0\
    );
\IP2Bus_Data[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_1\(3),
      I1 => bank0_read(6),
      I2 => \IP2Bus_Data[7]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(3),
      O => \IP2Bus_Data[3]_i_8_n_0\
    );
\IP2Bus_Data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444FFF4F4F"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_n_0\,
      I1 => \IP2Bus_Data[4]_i_3_n_0\,
      I2 => \IP2Bus_Data[4]_i_4_n_0\,
      I3 => \IP2Bus_Data[4]_i_5_n_0\,
      I4 => p_3_in(4),
      I5 => chip_select(0),
      O => D(4)
    );
\IP2Bus_Data[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_lid0_reg[0]_0\,
      O => bank1_read(0)
    );
\IP2Bus_Data[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F808F808"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_4_0\(4),
      I1 => bank1_read(3),
      I2 => bank1_read(2),
      I3 => \IP2Bus_Data[4]_i_4_1\(4),
      I4 => \IP2Bus_Data[4]_i_4_2\(4),
      I5 => bank1_read(1),
      O => \IP2Bus_Data[4]_i_11_n_0\
    );
\IP2Bus_Data[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF808800008088"
    )
        port map (
      I0 => bank2_read(4),
      I1 => p_7_in(4),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => bank2_read(3),
      I5 => p_8_in(4),
      O => \IP2Bus_Data[4]_i_12_n_0\
    );
\IP2Bus_Data[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(0),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank0_read(6)
    );
\IP2Bus_Data[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(1),
      I5 => \tx_cfg_lid0_reg[0]_0\,
      O => bank1_read(3)
    );
\IP2Bus_Data[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \IP2Bus_Data_reg[26]\(2),
      I5 => \tx_cfg_lid0_reg[0]_0\,
      O => bank1_read(2)
    );
\IP2Bus_Data[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_lid0_reg[0]_0\,
      O => bank1_read(1)
    );
\IP2Bus_Data[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7774"
    )
        port map (
      I0 => \IP2Bus_Data_reg[7]_0\(4),
      I1 => bank0_read(5),
      I2 => \IP2Bus_Data[4]_i_7_n_0\,
      I3 => \IP2Bus_Data[4]_i_8_n_0\,
      O => \IP2Bus_Data[4]_i_2_n_0\
    );
\IP2Bus_Data[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_3_n_0\,
      I1 => \IP2Bus_Data[4]_i_9_n_0\,
      O => \IP2Bus_Data[4]_i_3_n_0\
    );
\IP2Bus_Data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF47FF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[4]\(4),
      I1 => bank1_read(0),
      I2 => \IP2Bus_Data[4]_i_11_n_0\,
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => \IP2Bus_Data_reg[26]\(4),
      I5 => \IP2Bus_Data[4]_i_12_n_0\,
      O => \IP2Bus_Data[4]_i_4_n_0\
    );
\IP2Bus_Data[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[28]_i_3_n_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_n_reg[0]\,
      O => \IP2Bus_Data[4]_i_5_n_0\
    );
\IP2Bus_Data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank0_read(5)
    );
\IP2Bus_Data[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F70000"
    )
        port map (
      I0 => Q(4),
      I1 => bank0_read(10),
      I2 => bank0_read(9),
      I3 => \IP2Bus_Data[4]_i_2_0\(4),
      I4 => \IP2Bus_Data[11]_i_9_n_0\,
      O => \IP2Bus_Data[4]_i_7_n_0\
    );
\IP2Bus_Data[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F11"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_5_n_0\,
      I1 => \IP2Bus_Data_reg[7]\(4),
      I2 => \IP2Bus_Data[4]_i_2_1\(4),
      I3 => bank0_read(6),
      O => \IP2Bus_Data[4]_i_8_n_0\
    );
\IP2Bus_Data[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008020000000000"
    )
        port map (
      I0 => \tx_cfg_did_reg[7]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \IP2Bus_Data[4]_i_9_n_0\
    );
\IP2Bus_Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200F200FFFF"
    )
        port map (
      I0 => Q(5),
      I1 => \IP2Bus_Data[11]_i_2_n_0\,
      I2 => \IP2Bus_Data[5]_i_2_n_0\,
      I3 => \IP2Bus_Data[11]_i_3_n_0\,
      I4 => \IP2Bus_Data_reg[5]_i_3_n_0\,
      I5 => chip_select(0),
      O => D(5)
    );
\IP2Bus_Data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[7]_0\(5),
      I2 => \IP2Bus_Data[7]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(5),
      I4 => \IP2Bus_Data[11]_i_7_n_0\,
      O => \IP2Bus_Data[5]_i_2_n_0\
    );
\IP2Bus_Data[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => p_3_in(5),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_n_reg[0]\,
      O => \IP2Bus_Data[5]_i_4_n_0\
    );
\IP2Bus_Data[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F447F77"
    )
        port map (
      I0 => p_8_in(5),
      I1 => bank2_read(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => p_7_in(5),
      O => \IP2Bus_Data[5]_i_5_n_0\
    );
\IP2Bus_Data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200F200FFFF"
    )
        port map (
      I0 => Q(6),
      I1 => \IP2Bus_Data[11]_i_2_n_0\,
      I2 => \IP2Bus_Data[6]_i_2_n_0\,
      I3 => \IP2Bus_Data[11]_i_3_n_0\,
      I4 => \IP2Bus_Data_reg[6]_i_3_n_0\,
      I5 => chip_select(0),
      O => D(6)
    );
\IP2Bus_Data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[7]_0\(6),
      I2 => \IP2Bus_Data[7]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(6),
      I4 => \IP2Bus_Data[11]_i_7_n_0\,
      O => \IP2Bus_Data[6]_i_2_n_0\
    );
\IP2Bus_Data[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => p_3_in(6),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_n_reg[0]\,
      O => \IP2Bus_Data[6]_i_4_n_0\
    );
\IP2Bus_Data[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F447F77"
    )
        port map (
      I0 => p_8_in(6),
      I1 => bank2_read(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => p_7_in(6),
      O => \IP2Bus_Data[6]_i_5_n_0\
    );
\IP2Bus_Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200F200FFFF"
    )
        port map (
      I0 => Q(7),
      I1 => \IP2Bus_Data[11]_i_2_n_0\,
      I2 => \IP2Bus_Data[7]_i_2_n_0\,
      I3 => \IP2Bus_Data[11]_i_3_n_0\,
      I4 => \IP2Bus_Data_reg[7]_i_3_n_0\,
      I5 => chip_select(0),
      O => D(7)
    );
\IP2Bus_Data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data_reg[7]_0\(7),
      I2 => \IP2Bus_Data[7]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[7]\(7),
      I4 => \IP2Bus_Data[11]_i_7_n_0\,
      O => \IP2Bus_Data[7]_i_2_n_0\
    );
\IP2Bus_Data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I5 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[7]_i_4_n_0\
    );
\IP2Bus_Data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data[11]_i_12_n_0\,
      I4 => \tx_cfg_octets_per_frame_reg[0]\,
      I5 => \IP2Bus_Data[11]_i_11_n_0\,
      O => \IP2Bus_Data[7]_i_5_n_0\
    );
\IP2Bus_Data[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => p_3_in(7),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_n_reg[0]\,
      O => \IP2Bus_Data[7]_i_6_n_0\
    );
\IP2Bus_Data[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F447F77"
    )
        port map (
      I0 => p_8_in(7),
      I1 => bank2_read(3),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(3),
      I4 => p_7_in(7),
      O => \IP2Bus_Data[7]_i_7_n_0\
    );
\IP2Bus_Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA30BABA30303030"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => \IP2Bus_Data[8]_i_2_n_0\,
      I2 => \IP2Bus_Data[11]_i_3_n_0\,
      I3 => p_8_in(8),
      I4 => bank2_read(3),
      I5 => \IP2Bus_Data[8]_i_3_n_0\,
      O => D(8)
    );
\IP2Bus_Data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DDDDDD"
    )
        port map (
      I0 => p_30_in(1),
      I1 => \IP2Bus_Data[16]_i_3_n_0\,
      I2 => \IP2Bus_Data[16]_i_8_n_0\,
      I3 => bank0_read(10),
      I4 => Q(8),
      O => \IP2Bus_Data[8]_i_2_n_0\
    );
\IP2Bus_Data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF545454"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_4_n_0\,
      I1 => p_3_in(8),
      I2 => \IP2Bus_Data[15]_i_2_n_0\,
      I3 => bank2_read(4),
      I4 => p_7_in(8),
      I5 => bank2_read(3),
      O => \IP2Bus_Data[8]_i_3_n_0\
    );
\IP2Bus_Data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73FF3FFF7FFF3FFF"
    )
        port map (
      I0 => tx_cfg_phadj,
      I1 => \tx_cfg_n_reg[0]\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => p_5_in(0),
      O => \IP2Bus_Data[8]_i_4_n_0\
    );
\IP2Bus_Data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_2_n_0\,
      I1 => \IP2Bus_Data[11]_i_2_n_0\,
      I2 => Q(9),
      I3 => \IP2Bus_Data[11]_i_3_n_0\,
      I4 => \IP2Bus_Data[9]_i_3_n_0\,
      I5 => \IP2Bus_Data[10]_i_4_n_0\,
      O => D(9)
    );
\IP2Bus_Data[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_3_n_0\,
      I1 => p_30_in(2),
      O => \IP2Bus_Data[9]_i_2_n_0\
    );
\IP2Bus_Data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA800000AA80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(4),
      I1 => p_7_in(9),
      I2 => bank2_read(4),
      I3 => \IP2Bus_Data[9]_i_4_n_0\,
      I4 => bank2_read(3),
      I5 => p_8_in(9),
      O => \IP2Bus_Data[9]_i_3_n_0\
    );
\IP2Bus_Data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00000A0000000"
    )
        port map (
      I0 => p_3_in(9),
      I1 => p_5_in(1),
      I2 => \tx_cfg_n_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I5 => \IP2Bus_Data_reg[26]\(0),
      O => \IP2Bus_Data[9]_i_4_n_0\
    );
\IP2Bus_Data_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \IP2Bus_Data[1]_i_2_n_0\,
      I1 => \IP2Bus_Data[1]_i_3_n_0\,
      O => D(1),
      S => chip_select(0)
    );
\IP2Bus_Data_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \IP2Bus_Data[5]_i_4_n_0\,
      I1 => \IP2Bus_Data[5]_i_5_n_0\,
      O => \IP2Bus_Data_reg[5]_i_3_n_0\,
      S => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \IP2Bus_Data[6]_i_4_n_0\,
      I1 => \IP2Bus_Data[6]_i_5_n_0\,
      O => \IP2Bus_Data_reg[6]_i_3_n_0\,
      S => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \IP2Bus_Data[7]_i_6_n_0\,
      I1 => \IP2Bus_Data[7]_i_7_n_0\,
      O => \IP2Bus_Data_reg[7]_i_3_n_0\,
      S => \IP2Bus_Data[28]_i_3_n_0\
    );
IP2Bus_RdAck_rr_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\
    );
axi_avalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEBAAABBAEBAAAA"
    )
        port map (
      I0 => cs_ce_ld_enable_i,
      I1 => bus2ip_rnw_reg_reg(2),
      I2 => bus2ip_rnw_reg_reg(0),
      I3 => bus2ip_rnw_reg_reg(1),
      I4 => axi_avalid_reg,
      I5 => s_axi_awvalid,
      O => \^axi_avalid\
    );
bus2ip_rnw_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF3FFD00030000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => bus2ip_rnw_reg_reg(2),
      I2 => bus2ip_rnw_reg_reg(0),
      I3 => bus2ip_rnw_reg_reg(1),
      I4 => s_axi_arvalid,
      I5 => bus2ip_rnw_reg_reg_0,
      O => \^bus2ip_rnw_i\
    );
counter_en_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD11111C0C00000"
    )
        port map (
      I0 => counter_en_reg_i_2_n_0,
      I1 => counter_en_reg_reg,
      I2 => counter_en_reg_reg_0,
      I3 => counter_en_reg_reg_1,
      I4 => counter_en_reg_reg_2,
      I5 => counter_en_reg,
      O => \^counter_en_i\
    );
counter_en_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => data_timeout,
      O => counter_en_reg_i_2_n_0
    );
\icount_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44000050"
    )
        port map (
      I0 => bus2ip_rnw_reg_reg(2),
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => bus2ip_rnw_reg_reg(0),
      I4 => bus2ip_rnw_reg_reg(1),
      I5 => \^counter_en_i\,
      O => \FSM_sequential_access_cs_reg[2]\
    );
s_axi_wready_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => bus2ip_rnw_reg_reg(2),
      I1 => bus2ip_rnw_reg_reg(0),
      I2 => bus2ip_rnw_reg_reg(1),
      I3 => data_timeout,
      I4 => Bus2IP_WrCE,
      O => s_axi_wready_i
    );
\tx_cfg_adjcnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(0),
      I3 => Bus2IP_WrCE,
      I4 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]_10\(0)
    );
tx_cfg_adjdir_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => bank2_write(7),
      I2 => \tx_cfg_cs_reg[1]\(2),
      I3 => tx_cfg_adjdir,
      O => \s_axi_wdata[16]_1\
    );
\tx_cfg_bid[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_did_reg[7]\,
      I1 => Bus2IP_WrCE,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \tx_cfg_did_reg[7]_0\,
      I5 => \tx_cfg_cs_reg[1]\(1),
      O => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\(0)
    );
\tx_cfg_cf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(3),
      O => \bus2ip_addr_reg_reg[3]_9\(0)
    );
\tx_cfg_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(3),
      O => \bus2ip_addr_reg_reg[3]_6\(0)
    );
\tx_cfg_did[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_did_reg[7]\,
      I1 => Bus2IP_WrCE,
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \tx_cfg_did_reg[7]_0\,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0)
    );
\tx_cfg_frames_per_multi[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \tx_cfg_lid0_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_4\(0)
    );
tx_cfg_hd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => bank2_write(5),
      I2 => \tx_cfg_cs_reg[1]\(2),
      I3 => p_5_in(5),
      O => \s_axi_wdata[16]_0\
    );
tx_cfg_hd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => Bus2IP_WrCE,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank2_write(5)
    );
\tx_cfg_lanes_in_use[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \tx_cfg_lid0_reg[0]\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(1),
      O => E(1)
    );
\tx_cfg_lanes_in_use[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \tx_cfg_lid0_reg[0]\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => E(0)
    );
\tx_cfg_lid0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \tx_cfg_lid0_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_lid0_reg[0]\,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_1\(0)
    );
\tx_cfg_lid1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_lid0_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \tx_cfg_lid0_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_2\(0)
    );
\tx_cfg_lid2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tx_cfg_lid0_reg[0]_0\,
      I1 => \tx_cfg_lid0_reg[0]\,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]\(0)
    );
\tx_cfg_lid3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_cfg_lid0_reg[0]_0\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \tx_cfg_lid0_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]_0\(0)
    );
\tx_cfg_m[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]_5\(0)
    );
\tx_cfg_multi_frames[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_sysref_delay_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]_3\(0)
    );
\tx_cfg_n[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(1),
      O => \bus2ip_addr_reg_reg[3]_4\(0)
    );
\tx_cfg_np[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(2),
      O => \bus2ip_addr_reg_reg[3]_7\(0)
    );
\tx_cfg_octets_per_frame[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(1),
      I4 => \tx_cfg_lid0_reg[0]\,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_3\(0)
    );
tx_cfg_phadj_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => bank2_write(7),
      I2 => \tx_cfg_cs_reg[1]\(1),
      I3 => tx_cfg_phadj,
      O => \s_axi_wdata[8]\
    );
tx_cfg_phadj_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank2_write(7)
    );
\tx_cfg_res1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => Bus2IP_WrCE,
      I4 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_0\(0)
    );
\tx_cfg_res2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => Bus2IP_WrCE,
      I4 => \tx_cfg_cs_reg[1]\(1),
      O => \bus2ip_addr_reg_reg[2]\(0)
    );
tx_cfg_reset_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFF0F0EE00F0F0"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => s_axi_wdata(1),
      I2 => tx_cfg_reset_i_reg,
      I3 => \tx_cfg_cs_reg[1]\(0),
      I4 => bank0_write(1),
      I5 => tx_cfg_reset_i,
      O => s_axi_wdata_0_sn_1
    );
tx_cfg_reset_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \IP2Bus_Data_reg[26]\(4),
      I3 => \IP2Bus_Data_reg[26]\(2),
      I4 => \IP2Bus_Data_reg[26]\(0),
      I5 => \tx_cfg_did_reg[7]\,
      O => bank0_write(1)
    );
\tx_cfg_s[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_cfg_n_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(1),
      O => \bus2ip_addr_reg_reg[3]_8\(0)
    );
tx_cfg_scr_enable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => tx_cfg_scr_enable_i_2_n_0,
      I3 => \tx_cfg_cs_reg[1]\(0),
      I4 => tx_cfg_scr,
      O => \s_axi_wdata[0]_1\
    );
tx_cfg_scr_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(1),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(2),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      O => tx_cfg_scr_enable_i_2_n_0
    );
tx_cfg_sticky_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => bank0_write(1),
      I2 => \tx_cfg_cs_reg[1]\(0),
      I3 => tx_cfg_reset_i_reg,
      O => s_axi_wdata_1_sn_1
    );
\tx_cfg_subclass[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_cfg_octets_per_frame_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => \tx_cfg_lid0_reg[0]\,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      I5 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[3]_1\(0)
    );
tx_cfg_support_lane_sync_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \tx_cfg_did_reg[7]\,
      I2 => tx_cfg_support_lane_sync_i_2_n_0,
      I3 => \tx_cfg_cs_reg[1]\(0),
      I4 => support_lane_sync,
      O => \s_axi_wdata[0]_0\
    );
tx_cfg_support_lane_sync_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(2),
      I1 => \IP2Bus_Data_reg[26]\(4),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => Bus2IP_WrCE,
      O => tx_cfg_support_lane_sync_i_2_n_0
    );
tx_cfg_sysref_always_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => bank0_write(4),
      I2 => \tx_cfg_cs_reg[1]\(0),
      I3 => p_30_in(0),
      O => \s_axi_wdata[0]_2\
    );
tx_cfg_sysref_always_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[26]\(0),
      I1 => Bus2IP_WrCE,
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => \IP2Bus_Data_reg[26]\(4),
      I4 => \tx_cfg_did_reg[7]\,
      I5 => \IP2Bus_Data_reg[26]\(2),
      O => bank0_write(4)
    );
tx_cfg_sysref_resync_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => bank0_write(4),
      I2 => \tx_cfg_cs_reg[1]\(2),
      I3 => p_30_in(5),
      O => \s_axi_wdata[16]\
    );
\tx_cfg_test_modes[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \tx_sysref_delay_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(0),
      I2 => \IP2Bus_Data_reg[26]\(1),
      I3 => Bus2IP_WrCE,
      I4 => \tx_cfg_cs_reg[1]\(0),
      O => \bus2ip_addr_reg_reg[2]_5\(0)
    );
\tx_sysref_delay[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \tx_sysref_delay_reg[0]\,
      I1 => \IP2Bus_Data_reg[26]\(1),
      I2 => Bus2IP_WrCE,
      I3 => \IP2Bus_Data_reg[26]\(0),
      I4 => \tx_cfg_cs_reg[1]\(1),
      O => \bus2ip_addr_reg_reg[3]_2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_counter_f is
  port (
    cs_ce_ld_enable_i : out STD_LOGIC;
    \DATA_PHASE_WDT.data_timeout_reg\ : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]\ : out STD_LOGIC;
    s_axi_wvalid_0 : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]_0\ : out STD_LOGIC;
    \DATA_PHASE_WDT.timeout_i\ : out STD_LOGIC;
    counter_en_i : in STD_LOGIC;
    data_timeout : in STD_LOGIC;
    IP2Bus_RdAck : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \icount_out_reg[6]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_counter_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_counter_f is
  signal \^data_phase_wdt.timeout_i\ : STD_LOGIC;
  signal \^cs_ce_ld_enable_i\ : STD_LOGIC;
  signal \icount_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \icount_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \icount_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \icount_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[6]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of counter_en_reg_i_3 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of counter_en_reg_i_4 : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of counter_en_reg_i_6 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \icount_out[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \icount_out[2]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \icount_out[3]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \icount_out[4]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \icount_out[5]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \icount_out[6]_i_2\ : label is "soft_lutpair301";
begin
  \DATA_PHASE_WDT.timeout_i\ <= \^data_phase_wdt.timeout_i\;
  cs_ce_ld_enable_i <= \^cs_ce_ld_enable_i\;
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009810"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_axi_arvalid,
      I3 => s_axi_wvalid,
      I4 => Q(2),
      O => \^cs_ce_ld_enable_i\
    );
counter_en_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \FSM_sequential_access_cs_reg[1]\
    );
counter_en_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_arvalid,
      I2 => Q(0),
      I3 => Q(1),
      O => s_axi_wvalid_0
    );
counter_en_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF10F00FFF10F0F"
    )
        port map (
      I0 => data_timeout,
      I1 => IP2Bus_RdAck,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => s_axi_awvalid,
      O => \DATA_PHASE_WDT.data_timeout_reg\
    );
counter_en_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \FSM_sequential_access_cs_reg[1]_0\
    );
\icount_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44000050FFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => s_axi_wvalid,
      I2 => s_axi_arvalid,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \icount_out_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\icount_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBBE"
    )
        port map (
      I0 => \^cs_ce_ld_enable_i\,
      I1 => counter_en_i,
      I2 => \icount_out_reg_n_0_[0]\,
      I3 => \icount_out_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\icount_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => \^cs_ce_ld_enable_i\,
      I1 => \icount_out_reg_n_0_[2]\,
      I2 => \icount_out_reg_n_0_[1]\,
      I3 => \icount_out[4]_i_2_n_0\,
      O => p_1_in(2)
    );
\icount_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7EFF81"
    )
        port map (
      I0 => \icount_out[4]_i_2_n_0\,
      I1 => \icount_out_reg_n_0_[1]\,
      I2 => \icount_out_reg_n_0_[2]\,
      I3 => \^cs_ce_ld_enable_i\,
      I4 => \icount_out_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\icount_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFEFFFF8001"
    )
        port map (
      I0 => \icount_out[4]_i_2_n_0\,
      I1 => \icount_out_reg_n_0_[1]\,
      I2 => \icount_out_reg_n_0_[2]\,
      I3 => \icount_out_reg_n_0_[3]\,
      I4 => \^cs_ce_ld_enable_i\,
      I5 => \icount_out_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\icount_out[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \icount_out_reg_n_0_[1]\,
      I1 => counter_en_i,
      I2 => \icount_out_reg_n_0_[0]\,
      O => \icount_out[4]_i_2_n_0\
    );
\icount_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEEB"
    )
        port map (
      I0 => \^cs_ce_ld_enable_i\,
      I1 => \icount_out_reg_n_0_[5]\,
      I2 => \icount_out_reg_n_0_[4]\,
      I3 => \icount_out[6]_i_3_n_0\,
      O => p_1_in(5)
    );
\icount_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007E81"
    )
        port map (
      I0 => \icount_out[6]_i_3_n_0\,
      I1 => \icount_out_reg_n_0_[4]\,
      I2 => \icount_out_reg_n_0_[5]\,
      I3 => \icount_out_reg_n_0_[6]\,
      I4 => \^cs_ce_ld_enable_i\,
      O => p_1_in(6)
    );
\icount_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFE"
    )
        port map (
      I0 => \icount_out[4]_i_2_n_0\,
      I1 => \icount_out_reg_n_0_[1]\,
      I2 => \icount_out_reg_n_0_[2]\,
      I3 => \icount_out_reg_n_0_[3]\,
      I4 => \icount_out_reg_n_0_[4]\,
      O => \icount_out[6]_i_3_n_0\
    );
\icount_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E222222E"
    )
        port map (
      I0 => \^data_phase_wdt.timeout_i\,
      I1 => \icount_out_reg[6]_0\,
      I2 => \icount_out_reg_n_0_[6]\,
      I3 => \icount_out_reg_n_0_[5]\,
      I4 => \icount_out[7]_i_2_n_0\,
      I5 => \^cs_ce_ld_enable_i\,
      O => \icount_out[7]_i_1_n_0\
    );
\icount_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFE"
    )
        port map (
      I0 => \icount_out[4]_i_2_n_0\,
      I1 => \icount_out_reg_n_0_[1]\,
      I2 => \icount_out_reg_n_0_[2]\,
      I3 => \icount_out_reg_n_0_[3]\,
      I4 => \icount_out_reg_n_0_[4]\,
      I5 => \icount_out_reg_n_0_[5]\,
      O => \icount_out[7]_i_2_n_0\
    );
\icount_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(0),
      Q => \icount_out_reg_n_0_[0]\,
      R => '0'
    );
\icount_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(1),
      Q => \icount_out_reg_n_0_[1]\,
      R => '0'
    );
\icount_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(2),
      Q => \icount_out_reg_n_0_[2]\,
      R => '0'
    );
\icount_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(3),
      Q => \icount_out_reg_n_0_[3]\,
      R => '0'
    );
\icount_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(4),
      Q => \icount_out_reg_n_0_[4]\,
      R => '0'
    );
\icount_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(5),
      Q => \icount_out_reg_n_0_[5]\,
      R => '0'
    );
\icount_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[6]_0\,
      D => p_1_in(6),
      Q => \icount_out_reg_n_0_[6]\,
      R => '0'
    );
\icount_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \icount_out[7]_i_1_n_0\,
      Q => \^data_phase_wdt.timeout_i\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "ASYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[3]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[4]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(4);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
\arststages_ff_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(2),
      PRE => src_arst,
      Q => arststages_ff(3)
    );
\arststages_ff_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(3),
      PRE => src_arst,
      Q => arststages_ff(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_counters_32 is
  port (
    got_sync_reg_0 : out STD_LOGIC;
    sysref_captured : out STD_LOGIC;
    start_of_frame : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \strobe_dataxy_reg[0]_0\ : out STD_LOGIC;
    \strobe_dataxy_reg[1]_0\ : out STD_LOGIC;
    \strobe_dataxy_reg[2]_0\ : out STD_LOGIC;
    \strobe_dataxy_reg[3]_0\ : out STD_LOGIC;
    sync_r2_reg_0 : out STD_LOGIC;
    \cfg_count_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \cfg_count_reg[3]_1\ : out STD_LOGIC;
    \cfg_count_reg[2]_0\ : out STD_LOGIC;
    \cfg_count_reg[3]_2\ : out STD_LOGIC;
    \cfg_count_reg[2]_1\ : out STD_LOGIC;
    \cfg_count_reg[3]_3\ : out STD_LOGIC;
    \cfg_count_reg[2]_2\ : out STD_LOGIC;
    \cfg_count_reg[3]_4\ : out STD_LOGIC;
    \cfg_count_reg[2]_3\ : out STD_LOGIC;
    \cfg_count_reg[3]_5\ : out STD_LOGIC;
    \cfg_count_reg[2]_4\ : out STD_LOGIC;
    \cfg_count_reg[3]_6\ : out STD_LOGIC;
    \cfg_count_reg[3]_7\ : out STD_LOGIC;
    \cfg_count_reg[3]_8\ : out STD_LOGIC;
    \cfg_count_reg[3]_9\ : out STD_LOGIC;
    \cfg_count_reg[2]_5\ : out STD_LOGIC;
    \cfg_count_reg[3]_10\ : out STD_LOGIC;
    \cfg_count_reg[3]_11\ : out STD_LOGIC;
    \cfg_count_reg[3]_12\ : out STD_LOGIC;
    \cfg_count_reg[3]_13\ : out STD_LOGIC;
    \cfg_count_reg[3]_14\ : out STD_LOGIC;
    \cfg_count_reg[3]_15\ : out STD_LOGIC;
    \cfg_count_reg[3]_16\ : out STD_LOGIC;
    \cfg_count_reg[3]_17\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \strobe_user_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_multiframe_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    start_of_multiframe : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \txdatain_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \txdatain_i_reg[63]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \txdatain_i_reg[95]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \txdatain_i_reg[127]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    sync_combine : in STD_LOGIC;
    rst : in STD_LOGIC;
    subclass : in STD_LOGIC_VECTOR ( 1 downto 0 );
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    multi_frames : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sysref_always : in STD_LOGIC;
    tx_cfg_f : in STD_LOGIC_VECTOR ( 7 downto 0 );
    octets_per_multi : in STD_LOGIC_VECTOR ( 9 downto 0 );
    txready : in STD_LOGIC;
    sysref_resync : in STD_LOGIC;
    tx_cfg_phadj : in STD_LOGIC;
    tx_cfg_m : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_did : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_adjcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_n : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_np : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_s : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_k : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \link_cfg_data_r_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_cf : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_res1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_res2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \link_cfg_data_r_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_cs : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_cfg_scr : in STD_LOGIC;
    tx_cfg_hd : in STD_LOGIC;
    tx_cfg_adjdir : in STD_LOGIC;
    sysref_in : in STD_LOGIC;
    lmfc_pulse_delay : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_seq_data_reg[31]\ : in STD_LOGIC_VECTOR ( 127 downto 0 );
    \link_cfg_lane[3]2\ : in STD_LOGIC;
    tx_cfg_lid0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \init_seq_data_reg[2]\ : in STD_LOGIC;
    \init_seq_data_reg[3]\ : in STD_LOGIC;
    \init_seq_data_reg[4]\ : in STD_LOGIC;
    \init_seq_data_reg[5]\ : in STD_LOGIC;
    \init_seq_data_reg[6]\ : in STD_LOGIC;
    \link_cfg_lane[3]23_out\ : in STD_LOGIC;
    \p_0_in1_in__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \init_seq_data_reg[10]\ : in STD_LOGIC;
    \init_seq_data_reg[11]\ : in STD_LOGIC;
    \init_seq_data_reg[12]\ : in STD_LOGIC;
    \init_seq_data_reg[13]\ : in STD_LOGIC;
    \init_seq_data_reg[14]\ : in STD_LOGIC;
    \link_cfg_lane[3]26_out\ : in STD_LOGIC;
    \init_seq_data_reg[16]\ : in STD_LOGIC;
    \init_seq_data_reg[17]\ : in STD_LOGIC;
    \init_seq_data_reg[18]\ : in STD_LOGIC;
    \init_seq_data_reg[18]_0\ : in STD_LOGIC;
    \init_seq_data_reg[19]\ : in STD_LOGIC;
    \init_seq_data_reg[19]_0\ : in STD_LOGIC;
    \init_seq_data_reg[20]\ : in STD_LOGIC;
    \init_seq_data_reg[20]_0\ : in STD_LOGIC;
    \init_seq_data_reg[21]\ : in STD_LOGIC;
    \init_seq_data_reg[21]_0\ : in STD_LOGIC;
    \init_seq_data_reg[22]\ : in STD_LOGIC;
    \init_seq_data_reg[22]_0\ : in STD_LOGIC;
    \init_seq_data_reg[23]\ : in STD_LOGIC;
    \link_cfg_lane[3]29_out\ : in STD_LOGIC;
    \init_seq_data_reg[24]\ : in STD_LOGIC;
    \init_seq_data_reg[25]\ : in STD_LOGIC;
    \init_seq_data_reg[26]\ : in STD_LOGIC;
    \init_seq_data_reg[26]_0\ : in STD_LOGIC;
    \init_seq_data_reg[27]\ : in STD_LOGIC;
    \init_seq_data_reg[27]_0\ : in STD_LOGIC;
    \init_seq_data_reg[28]\ : in STD_LOGIC;
    \init_seq_data_reg[28]_0\ : in STD_LOGIC;
    \init_seq_data_reg[29]\ : in STD_LOGIC;
    \init_seq_data_reg[29]_0\ : in STD_LOGIC;
    \init_seq_data_reg[30]\ : in STD_LOGIC;
    \init_seq_data_reg[30]_0\ : in STD_LOGIC;
    \init_seq_data_reg[31]_0\ : in STD_LOGIC;
    tx_cfg_lid1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data_reg[2]_0\ : in STD_LOGIC;
    \init_seq_data_reg[3]_0\ : in STD_LOGIC;
    \init_seq_data_reg[4]_0\ : in STD_LOGIC;
    \init_seq_data_reg[5]_0\ : in STD_LOGIC;
    \init_seq_data_reg[6]_0\ : in STD_LOGIC;
    \init_seq_data_reg[10]_0\ : in STD_LOGIC;
    \init_seq_data_reg[11]_0\ : in STD_LOGIC;
    \init_seq_data_reg[12]_0\ : in STD_LOGIC;
    \init_seq_data_reg[13]_0\ : in STD_LOGIC;
    \init_seq_data_reg[14]_0\ : in STD_LOGIC;
    \init_seq_data_reg[18]_1\ : in STD_LOGIC;
    \init_seq_data_reg[19]_1\ : in STD_LOGIC;
    \init_seq_data_reg[20]_1\ : in STD_LOGIC;
    \init_seq_data_reg[21]_1\ : in STD_LOGIC;
    \init_seq_data_reg[22]_1\ : in STD_LOGIC;
    \init_seq_data_reg[26]_1\ : in STD_LOGIC;
    \init_seq_data_reg[27]_1\ : in STD_LOGIC;
    \init_seq_data_reg[28]_1\ : in STD_LOGIC;
    \init_seq_data_reg[29]_1\ : in STD_LOGIC;
    \init_seq_data_reg[30]_1\ : in STD_LOGIC;
    tx_cfg_lid2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data_reg[2]_1\ : in STD_LOGIC;
    \init_seq_data_reg[3]_1\ : in STD_LOGIC;
    \init_seq_data_reg[4]_1\ : in STD_LOGIC;
    \init_seq_data_reg[5]_1\ : in STD_LOGIC;
    \init_seq_data_reg[6]_1\ : in STD_LOGIC;
    \init_seq_data_reg[10]_1\ : in STD_LOGIC;
    \init_seq_data_reg[11]_1\ : in STD_LOGIC;
    \init_seq_data_reg[12]_1\ : in STD_LOGIC;
    \init_seq_data_reg[13]_1\ : in STD_LOGIC;
    \init_seq_data_reg[14]_1\ : in STD_LOGIC;
    \init_seq_data_reg[18]_2\ : in STD_LOGIC;
    \init_seq_data_reg[19]_2\ : in STD_LOGIC;
    \init_seq_data_reg[20]_2\ : in STD_LOGIC;
    \init_seq_data_reg[21]_2\ : in STD_LOGIC;
    \init_seq_data_reg[22]_2\ : in STD_LOGIC;
    \init_seq_data_reg[26]_2\ : in STD_LOGIC;
    \init_seq_data_reg[27]_2\ : in STD_LOGIC;
    \init_seq_data_reg[28]_2\ : in STD_LOGIC;
    \init_seq_data_reg[29]_2\ : in STD_LOGIC;
    \init_seq_data_reg[30]_2\ : in STD_LOGIC;
    tx_cfg_lid3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data_reg[2]_2\ : in STD_LOGIC;
    \init_seq_data_reg[3]_2\ : in STD_LOGIC;
    \init_seq_data_reg[4]_2\ : in STD_LOGIC;
    \init_seq_data_reg[5]_2\ : in STD_LOGIC;
    \init_seq_data_reg[6]_2\ : in STD_LOGIC;
    \init_seq_data_reg[10]_2\ : in STD_LOGIC;
    \init_seq_data_reg[11]_2\ : in STD_LOGIC;
    \init_seq_data_reg[12]_2\ : in STD_LOGIC;
    \init_seq_data_reg[13]_2\ : in STD_LOGIC;
    \init_seq_data_reg[14]_2\ : in STD_LOGIC;
    \init_seq_data_reg[18]_3\ : in STD_LOGIC;
    \init_seq_data_reg[19]_3\ : in STD_LOGIC;
    \init_seq_data_reg[20]_3\ : in STD_LOGIC;
    \init_seq_data_reg[21]_3\ : in STD_LOGIC;
    \init_seq_data_reg[22]_3\ : in STD_LOGIC;
    \init_seq_data_reg[26]_3\ : in STD_LOGIC;
    \init_seq_data_reg[27]_3\ : in STD_LOGIC;
    \init_seq_data_reg[28]_3\ : in STD_LOGIC;
    \init_seq_data_reg[29]_3\ : in STD_LOGIC;
    \init_seq_data_reg[30]_3\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_counters_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_counters_32 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \cfg_count_r2[0]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[1]_i_2_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[2]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[4]_i_2_n_0\ : STD_LOGIC;
  signal \cfg_count_r2[4]_i_3_n_0\ : STD_LOGIC;
  signal \cfg_count_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \cfg_count_r2_reg_n_0_[1]\ : STD_LOGIC;
  signal \cfg_count_r2_reg_n_0_[2]\ : STD_LOGIC;
  signal \cfg_count_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal \cfg_count_r2_reg_n_0_[4]\ : STD_LOGIC;
  signal cfg_count_r3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cst_hold : STD_LOGIC;
  signal dat_count : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dat_count_r2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dat_count_r2[0]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[2]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[4]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[5]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[6]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_1_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_2_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_3_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_4_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_5_n_0\ : STD_LOGIC;
  signal \dat_count_r2[7]_i_6_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \dat_count_r4_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal data00 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data10 : STD_LOGIC;
  signal data11 : STD_LOGIC;
  signal data12 : STD_LOGIC;
  signal data13 : STD_LOGIC;
  signal data14 : STD_LOGIC;
  signal data15 : STD_LOGIC;
  signal \data1__0\ : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal data8 : STD_LOGIC;
  signal data9 : STD_LOGIC;
  signal \frame_count[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[0][0]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_7_n_0\ : STD_LOGIC;
  signal \frame_count[0][1]_i_8_n_0\ : STD_LOGIC;
  signal \frame_count[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count[1][1]_i_7_n_0\ : STD_LOGIC;
  signal \frame_count[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[1][2]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[1][2]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[2][0]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_7_n_0\ : STD_LOGIC;
  signal \frame_count[2][1]_i_8_n_0\ : STD_LOGIC;
  signal \frame_count[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][2]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[2][2]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[2][2]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[3][0]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[3][0]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[3][1]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[3][1]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count[3][7]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count_reg[0]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \frame_count_reg[1]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \frame_count_reg[2]_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \frame_count_reg[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_reg[3]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_count_terminate0 : STD_LOGIC;
  signal frame_count_terminate00_out : STD_LOGIC;
  signal frame_count_terminate01_out : STD_LOGIC;
  signal frame_count_terminate02_out : STD_LOGIC;
  signal frame_count_terminate03_out : STD_LOGIC;
  signal \frame_count_terminate[11]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[11]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[11]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[12]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[12]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[12]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[12]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[12]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[13]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[13]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[13]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[13]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[13]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_10_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_11_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_12_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_7_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_8_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[14]_i_9_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[15]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[15]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[15]_i_4_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[15]_i_5_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[15]_i_6_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[3]_i_1_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[3]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[3]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[7]_i_2_n_0\ : STD_LOGIC;
  signal \frame_count_terminate[7]_i_3_n_0\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_count_terminate_reg_n_0_[7]\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32/data1\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal got_sync_i_1_n_0 : STD_LOGIC;
  signal got_sync_i_2_n_0 : STD_LOGIC;
  signal got_sync_i_3_n_0 : STD_LOGIC;
  signal got_sync_i_5_n_0 : STD_LOGIC;
  signal got_sync_r : STD_LOGIC;
  signal \^got_sync_reg_0\ : STD_LOGIC;
  signal got_sysref_r : STD_LOGIC;
  signal got_sysref_r_i_1_n_0 : STD_LOGIC;
  signal ila_done : STD_LOGIC;
  signal ila_done_i_1_n_0 : STD_LOGIC;
  signal ila_done_i_2_n_0 : STD_LOGIC;
  signal ila_two : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ila_two[0]_i_1_n_0\ : STD_LOGIC;
  signal \ila_two[1]_i_1_n_0\ : STD_LOGIC;
  signal \ila_two[1]_i_2_n_0\ : STD_LOGIC;
  signal \ila_two[1]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[10]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[12]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[13]_i_7_n_0\ : STD_LOGIC;
  signal \init_seq_data[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[17]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[18]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[18]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[20]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[21]_i_7_n_0\ : STD_LOGIC;
  signal \init_seq_data[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[22]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[22]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[23]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[25]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[26]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[26]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[29]_i_7_n_0\ : STD_LOGIC;
  signal \init_seq_data[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[30]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \init_seq_data[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \init_seq_data[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \init_seq_data[9]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[10]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[10]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[10]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[11]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[11]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[12]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[12]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[12]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[13]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[13]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[14]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[14]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[14]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[15]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[15]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[16]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[16]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[16]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[17]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[17]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[17]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[17]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[18]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[18]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[18]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[18]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[19]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[19]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[19]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[20]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[20]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[20]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[20]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[21]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[21]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[21]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[21]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[22]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[22]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[22]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[22]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[23]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[23]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[23]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[23]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[24]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[24]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[24]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[24]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[25]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[25]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[25]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[25]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[26]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[26]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[26]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[26]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[27]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[27]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[27]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[27]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[28]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[28]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[28]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[28]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[29]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[29]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[29]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[29]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[30]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[30]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[30]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[30]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[31]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[31]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[31]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[31]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_8_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[7]_i_9_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[9]_i_4_n_0\ : STD_LOGIC;
  signal \link_cfg_data_r[9]_i_5_n_0\ : STD_LOGIC;
  signal m_count : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \m_count[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \m_count[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \m_count[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \m_count[0][9]_i_3_n_0\ : STD_LOGIC;
  signal \m_count[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \m_count[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[2][9]_i_3_n_0\ : STD_LOGIC;
  signal \m_count[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \m_count[3][9]_i_2_n_0\ : STD_LOGIC;
  signal \m_count[3][9]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_next[2]_4\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \m_count_next[3]_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_count_reg[0]_6\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \m_count_reg[1]_8\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \m_count_reg[2]_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \m_count_reg[3]_7\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal m_count_terminate0 : STD_LOGIC;
  signal m_count_terminate00_out : STD_LOGIC;
  signal m_count_terminate011_out : STD_LOGIC;
  signal m_count_terminate013_out : STD_LOGIC;
  signal m_count_terminate015_out : STD_LOGIC;
  signal m_count_terminate017_out : STD_LOGIC;
  signal m_count_terminate019_out : STD_LOGIC;
  signal m_count_terminate01_out : STD_LOGIC;
  signal m_count_terminate021_out : STD_LOGIC;
  signal m_count_terminate02_out : STD_LOGIC;
  signal m_count_terminate03_out : STD_LOGIC;
  signal m_count_terminate05_out : STD_LOGIC;
  signal m_count_terminate07_out : STD_LOGIC;
  signal m_count_terminate09_out : STD_LOGIC;
  signal \m_count_terminate[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[0]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_10_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[10]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[11]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[11]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[11]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[11]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[11]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[12]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[13]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_10_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_11_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_12_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[14]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[15]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[1]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_10_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_11_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[2]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[3]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[4]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[5]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_10_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_11_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_12_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[6]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[7]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_10_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_11_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_12_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_13_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_14_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate[8]_i_9_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_2_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_3_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_4_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_5_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_6_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_7_n_0\ : STD_LOGIC;
  signal \m_count_terminate[9]_i_8_n_0\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[12]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[13]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[14]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[15]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_count_terminate_reg_n_0_[9]\ : STD_LOGIC;
  signal mf_count0 : STD_LOGIC;
  signal \mf_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_1_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_6_n_0\ : STD_LOGIC;
  signal \mf_count[8]_i_7_n_0\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \mf_count_reg_n_0_[8]\ : STD_LOGIC;
  signal mfc_end : STD_LOGIC;
  signal mfc_end_i_1_n_0 : STD_LOGIC;
  signal mfc_rst : STD_LOGIC;
  signal mfc_rst0 : STD_LOGIC;
  signal mfc_rst_i_10_n_0 : STD_LOGIC;
  signal mfc_rst_i_11_n_0 : STD_LOGIC;
  signal mfc_rst_i_12_n_0 : STD_LOGIC;
  signal mfc_rst_i_2_n_0 : STD_LOGIC;
  signal mfc_rst_i_3_n_0 : STD_LOGIC;
  signal mfc_rst_i_4_n_0 : STD_LOGIC;
  signal mfc_rst_i_5_n_0 : STD_LOGIC;
  signal mfc_rst_i_6_n_0 : STD_LOGIC;
  signal mfc_rst_i_7_n_0 : STD_LOGIC;
  signal mfc_rst_i_8_n_0 : STD_LOGIC;
  signal mfc_rst_i_9_n_0 : STD_LOGIC;
  signal octets_per_frame_minus_4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of octets_per_frame_minus_4 : signal is std.standard.true;
  signal \octets_per_frame_minus_4[3]_i_1_n_0\ : STD_LOGIC;
  signal octets_per_frame_minus_4_reg0 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal octets_per_frame_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of octets_per_frame_r : signal is std.standard.true;
  signal octets_per_frame_small : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of octets_per_frame_small : signal is std.standard.true;
  signal \octets_per_frame_small[0]_i_1_n_0\ : STD_LOGIC;
  signal \octets_per_frame_small[1]_i_1_n_0\ : STD_LOGIC;
  signal \octets_per_frame_small[2]_i_1_n_0\ : STD_LOGIC;
  signal \octets_per_frame_small[3]_i_1_n_0\ : STD_LOGIC;
  signal octets_per_multi_m1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal octets_per_multi_minus_4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute DONT_TOUCH of octets_per_multi_minus_4 : signal is std.standard.true;
  signal \octets_per_multi_minus_4[2]_i_1_n_0\ : STD_LOGIC;
  signal \octets_per_multi_minus_4[7]_i_1_n_0\ : STD_LOGIC;
  signal \octets_per_multi_minus_4[9]_i_3_n_0\ : STD_LOGIC;
  signal octets_per_multi_minus_4_reg0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal \p_0_in1_in__0_0\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in9_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_7_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \pulse_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal sel00 : STD_LOGIC;
  signal \start_of_frame[0]_i_1_n_0\ : STD_LOGIC;
  signal \start_of_frame[1]_i_1_n_0\ : STD_LOGIC;
  signal \start_of_frame[2]_i_1_n_0\ : STD_LOGIC;
  signal \start_of_frame[3]_i_1_n_0\ : STD_LOGIC;
  signal start_of_frame_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal start_of_multiframe_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_align_sym : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_align_sym_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_align_sym_r4_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_align_sym_r4_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_align_sym_r4_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_align_sym_r4_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal strobe_cfg_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_cfg_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_cfg_r4_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r4_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r4_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r4_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \strobe_cfg_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_cfg_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_cfg_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_cfg_r_reg_n_0_[3]\ : STD_LOGIC;
  signal strobe_cfg_start : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_cnd : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_cnd[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cnd[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cnd[0]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cnd[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cnd[1]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_6_n_0\ : STD_LOGIC;
  signal \strobe_cnd[3]_i_7_n_0\ : STD_LOGIC;
  signal strobe_cnd_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_cnd_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_cnd_reg_n_0_[1]\ : STD_LOGIC;
  signal strobe_cst : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_cst[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_cst[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cst[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cst[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cst[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_cst[3]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_cst[3]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_cst[3]_i_5_n_0\ : STD_LOGIC;
  signal strobe_cst_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_cst_r4_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cst_r4_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cst_r4_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cst_r4_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_cst_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_cst_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \strobe_cst_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_cst_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_cst_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_cst_reg_n_0_[3]\ : STD_LOGIC;
  signal \strobe_dat_r4_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \strobe_dat_r4_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \strobe_dat_r4_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \strobe_dat_r4_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal strobe_dataxy : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_eof : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_eof0 : STD_LOGIC;
  signal strobe_eof03_out : STD_LOGIC;
  signal strobe_eof04_out : STD_LOGIC;
  signal strobe_eof05_out : STD_LOGIC;
  signal \strobe_eof[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eof[0]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eof[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eof[1]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eof[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eof[2]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eof[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eof[3]_i_3_n_0\ : STD_LOGIC;
  signal strobe_eof_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_eof_r4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_eof_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_eof_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_eof_r[2]_i_1_n_0\ : STD_LOGIC;
  signal strobe_eom : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal strobe_eom0 : STD_LOGIC;
  signal strobe_eom03_out : STD_LOGIC;
  signal strobe_eom04_out : STD_LOGIC;
  signal strobe_eom05_out : STD_LOGIC;
  signal \strobe_eom[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eom[0]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eom[0]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_eom[0]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_eom[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eom[1]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eom[1]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_eom[1]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_eom[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eom[2]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eom[2]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_eom[2]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_10_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_4_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_5_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_6_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_7_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_8_n_0\ : STD_LOGIC;
  signal \strobe_eom[3]_i_9_n_0\ : STD_LOGIC;
  signal \strobe_eom__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal strobe_eom_r4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_eom_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_eom_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_eom_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_eom_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_eom_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_eom_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_eom_r_reg_n_0_[3]\ : STD_LOGIC;
  signal strobe_go_r : STD_LOGIC;
  signal strobe_go_r2 : STD_LOGIC;
  signal strobe_go_r_i_1_n_0 : STD_LOGIC;
  signal strobe_ila_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_ila_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_ila_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_ila_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_sof[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_sof[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_sof[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_sof[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof[3]_i_2_n_0\ : STD_LOGIC;
  signal strobe_sof_r : STD_LOGIC;
  signal strobe_sof_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_sof_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_sof_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_sof_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_sof_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_sof_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \strobe_sof_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_sof_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_sof_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_sof_reg_n_0_[3]\ : STD_LOGIC;
  signal \strobe_som[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_som[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_som[2]_i_3_n_0\ : STD_LOGIC;
  signal \strobe_som[3]_i_1_n_0\ : STD_LOGIC;
  signal strobe_som_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_som_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_som_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_som_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_som_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_som_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_som_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_som_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_som_reg_n_0_[2]\ : STD_LOGIC;
  signal strobe_start_of_seq : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_start_of_seq_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_start_of_seq_r2[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r2[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r4_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r4_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r4_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \strobe_start_of_seq_r4_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \^strobe_user_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \strobe_usr_r2[0]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_usr_r2[1]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_usr_r2[2]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_usr_r2[3]_i_1_n_0\ : STD_LOGIC;
  signal \strobe_usr_r2[3]_i_2_n_0\ : STD_LOGIC;
  signal \strobe_usr_r2_reg_n_0_[0]\ : STD_LOGIC;
  signal \strobe_usr_r2_reg_n_0_[1]\ : STD_LOGIC;
  signal \strobe_usr_r2_reg_n_0_[2]\ : STD_LOGIC;
  signal \strobe_usr_r2_reg_n_0_[3]\ : STD_LOGIC;
  signal strobe_usr_r3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_usr_r4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_lost : STD_LOGIC;
  signal sync_r : STD_LOGIC;
  signal sync_r2 : STD_LOGIC;
  signal sync_r3 : STD_LOGIC;
  signal sysref_r : STD_LOGIC;
  signal sysref_r2 : STD_LOGIC;
  signal sysref_r2_i_4_n_0 : STD_LOGIC;
  signal sysref_r2_i_5_n_0 : STD_LOGIC;
  signal sysref_r2_i_6_n_0 : STD_LOGIC;
  signal sysref_r2_i_7_n_0 : STD_LOGIC;
  signal sysref_r2_reg_i_2_n_0 : STD_LOGIC;
  signal sysref_r2_reg_i_3_n_0 : STD_LOGIC;
  signal sysref_r3 : STD_LOGIC;
  signal sysref_r30 : STD_LOGIC;
  signal sysref_r40 : STD_LOGIC;
  signal sysref_r5_reg_srl2_n_0 : STD_LOGIC;
  signal sysref_r6 : STD_LOGIC;
  signal sysref_rst_r : STD_LOGIC;
  signal sysref_rst_r0 : STD_LOGIC;
  signal sysref_rst_r_i_2_n_0 : STD_LOGIC;
  signal txready_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cfg_count_r2[1]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \cfg_count_r2[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \cfg_count_r2[4]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dat_count_r2[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \dat_count_r2[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dat_count_r2[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dat_count_r2[7]_i_3\ : label is "soft_lutpair237";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dat_count_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name : string;
  attribute srl_name of \dat_count_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[0]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[1]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[2]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[3]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[4]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[4]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[4]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[5]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[5]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[5]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[6]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[6]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[6]_srl2 ";
  attribute srl_bus_name of \dat_count_r4_reg[7]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg ";
  attribute srl_name of \dat_count_r4_reg[7]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/dat_count_r4_reg[7]_srl2 ";
  attribute SOFT_HLUTNM of \frame_count[0][0]_i_4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \frame_count[0][3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \frame_count[0][4]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \frame_count[0][5]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \frame_count[1][1]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \frame_count[1][1]_i_7\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \frame_count[1][4]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \frame_count[1][5]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \frame_count[1][6]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \frame_count[2][1]_i_8\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \frame_count[2][4]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \frame_count[2][5]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \frame_count[2][6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \frame_count[3][7]_i_6\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \frame_count_terminate[12]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \frame_count_terminate[13]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \frame_count_terminate[13]_i_6\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \frame_count_terminate[14]_i_10\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \frame_count_terminate[14]_i_6\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \frame_count_terminate[14]_i_7\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of got_sync_i_3 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of got_sync_i_4 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of got_sysref_r_i_1 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of ila_done_i_1 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of ila_done_i_2 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ila_two[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ila_two[1]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \init_seq_data[10]_i_4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \init_seq_data[11]_i_4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \init_seq_data[12]_i_3__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \init_seq_data[12]_i_6\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_6\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_7\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \init_seq_data[14]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \init_seq_data[15]_i_2__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \init_seq_data[17]_i_2__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \init_seq_data[17]_i_4\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \init_seq_data[18]_i_4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \init_seq_data[19]_i_4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \init_seq_data[1]_i_2__2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \init_seq_data[1]_i_4\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \init_seq_data[20]_i_3__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \init_seq_data[20]_i_6\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_2__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_7\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \init_seq_data[22]_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \init_seq_data[22]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_2__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_6\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \init_seq_data[25]_i_2__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \init_seq_data[25]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \init_seq_data[26]_i_4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \init_seq_data[27]_i_4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \init_seq_data[28]_i_3__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \init_seq_data[28]_i_6\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_6\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_7\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \init_seq_data[31]_i_2__2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \init_seq_data[4]_i_3__2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \init_seq_data[5]_i_4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_2__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \init_seq_data[9]_i_2__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \init_seq_data[9]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \init_seq_k[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \init_seq_k[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \init_seq_k[2]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \init_seq_k[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \link_cfg_data_r[13]_i_5\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \link_cfg_data_r[14]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \link_cfg_data_r[16]_i_5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \link_cfg_data_r[17]_i_5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \link_cfg_data_r[18]_i_5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \link_cfg_data_r[19]_i_5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \link_cfg_data_r[20]_i_5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \link_cfg_data_r[21]_i_4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \link_cfg_data_r[21]_i_5\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \link_cfg_data_r[22]_i_4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \link_cfg_data_r[22]_i_5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \link_cfg_data_r[24]_i_4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \link_cfg_data_r[25]_i_4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \link_cfg_data_r[26]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \link_cfg_data_r[27]_i_4\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \link_cfg_data_r[28]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \link_cfg_data_r[29]_i_4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \link_cfg_data_r[30]_i_4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \link_cfg_data_r[31]_i_5\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \link_cfg_data_r[7]_i_7\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \m_count[0][0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_count[0][1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_count[0][2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \m_count[0][3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \m_count[0][5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_count[0][6]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \m_count[0][7]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \m_count[0][7]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \m_count[0][8]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_count[1][0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_count[1][4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \m_count[1][5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \m_count[1][6]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \m_count[2][2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \m_count[2][3]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \m_count[2][4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \m_count[2][5]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \m_count[2][6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \m_count[2][9]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \m_count[3][3]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \m_count[3][4]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \m_count[3][5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \m_count[3][6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_count[3][9]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_count_terminate[0]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \m_count_terminate[0]_i_7\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_count_terminate[10]_i_10\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \m_count_terminate[10]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \m_count_terminate[10]_i_6\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \m_count_terminate[10]_i_9\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \m_count_terminate[12]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \m_count_terminate[13]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_count_terminate[13]_i_5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \m_count_terminate[14]_i_10\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \m_count_terminate[14]_i_8\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_count_terminate[1]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \m_count_terminate[1]_i_8\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \m_count_terminate[2]_i_3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \m_count_terminate[2]_i_5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_count_terminate[4]_i_4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \m_count_terminate[5]_i_8\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_count_terminate[6]_i_10\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \m_count_terminate[6]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \m_count_terminate[6]_i_5\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \m_count_terminate[6]_i_8\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_count_terminate[8]_i_13\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \m_count_terminate[8]_i_14\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \m_count_terminate[8]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \m_count_terminate[9]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \m_count_terminate[9]_i_5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mf_count[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \mf_count[2]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \mf_count[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mf_count[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mf_count[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mf_count[8]_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \mf_count[8]_i_6\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of mfc_rst_i_7 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of mfc_rst_i_8 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \octets_per_frame_minus_4[3]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \octets_per_frame_minus_4[4]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \octets_per_frame_minus_4[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \octets_per_frame_minus_4[6]_i_1\ : label is "soft_lutpair174";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \octets_per_frame_minus_4_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_minus_4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_minus_4_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_r_reg[7]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_r_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_small_reg[0]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_small_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_small_reg[1]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_small_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_small_reg[2]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_small_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_frame_small_reg[3]\ : label is std.standard.true;
  attribute KEEP of \octets_per_frame_small_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[6]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[7]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[8]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \octets_per_multi_minus_4[9]_i_1\ : label is "soft_lutpair172";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[7]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[8]\ : label is "yes";
  attribute DONT_TOUCH of \octets_per_multi_minus_4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \octets_per_multi_minus_4_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \start_of_frame[0]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \start_of_frame[1]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \start_of_frame[2]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \start_of_frame[3]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \start_of_multiframe[0]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \start_of_multiframe[1]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \start_of_multiframe[2]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \start_of_multiframe[3]_INST_0\ : label is "soft_lutpair227";
  attribute srl_bus_name of \strobe_align_sym_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg ";
  attribute srl_name of \strobe_align_sym_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[0]_srl2 ";
  attribute srl_bus_name of \strobe_align_sym_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg ";
  attribute srl_name of \strobe_align_sym_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[1]_srl2 ";
  attribute srl_bus_name of \strobe_align_sym_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg ";
  attribute srl_name of \strobe_align_sym_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[2]_srl2 ";
  attribute srl_bus_name of \strobe_align_sym_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg ";
  attribute srl_name of \strobe_align_sym_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_align_sym_r4_reg[3]_srl2 ";
  attribute srl_bus_name of \strobe_cfg_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg ";
  attribute srl_name of \strobe_cfg_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg[0]_srl2 ";
  attribute srl_bus_name of \strobe_cfg_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg ";
  attribute srl_name of \strobe_cfg_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg[1]_srl2 ";
  attribute srl_bus_name of \strobe_cfg_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg ";
  attribute srl_name of \strobe_cfg_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg[2]_srl2 ";
  attribute srl_bus_name of \strobe_cfg_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg ";
  attribute srl_name of \strobe_cfg_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cfg_r4_reg[3]_srl2 ";
  attribute SOFT_HLUTNM of \strobe_cfg_r[1]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \strobe_cfg_r[2]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \strobe_cfg_r[2]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \strobe_cfg_r[3]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \strobe_cfg_r[3]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \strobe_cfg_r[3]_i_5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \strobe_cfg_r[3]_i_7\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \strobe_cnd[0]_i_3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \strobe_cnd[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \strobe_cnd[1]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \strobe_cnd[3]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \strobe_cnd[3]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \strobe_cnd[3]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \strobe_cnd[3]_i_5\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \strobe_cst[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \strobe_cst[0]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \strobe_cst[1]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \strobe_cst[2]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \strobe_cst[3]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \strobe_cst[3]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \strobe_cst[3]_i_5\ : label is "soft_lutpair185";
  attribute srl_bus_name of \strobe_cst_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg ";
  attribute srl_name of \strobe_cst_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg[0]_srl2 ";
  attribute srl_bus_name of \strobe_cst_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg ";
  attribute srl_name of \strobe_cst_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg[1]_srl2 ";
  attribute srl_bus_name of \strobe_cst_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg ";
  attribute srl_name of \strobe_cst_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg[2]_srl2 ";
  attribute srl_bus_name of \strobe_cst_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg ";
  attribute srl_name of \strobe_cst_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_cst_r4_reg[3]_srl2 ";
  attribute srl_bus_name of \strobe_dat_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg ";
  attribute srl_name of \strobe_dat_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg[0]_srl3 ";
  attribute srl_bus_name of \strobe_dat_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg ";
  attribute srl_name of \strobe_dat_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg[1]_srl3 ";
  attribute srl_bus_name of \strobe_dat_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg ";
  attribute srl_name of \strobe_dat_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg[2]_srl3 ";
  attribute srl_bus_name of \strobe_dat_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg ";
  attribute srl_name of \strobe_dat_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_dat_r4_reg[3]_srl3 ";
  attribute srl_bus_name of \strobe_eof_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg ";
  attribute srl_name of \strobe_eof_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg[0]_srl3 ";
  attribute srl_bus_name of \strobe_eof_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg ";
  attribute srl_name of \strobe_eof_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg[1]_srl3 ";
  attribute srl_bus_name of \strobe_eof_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg ";
  attribute srl_name of \strobe_eof_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg[2]_srl3 ";
  attribute srl_bus_name of \strobe_eof_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg ";
  attribute srl_name of \strobe_eof_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eof_r4_reg[3]_srl3 ";
  attribute SOFT_HLUTNM of \strobe_eof_r[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \strobe_eom[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \strobe_eom[3]_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \strobe_eom[3]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \strobe_eom[3]_i_9\ : label is "soft_lutpair170";
  attribute srl_bus_name of \strobe_eom_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg ";
  attribute srl_name of \strobe_eom_r4_reg[0]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg[0]_srl3 ";
  attribute srl_bus_name of \strobe_eom_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg ";
  attribute srl_name of \strobe_eom_r4_reg[1]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg[1]_srl3 ";
  attribute srl_bus_name of \strobe_eom_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg ";
  attribute srl_name of \strobe_eom_r4_reg[2]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg[2]_srl3 ";
  attribute srl_bus_name of \strobe_eom_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg ";
  attribute srl_name of \strobe_eom_r4_reg[3]_srl3\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_eom_r4_reg[3]_srl3 ";
  attribute SOFT_HLUTNM of \strobe_ila_r[3]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \strobe_ila_r[3]_i_3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \strobe_sof[0]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \strobe_sof[1]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \strobe_sof[2]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \strobe_sof[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \strobe_sof_r[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \strobe_sof_r[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \strobe_som[2]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \strobe_som_r[0]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \strobe_som_r[1]_i_2\ : label is "soft_lutpair156";
  attribute srl_bus_name of \strobe_start_of_seq_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg ";
  attribute srl_name of \strobe_start_of_seq_r4_reg[0]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[0]_srl2 ";
  attribute srl_bus_name of \strobe_start_of_seq_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg ";
  attribute srl_name of \strobe_start_of_seq_r4_reg[1]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[1]_srl2 ";
  attribute srl_bus_name of \strobe_start_of_seq_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg ";
  attribute srl_name of \strobe_start_of_seq_r4_reg[2]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[2]_srl2 ";
  attribute srl_bus_name of \strobe_start_of_seq_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg ";
  attribute srl_name of \strobe_start_of_seq_r4_reg[3]_srl2\ : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/strobe_start_of_seq_r4_reg[3]_srl2 ";
  attribute SOFT_HLUTNM of sysref_captured_INST_0 : label is "soft_lutpair241";
  attribute srl_name of sysref_r5_reg_srl2 : label is "inst/i_system_jesd204_0_0/\i_tx/i_tx_counters_32/sysref_r5_reg_srl2 ";
  attribute SOFT_HLUTNM of sysref_r5_reg_srl2_i_1 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of txready_i_1 : label is "soft_lutpair199";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  got_sync_reg_0 <= \^got_sync_reg_0\;
  \strobe_user_reg[3]_0\(3 downto 0) <= \^strobe_user_reg[3]_0\(3 downto 0);
\cfg_count_r2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \cfg_count_r2[4]_i_3_n_0\,
      I1 => \strobe_cst_r_reg_n_0_[0]\,
      I2 => p_7_in,
      I3 => p_12_in,
      I4 => \cfg_count_r2[1]_i_2_n_0\,
      I5 => \cfg_count_r2_reg_n_0_[0]\,
      O => \cfg_count_r2[0]_i_1_n_0\
    );
\cfg_count_r2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8AAA8A8"
    )
        port map (
      I0 => \cfg_count_r2[4]_i_3_n_0\,
      I1 => p_12_in,
      I2 => p_7_in,
      I3 => \cfg_count_r2[1]_i_2_n_0\,
      I4 => \cfg_count_r2_reg_n_0_[1]\,
      I5 => \strobe_cst_r_reg_n_0_[0]\,
      O => \cfg_count_r2[1]_i_1_n_0\
    );
\cfg_count_r2[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cst_hold,
      I1 => \strobe_cst_r_reg_n_0_[3]\,
      O => \cfg_count_r2[1]_i_2_n_0\
    );
\cfg_count_r2[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cfg_count_r2_reg_n_0_[2]\,
      O => \cfg_count_r2[2]_i_1_n_0\
    );
\cfg_count_r2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cfg_count_r2_reg_n_0_[2]\,
      I1 => \cfg_count_r2_reg_n_0_[3]\,
      O => \cfg_count_r2[3]_i_1_n_0\
    );
\cfg_count_r2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \cfg_count_r2[4]_i_3_n_0\,
      I1 => cst_hold,
      I2 => p_12_in,
      I3 => p_7_in,
      I4 => \strobe_cst_r_reg_n_0_[0]\,
      I5 => \strobe_cst_r_reg_n_0_[3]\,
      O => \cfg_count_r2[4]_i_1_n_0\
    );
\cfg_count_r2[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cfg_count_r2_reg_n_0_[2]\,
      I1 => \cfg_count_r2_reg_n_0_[3]\,
      I2 => \cfg_count_r2_reg_n_0_[4]\,
      O => \cfg_count_r2[4]_i_2_n_0\
    );
\cfg_count_r2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => rst,
      I1 => \strobe_cfg_r_reg_n_0_[1]\,
      I2 => \strobe_cfg_r_reg_n_0_[0]\,
      I3 => \strobe_cfg_r_reg_n_0_[3]\,
      I4 => \strobe_cfg_r_reg_n_0_[2]\,
      I5 => \strobe_cfg_r[3]_i_7_n_0\,
      O => \cfg_count_r2[4]_i_3_n_0\
    );
\cfg_count_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2[0]_i_1_n_0\,
      Q => \cfg_count_r2_reg_n_0_[0]\,
      R => '0'
    );
\cfg_count_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2[1]_i_1_n_0\,
      Q => \cfg_count_r2_reg_n_0_[1]\,
      R => '0'
    );
\cfg_count_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2[2]_i_1_n_0\,
      Q => \cfg_count_r2_reg_n_0_[2]\,
      R => \cfg_count_r2[4]_i_1_n_0\
    );
\cfg_count_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2[3]_i_1_n_0\,
      Q => \cfg_count_r2_reg_n_0_[3]\,
      R => \cfg_count_r2[4]_i_1_n_0\
    );
\cfg_count_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2[4]_i_2_n_0\,
      Q => \cfg_count_r2_reg_n_0_[4]\,
      R => \cfg_count_r2[4]_i_1_n_0\
    );
\cfg_count_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2_reg_n_0_[0]\,
      Q => cfg_count_r3(0),
      R => '0'
    );
\cfg_count_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2_reg_n_0_[1]\,
      Q => cfg_count_r3(1),
      R => '0'
    );
\cfg_count_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2_reg_n_0_[2]\,
      Q => cfg_count_r3(2),
      R => '0'
    );
\cfg_count_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2_reg_n_0_[3]\,
      Q => cfg_count_r3(3),
      R => '0'
    );
\cfg_count_r3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_count_r2_reg_n_0_[4]\,
      Q => cfg_count_r3(4),
      R => '0'
    );
\cfg_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count_r3(0),
      Q => \^q\(0),
      R => '0'
    );
\cfg_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count_r3(1),
      Q => \^q\(1),
      R => '0'
    );
\cfg_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count_r3(2),
      Q => \^q\(2),
      R => '0'
    );
\cfg_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count_r3(3),
      Q => \^q\(3),
      R => '0'
    );
\cfg_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count_r3(4),
      Q => \^q\(4),
      R => '0'
    );
cst_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r_reg_n_0_[3]\,
      Q => cst_hold,
      R => '0'
    );
\dat_count_r2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACCCACCCFCCCECC"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => dat_count_r2(0),
      I2 => strobe_go_r2,
      I3 => strobe_go_r,
      I4 => p_0_in5_in,
      I5 => p_0_in3_in,
      O => \dat_count_r2[0]_i_1_n_0\
    );
\dat_count_r2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFCCCCCCF4CC"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => dat_count_r2(1),
      I2 => p_0_in1_in,
      I3 => strobe_go_r,
      I4 => strobe_go_r2,
      I5 => p_0_in3_in,
      O => \dat_count_r2[1]_i_1_n_0\
    );
\dat_count_r2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F555F555F555D5"
    )
        port map (
      I0 => dat_count_r2(2),
      I1 => p_0_in5_in,
      I2 => strobe_go_r,
      I3 => strobe_go_r2,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \dat_count_r2[2]_i_1_n_0\
    );
\dat_count_r2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => dat_count_r2(3),
      I1 => dat_count_r2(2),
      I2 => \dat_count_r2[7]_i_4_n_0\,
      O => \dat_count_r2[3]_i_1_n_0\
    );
\dat_count_r2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FD5"
    )
        port map (
      I0 => \dat_count_r2[7]_i_4_n_0\,
      I1 => dat_count_r2(2),
      I2 => dat_count_r2(3),
      I3 => dat_count_r2(4),
      O => \dat_count_r2[4]_i_1_n_0\
    );
\dat_count_r2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFD555"
    )
        port map (
      I0 => \dat_count_r2[7]_i_4_n_0\,
      I1 => dat_count_r2(3),
      I2 => dat_count_r2(2),
      I3 => dat_count_r2(4),
      I4 => dat_count_r2(5),
      O => \dat_count_r2[5]_i_1_n_0\
    );
\dat_count_r2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFD5555555"
    )
        port map (
      I0 => \dat_count_r2[7]_i_4_n_0\,
      I1 => dat_count_r2(4),
      I2 => dat_count_r2(2),
      I3 => dat_count_r2(3),
      I4 => dat_count_r2(5),
      I5 => dat_count_r2(6),
      O => \dat_count_r2[6]_i_1_n_0\
    );
\dat_count_r2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0080"
    )
        port map (
      I0 => \dat_count_r2[7]_i_2_n_0\,
      I1 => \strobe_som_r_reg_n_0_[0]\,
      I2 => strobe_go_r,
      I3 => strobe_go_r2,
      I4 => rst,
      O => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \dat_count_r2[7]_i_4_n_0\,
      I1 => \dat_count_r2[7]_i_5_n_0\,
      I2 => strobe_ila_r2(0),
      I3 => strobe_ila_r2(3),
      I4 => strobe_ila_r2(1),
      I5 => strobe_ila_r2(2),
      O => \dat_count_r2[7]_i_2_n_0\
    );
\dat_count_r2[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \dat_count_r2[7]_i_4_n_0\,
      I1 => \dat_count_r2[7]_i_6_n_0\,
      I2 => dat_count_r2(7),
      O => \dat_count_r2[7]_i_3_n_0\
    );
\dat_count_r2[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FFF1FF"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => strobe_go_r2,
      I3 => strobe_go_r,
      I4 => p_0_in5_in,
      O => \dat_count_r2[7]_i_4_n_0\
    );
\dat_count_r2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => rst,
      I1 => strobe_go_r2,
      I2 => strobe_go_r,
      I3 => \strobe_som_r_reg_n_0_[0]\,
      O => \dat_count_r2[7]_i_5_n_0\
    );
\dat_count_r2[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => dat_count_r2(5),
      I1 => dat_count_r2(3),
      I2 => dat_count_r2(2),
      I3 => dat_count_r2(4),
      I4 => dat_count_r2(6),
      O => \dat_count_r2[7]_i_6_n_0\
    );
\dat_count_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[0]_i_1_n_0\,
      Q => dat_count_r2(0),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[1]_i_1_n_0\,
      Q => dat_count_r2(1),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[2]_i_1_n_0\,
      Q => dat_count_r2(2),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[3]_i_1_n_0\,
      Q => dat_count_r2(3),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[4]_i_1_n_0\,
      Q => dat_count_r2(4),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[5]_i_1_n_0\,
      Q => dat_count_r2(5),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[6]_i_1_n_0\,
      Q => dat_count_r2(6),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \dat_count_r2[7]_i_2_n_0\,
      D => \dat_count_r2[7]_i_3_n_0\,
      Q => dat_count_r2(7),
      R => \dat_count_r2[7]_i_1_n_0\
    );
\dat_count_r4_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(0),
      Q => \dat_count_r4_reg[0]_srl2_n_0\
    );
\dat_count_r4_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(1),
      Q => \dat_count_r4_reg[1]_srl2_n_0\
    );
\dat_count_r4_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(2),
      Q => \dat_count_r4_reg[2]_srl2_n_0\
    );
\dat_count_r4_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(3),
      Q => \dat_count_r4_reg[3]_srl2_n_0\
    );
\dat_count_r4_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(4),
      Q => \dat_count_r4_reg[4]_srl2_n_0\
    );
\dat_count_r4_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(5),
      Q => \dat_count_r4_reg[5]_srl2_n_0\
    );
\dat_count_r4_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(6),
      Q => \dat_count_r4_reg[6]_srl2_n_0\
    );
\dat_count_r4_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => dat_count_r2(7),
      Q => \dat_count_r4_reg[7]_srl2_n_0\
    );
\dat_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[0]_srl2_n_0\,
      Q => dat_count(0),
      R => '0'
    );
\dat_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[1]_srl2_n_0\,
      Q => dat_count(1),
      R => '0'
    );
\dat_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[2]_srl2_n_0\,
      Q => dat_count(2),
      R => '0'
    );
\dat_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[3]_srl2_n_0\,
      Q => dat_count(3),
      R => '0'
    );
\dat_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[4]_srl2_n_0\,
      Q => dat_count(4),
      R => '0'
    );
\dat_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[5]_srl2_n_0\,
      Q => dat_count(5),
      R => '0'
    );
\dat_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[6]_srl2_n_0\,
      Q => dat_count(6),
      R => '0'
    );
\dat_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dat_count_r4_reg[7]_srl2_n_0\,
      Q => dat_count(7),
      R => '0'
    );
\end_of_frame[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_usr_r4(0),
      O => p_4_out(0)
    );
\end_of_frame[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_usr_r4(1),
      O => p_4_out(1)
    );
\end_of_frame[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_usr_r4(2),
      O => p_4_out(2)
    );
\end_of_frame[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_usr_r4(3),
      O => p_4_out(3)
    );
\end_of_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof_r4(0),
      Q => \end_of_frame_reg[3]_0\(0),
      R => p_4_out(0)
    );
\end_of_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof_r4(1),
      Q => \end_of_frame_reg[3]_0\(1),
      R => p_4_out(1)
    );
\end_of_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof_r4(2),
      Q => \end_of_frame_reg[3]_0\(2),
      R => p_4_out(2)
    );
\end_of_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof_r4(3),
      Q => \end_of_frame_reg[3]_0\(3),
      R => p_4_out(3)
    );
\end_of_multiframe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom_r4(0),
      Q => \end_of_multiframe_reg[3]_0\(0),
      R => p_4_out(0)
    );
\end_of_multiframe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom_r4(1),
      Q => \end_of_multiframe_reg[3]_0\(1),
      R => p_4_out(1)
    );
\end_of_multiframe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom_r4(2),
      Q => \end_of_multiframe_reg[3]_0\(2),
      R => p_4_out(2)
    );
\end_of_multiframe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom_r4(3),
      Q => \end_of_multiframe_reg[3]_0\(3),
      R => p_4_out(3)
    );
\frame_count[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFBBAAAAAAAA"
    )
        port map (
      I0 => \frame_count[0][0]_i_2_n_0\,
      I1 => \frame_count[0][0]_i_3_n_0\,
      I2 => \frame_count[0][0]_i_4_n_0\,
      I3 => \frame_count[3][7]_i_4_n_0\,
      I4 => octets_per_frame_small(2),
      I5 => \frame_count[3][7]_i_5_n_0\,
      O => \frame_count[0][0]_i_1_n_0\
    );
\frame_count[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400004440"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[15]\,
      I1 => \frame_count[0][1]_i_8_n_0\,
      I2 => \frame_count_terminate_reg_n_0_[3]\,
      I3 => \frame_count_reg[0]_9\(0),
      I4 => \frame_count_terminate_reg_n_0_[7]\,
      I5 => \frame_count_terminate_reg_n_0_[11]\,
      O => \frame_count[0][0]_i_2_n_0\
    );
\frame_count[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBBBFFBB"
    )
        port map (
      I0 => \frame_count[0][0]_i_5_n_0\,
      I1 => octets_per_frame_small(2),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(2),
      I4 => octets_per_frame_small(1),
      I5 => octets_per_frame_small(0),
      O => \frame_count[0][0]_i_3_n_0\
    );
\frame_count[0][0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(2),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(0),
      O => \frame_count[0][0]_i_4_n_0\
    );
\frame_count[0][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(5),
      I2 => \frame_count_reg[3]_0\(6),
      I3 => \frame_count_reg[3]_0\(7),
      I4 => \frame_count_reg[3]_0\(3),
      I5 => \frame_count_reg[3]_0\(4),
      O => \frame_count[0][0]_i_5_n_0\
    );
\frame_count[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0000"
    )
        port map (
      I0 => \frame_count[0][1]_i_2_n_0\,
      I1 => octets_per_frame_small(2),
      I2 => octets_per_frame_small(3),
      I3 => sysref_rst_r,
      I4 => \frame_count[0][1]_i_3_n_0\,
      I5 => \frame_count[0][1]_i_4_n_0\,
      O => \frame_count[0][1]_i_1_n_0\
    );
\frame_count[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => octets_per_frame_small(0),
      I1 => octets_per_frame_small(1),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \strobe_sof[3]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(0),
      O => \frame_count[0][1]_i_2_n_0\
    );
\frame_count[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEAAFFFF"
    )
        port map (
      I0 => \frame_count[0][1]_i_5_n_0\,
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count[0][1]_i_6_n_0\,
      I4 => octets_per_frame_small(2),
      I5 => \frame_count[0][1]_i_7_n_0\,
      O => \frame_count[0][1]_i_3_n_0\
    );
\frame_count[0][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010101000"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[15]\,
      I1 => \frame_count_terminate_reg_n_0_[11]\,
      I2 => \frame_count[0][1]_i_8_n_0\,
      I3 => \frame_count_terminate_reg_n_0_[7]\,
      I4 => \frame_count_terminate_reg_n_0_[3]\,
      I5 => \frame_count_reg[0]_9\(1),
      O => \frame_count[0][1]_i_4_n_0\
    );
\frame_count[0][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040400040000"
    )
        port map (
      I0 => octets_per_frame_small(0),
      I1 => octets_per_frame_small(1),
      I2 => \strobe_sof[3]_i_2_n_0\,
      I3 => \frame_count_reg[3]_0\(2),
      I4 => \frame_count_reg[3]_0\(1),
      I5 => \frame_count_reg[3]_0\(0),
      O => \frame_count[0][1]_i_5_n_0\
    );
\frame_count[0][1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => octets_per_frame_small(1),
      I2 => octets_per_frame_small(0),
      I3 => \frame_count_reg[3]_0\(2),
      O => \frame_count[0][1]_i_6_n_0\
    );
\frame_count[0][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => octets_per_frame_small(1),
      I1 => \frame_count_reg[3]_0\(2),
      I2 => octets_per_frame_small(0),
      I3 => \strobe_sof[3]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \frame_count_reg[3]_0\(1),
      O => \frame_count[0][1]_i_7_n_0\
    );
\frame_count[0][1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => octets_per_frame_small(3),
      I1 => sysref_rst_r,
      O => \frame_count[0][1]_i_8_n_0\
    );
\frame_count[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(2),
      I1 => \frame_count[0][7]_i_3_n_0\,
      I2 => \frame_count[0][2]_i_2_n_0\,
      I3 => octets_per_frame_small(3),
      I4 => octets_per_frame_small(2),
      I5 => sysref_rst_r,
      O => \frame_count[0][2]_i_1_n_0\
    );
\frame_count[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFF9FDFBFFFBFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \strobe_sof[3]_i_2_n_0\,
      I3 => \frame_count_reg[3]_0\(0),
      I4 => octets_per_frame_small(0),
      I5 => octets_per_frame_small(1),
      O => \frame_count[0][2]_i_2_n_0\
    );
\frame_count[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \frame_count[0][7]_i_3_n_0\,
      I1 => \frame_count_reg[0]_9\(2),
      I2 => \frame_count_reg[0]_9\(3),
      O => \frame_count[0][3]_i_1_n_0\
    );
\frame_count[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \frame_count[0][7]_i_3_n_0\,
      I1 => \frame_count_reg[0]_9\(2),
      I2 => \frame_count_reg[0]_9\(3),
      I3 => \frame_count_reg[0]_9\(4),
      O => \frame_count[0][4]_i_1_n_0\
    );
\frame_count[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \frame_count[0][7]_i_3_n_0\,
      I1 => \frame_count_reg[0]_9\(3),
      I2 => \frame_count_reg[0]_9\(2),
      I3 => \frame_count_reg[0]_9\(4),
      I4 => \frame_count_reg[0]_9\(5),
      O => \frame_count[0][5]_i_1_n_0\
    );
\frame_count[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \frame_count[0][7]_i_3_n_0\,
      I1 => \frame_count_reg[0]_9\(6),
      I2 => \frame_count_reg[0]_9\(4),
      I3 => \frame_count_reg[0]_9\(2),
      I4 => \frame_count_reg[0]_9\(3),
      I5 => \frame_count_reg[0]_9\(5),
      O => \frame_count[0][6]_i_1_n_0\
    );
\frame_count[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(7),
      I1 => \frame_count[0][7]_i_2_n_0\,
      I2 => \frame_count[0][7]_i_3_n_0\,
      O => \frame_count[0][7]_i_1_n_0\
    );
\frame_count[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(5),
      I1 => \frame_count_reg[0]_9\(3),
      I2 => \frame_count_reg[0]_9\(2),
      I3 => \frame_count_reg[0]_9\(4),
      I4 => \frame_count_reg[0]_9\(6),
      O => \frame_count[0][7]_i_2_n_0\
    );
\frame_count[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_terminate_reg_n_0_[7]\,
      I3 => \frame_count_terminate_reg_n_0_[3]\,
      I4 => \frame_count_terminate_reg_n_0_[15]\,
      I5 => \frame_count_terminate_reg_n_0_[11]\,
      O => \frame_count[0][7]_i_3_n_0\
    );
\frame_count[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3B3B3F3F30333"
    )
        port map (
      I0 => \frame_count[1][1]_i_3_n_0\,
      I1 => \frame_count[1][0]_i_2_n_0\,
      I2 => \frame_count[1][0]_i_3_n_0\,
      I3 => sysref_rst_r,
      I4 => octets_per_frame_small(0),
      I5 => octets_per_frame_small(1),
      O => \frame_count[1][0]_i_1_n_0\
    );
\frame_count[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBFBBBB"
    )
        port map (
      I0 => \frame_count[1][0]_i_4_n_0\,
      I1 => \frame_count[2][1]_i_7_n_0\,
      I2 => \frame_count_reg[3]_0\(0),
      I3 => \frame_count_reg[3]_0\(1),
      I4 => \frame_count[0][1]_i_6_n_0\,
      I5 => \frame_count[1][0]_i_5_n_0\,
      O => \frame_count[1][0]_i_2_n_0\
    );
\frame_count[1][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => octets_per_frame_small(2),
      I1 => octets_per_frame_small(3),
      O => \frame_count[1][0]_i_3_n_0\
    );
\frame_count[1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000101010"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => octets_per_frame_small(0),
      I2 => octets_per_frame_small(1),
      I3 => \frame_count_reg[3]_0\(2),
      I4 => \frame_count_reg[3]_0\(1),
      I5 => \frame_count_reg[3]_0\(0),
      O => \frame_count[1][0]_i_4_n_0\
    );
\frame_count[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFEAAAAAAAA"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => \frame_count_terminate_reg_n_0_[15]\,
      I2 => \frame_count_terminate_reg_n_0_[7]\,
      I3 => \frame_count_reg[1]_3\(0),
      I4 => \frame_count_terminate_reg_n_0_[11]\,
      I5 => \frame_count[1][2]_i_5_n_0\,
      O => \frame_count[1][0]_i_5_n_0\
    );
\frame_count[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8808"
    )
        port map (
      I0 => \frame_count[1][1]_i_2_n_0\,
      I1 => octets_per_frame_small(1),
      I2 => \frame_count[1][1]_i_3_n_0\,
      I3 => octets_per_frame_small(0),
      I4 => octets_per_frame_small(3),
      I5 => octets_per_frame_small(2),
      O => \frame_count[1][1]_i_1_n_0\
    );
\frame_count[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFF8FFF8F8F8"
    )
        port map (
      I0 => \frame_count[1][1]_i_4_n_0\,
      I1 => \frame_count[1][1]_i_5_n_0\,
      I2 => \frame_count[1][1]_i_6_n_0\,
      I3 => \frame_count[3][7]_i_3_n_0\,
      I4 => \frame_count[1][1]_i_7_n_0\,
      I5 => \frame_count_reg[1]_3\(1),
      O => \frame_count[1][1]_i_2_n_0\
    );
\frame_count[1][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(2),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(0),
      O => \frame_count[1][1]_i_3_n_0\
    );
\frame_count[1][1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => octets_per_frame_small(3),
      I1 => octets_per_frame_small(2),
      I2 => sysref_rst_r,
      O => \frame_count[1][1]_i_4_n_0\
    );
\frame_count[1][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001050101"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(2),
      I2 => \strobe_sof[3]_i_2_n_0\,
      I3 => \frame_count_reg[3]_0\(0),
      I4 => octets_per_frame_small(1),
      I5 => octets_per_frame_small(0),
      O => \frame_count[1][1]_i_5_n_0\
    );
\frame_count[1][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \frame_count[2][0]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count[3][7]_i_4_n_0\,
      I3 => octets_per_frame_small(2),
      I4 => sysref_rst_r,
      I5 => octets_per_frame_small(3),
      O => \frame_count[1][1]_i_6_n_0\
    );
\frame_count[1][1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[11]\,
      I1 => \frame_count_terminate_reg_n_0_[7]\,
      O => \frame_count[1][1]_i_7_n_0\
    );
\frame_count[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A0000AA00"
    )
        port map (
      I0 => \frame_count[1][2]_i_2_n_0\,
      I1 => \frame_count[1][2]_i_3_n_0\,
      I2 => \frame_count_reg[3]_0\(1),
      I3 => octets_per_frame_small(3),
      I4 => sysref_rst_r,
      I5 => octets_per_frame_small(2),
      O => \frame_count[1][2]_i_1_n_0\
    );
\frame_count[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \frame_count[1][2]_i_4_n_0\,
      I1 => \frame_count[2][1]_i_7_n_0\,
      I2 => \frame_count[2][1]_i_8_n_0\,
      I3 => \frame_count_reg[1]_3\(2),
      I4 => \frame_count_terminate_reg_n_0_[7]\,
      I5 => \frame_count[1][2]_i_5_n_0\,
      O => \frame_count[1][2]_i_2_n_0\
    );
\frame_count[1][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => octets_per_frame_small(0),
      I4 => octets_per_frame_small(1),
      O => \frame_count[1][2]_i_3_n_0\
    );
\frame_count[1][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDDFFFFF9FD"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(2),
      I2 => octets_per_frame_small(0),
      I3 => octets_per_frame_small(1),
      I4 => \strobe_sof[3]_i_2_n_0\,
      I5 => \frame_count_reg[3]_0\(0),
      O => \frame_count[1][2]_i_4_n_0\
    );
\frame_count[1][2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => octets_per_frame_small(3),
      I1 => \frame_count_terminate_reg_n_0_[14]\,
      O => \frame_count[1][2]_i_5_n_0\
    );
\frame_count[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(2),
      I1 => \frame_count_reg[1]_3\(3),
      O => \frame_count[1][3]_i_1_n_0\
    );
\frame_count[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(4),
      I1 => \frame_count_reg[1]_3\(3),
      I2 => \frame_count_reg[1]_3\(2),
      O => \frame_count[1][4]_i_1_n_0\
    );
\frame_count[1][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(5),
      I1 => \frame_count_reg[1]_3\(4),
      I2 => \frame_count_reg[1]_3\(2),
      I3 => \frame_count_reg[1]_3\(3),
      O => \frame_count[1][5]_i_1_n_0\
    );
\frame_count[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0F0"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(2),
      I1 => \frame_count_reg[1]_3\(3),
      I2 => \frame_count_reg[1]_3\(6),
      I3 => \frame_count_reg[1]_3\(5),
      I4 => \frame_count_reg[1]_3\(4),
      O => \frame_count[1][6]_i_1_n_0\
    );
\frame_count[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[7]\,
      I1 => \frame_count_terminate_reg_n_0_[11]\,
      I2 => \frame_count_terminate_reg_n_0_[14]\,
      I3 => sysref_rst_r,
      I4 => octets_per_frame_small(3),
      I5 => \frame_count_terminate_reg_n_0_[15]\,
      O => \frame_count[1][7]_i_1_n_0\
    );
\frame_count[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFF0000"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(4),
      I1 => \frame_count_reg[1]_3\(2),
      I2 => \frame_count_reg[1]_3\(3),
      I3 => \frame_count_reg[1]_3\(5),
      I4 => \frame_count_reg[1]_3\(7),
      I5 => \frame_count_reg[1]_3\(6),
      O => \frame_count[1][7]_i_2_n_0\
    );
\frame_count[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFEFEEE"
    )
        port map (
      I0 => octets_per_frame_small(2),
      I1 => octets_per_frame_small(3),
      I2 => \frame_count[3][7]_i_4_n_0\,
      I3 => \frame_count[2][0]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \frame_count[2][0]_i_3_n_0\,
      O => \frame_count[2][0]_i_1_n_0\
    );
\frame_count[2][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(5),
      I2 => \frame_count_reg[3]_0\(6),
      I3 => \frame_count_reg[3]_0\(7),
      I4 => \frame_count_reg[3]_0\(3),
      I5 => \frame_count_reg[3]_0\(4),
      O => \frame_count[2][0]_i_2_n_0\
    );
\frame_count[2][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => \frame_count[2][0]_i_4_n_0\,
      I1 => \frame_count[2][0]_i_5_n_0\,
      I2 => sysref_rst_r,
      I3 => \frame_count_terminate_reg_n_0_[13]\,
      I4 => octets_per_frame_small(3),
      I5 => \frame_count[2][0]_i_6_n_0\,
      O => \frame_count[2][0]_i_3_n_0\
    );
\frame_count[2][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9090FF90"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count[0][1]_i_6_n_0\,
      I3 => \frame_count[3][7]_i_4_n_0\,
      I4 => octets_per_frame_small(2),
      I5 => octets_per_frame_small(3),
      O => \frame_count[2][0]_i_4_n_0\
    );
\frame_count[2][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDAFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => octets_per_frame_small(1),
      I4 => octets_per_frame_small(0),
      I5 => \strobe_sof[3]_i_2_n_0\,
      O => \frame_count[2][0]_i_5_n_0\
    );
\frame_count[2][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440004"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[14]\,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_terminate_reg_n_0_[11]\,
      I3 => \frame_count_reg[2]_2\(0),
      I4 => \frame_count_terminate_reg_n_0_[15]\,
      O => \frame_count[2][0]_i_6_n_0\
    );
\frame_count[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FF03FF570000"
    )
        port map (
      I0 => \frame_count[2][1]_i_2_n_0\,
      I1 => \frame_count[2][1]_i_3_n_0\,
      I2 => \frame_count[2][1]_i_4_n_0\,
      I3 => \frame_count[2][1]_i_5_n_0\,
      I4 => octets_per_frame_small(1),
      I5 => \frame_count[2][1]_i_6_n_0\,
      O => \frame_count[2][1]_i_1_n_0\
    );
\frame_count[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00FB"
    )
        port map (
      I0 => \frame_count[2][0]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count_reg[3]_0\(0),
      I3 => octets_per_frame_small(0),
      I4 => octets_per_frame_small(3),
      I5 => octets_per_frame_small(2),
      O => \frame_count[2][1]_i_2_n_0\
    );
\frame_count[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040440FFFFFFFF"
    )
        port map (
      I0 => \strobe_sof[3]_i_2_n_0\,
      I1 => \frame_count[3][7]_i_4_n_0\,
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(2),
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \frame_count[2][1]_i_7_n_0\,
      O => \frame_count[2][1]_i_3_n_0\
    );
\frame_count[2][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005000000054"
    )
        port map (
      I0 => octets_per_frame_small(1),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count_reg[3]_0\(0),
      I3 => \strobe_sof[3]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(2),
      I5 => octets_per_frame_small(0),
      O => \frame_count[2][1]_i_4_n_0\
    );
\frame_count[2][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFEAAAA"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => \frame_count_reg[2]_2\(1),
      I2 => \frame_count[2][1]_i_8_n_0\,
      I3 => \frame_count_terminate_reg_n_0_[14]\,
      I4 => octets_per_frame_small(3),
      I5 => \frame_count_terminate_reg_n_0_[13]\,
      O => \frame_count[2][1]_i_5_n_0\
    );
\frame_count[2][1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => octets_per_frame_small(2),
      O => \frame_count[2][1]_i_6_n_0\
    );
\frame_count[2][1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => octets_per_frame_small(2),
      I1 => octets_per_frame_small(3),
      O => \frame_count[2][1]_i_7_n_0\
    );
\frame_count[2][1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[15]\,
      I1 => \frame_count_terminate_reg_n_0_[11]\,
      O => \frame_count[2][1]_i_8_n_0\
    );
\frame_count[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0D0C000C000C00"
    )
        port map (
      I0 => \frame_count[2][2]_i_2_n_0\,
      I1 => \frame_count[2][2]_i_3_n_0\,
      I2 => sysref_rst_r,
      I3 => octets_per_frame_small(3),
      I4 => octets_per_frame_small(2),
      I5 => \frame_count[2][2]_i_4_n_0\,
      O => \frame_count[2][2]_i_1_n_0\
    );
\frame_count[2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFAFBFFFBFBFB"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \strobe_sof[3]_i_2_n_0\,
      I3 => \frame_count_reg[3]_0\(1),
      I4 => octets_per_frame_small(0),
      I5 => octets_per_frame_small(1),
      O => \frame_count[2][2]_i_2_n_0\
    );
\frame_count[2][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(2),
      I1 => \frame_count_terminate_reg_n_0_[14]\,
      I2 => octets_per_frame_small(3),
      I3 => \frame_count_terminate_reg_n_0_[13]\,
      I4 => \frame_count_terminate_reg_n_0_[15]\,
      I5 => \frame_count_terminate_reg_n_0_[11]\,
      O => \frame_count[2][2]_i_3_n_0\
    );
\frame_count[2][2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(2),
      I2 => octets_per_frame_small(0),
      I3 => octets_per_frame_small(1),
      I4 => \strobe_sof[3]_i_2_n_0\,
      O => \frame_count[2][2]_i_4_n_0\
    );
\frame_count[2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(2),
      I1 => \frame_count_reg[2]_2\(3),
      O => \frame_count[2][3]_i_1_n_0\
    );
\frame_count[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(4),
      I1 => \frame_count_reg[2]_2\(3),
      I2 => \frame_count_reg[2]_2\(2),
      O => \frame_count[2][4]_i_1_n_0\
    );
\frame_count[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(5),
      I1 => \frame_count_reg[2]_2\(4),
      I2 => \frame_count_reg[2]_2\(2),
      I3 => \frame_count_reg[2]_2\(3),
      O => \frame_count[2][5]_i_1_n_0\
    );
\frame_count[2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0F0"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(2),
      I1 => \frame_count_reg[2]_2\(3),
      I2 => \frame_count_reg[2]_2\(6),
      I3 => \frame_count_reg[2]_2\(5),
      I4 => \frame_count_reg[2]_2\(4),
      O => \frame_count[2][6]_i_1_n_0\
    );
\frame_count[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => \frame_count_terminate_reg_n_0_[14]\,
      I2 => octets_per_frame_small(3),
      I3 => \frame_count_terminate_reg_n_0_[13]\,
      I4 => \frame_count_terminate_reg_n_0_[15]\,
      I5 => \frame_count_terminate_reg_n_0_[11]\,
      O => \frame_count[2][7]_i_1_n_0\
    );
\frame_count[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFF0000"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(4),
      I1 => \frame_count_reg[2]_2\(2),
      I2 => \frame_count_reg[2]_2\(3),
      I3 => \frame_count_reg[2]_2\(5),
      I4 => \frame_count_reg[2]_2\(7),
      I5 => \frame_count_reg[2]_2\(6),
      O => \frame_count[2][7]_i_2_n_0\
    );
\frame_count[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD1"
    )
        port map (
      I0 => \frame_count_reg[3][0]_i_2_n_0\,
      I1 => sysref_rst_r,
      I2 => octets_per_frame_small(2),
      I3 => octets_per_frame_small(3),
      I4 => octets_per_frame_small(0),
      O => \frame_count[3][0]_i_1_n_0\
    );
\frame_count[3][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA8A"
    )
        port map (
      I0 => \frame_count[3][0]_i_5_n_0\,
      I1 => octets_per_frame_small(2),
      I2 => octets_per_frame_small(1),
      I3 => \frame_count[0][0]_i_4_n_0\,
      I4 => octets_per_frame_small(0),
      O => \frame_count[3][0]_i_3_n_0\
    );
\frame_count[3][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFAB"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[12]\,
      I1 => \frame_count_terminate_reg_n_0_[15]\,
      I2 => \frame_count_reg[3]_0\(0),
      I3 => \frame_count_terminate_reg_n_0_[14]\,
      I4 => \frame_count_terminate_reg_n_0_[13]\,
      O => \frame_count[3][0]_i_4_n_0\
    );
\frame_count[3][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555DF755DF"
    )
        port map (
      I0 => octets_per_frame_small(2),
      I1 => octets_per_frame_small(1),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(2),
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \strobe_sof[3]_i_2_n_0\,
      O => \frame_count[3][0]_i_5_n_0\
    );
\frame_count[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AE00AE000000AE"
    )
        port map (
      I0 => \frame_count[3][1]_i_2_n_0\,
      I1 => \frame_count[3][1]_i_3_n_0\,
      I2 => \frame_count[3][1]_i_4_n_0\,
      I3 => \frame_count[3][1]_i_5_n_0\,
      I4 => \frame_count[3][7]_i_3_n_0\,
      I5 => \frame_count_reg[3]_0\(1),
      O => \frame_count[3][1]_i_1_n_0\
    );
\frame_count[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE00FFFFFFFF"
    )
        port map (
      I0 => \frame_count[2][0]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(0),
      I2 => octets_per_frame_small(0),
      I3 => octets_per_frame_small(1),
      I4 => octets_per_frame_small(2),
      I5 => \frame_count[3][7]_i_5_n_0\,
      O => \frame_count[3][1]_i_2_n_0\
    );
\frame_count[3][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF2FC"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => octets_per_frame_small(0),
      I2 => \strobe_sof[3]_i_2_n_0\,
      I3 => \frame_count_reg[3]_0\(0),
      I4 => \frame_count_reg[3]_0\(2),
      I5 => octets_per_frame_small(1),
      O => \frame_count[3][1]_i_3_n_0\
    );
\frame_count[3][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10130000FFFFFFFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \strobe_sof[3]_i_2_n_0\,
      I2 => \frame_count_reg[3]_0\(0),
      I3 => \frame_count_reg[3]_0\(1),
      I4 => \frame_count[3][7]_i_4_n_0\,
      I5 => octets_per_frame_small(2),
      O => \frame_count[3][1]_i_4_n_0\
    );
\frame_count[3][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1515151515"
    )
        port map (
      I0 => \frame_count[2][1]_i_6_n_0\,
      I1 => octets_per_frame_small(1),
      I2 => octets_per_frame_small(0),
      I3 => \frame_count_terminate_reg_n_0_[13]\,
      I4 => \frame_count_terminate_reg_n_0_[12]\,
      I5 => \frame_count[0][1]_i_8_n_0\,
      O => \frame_count[3][1]_i_5_n_0\
    );
\frame_count[3][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005350"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count[3][2]_i_2_n_0\,
      I2 => octets_per_frame_small(3),
      I3 => octets_per_frame_small(2),
      I4 => sysref_rst_r,
      O => \frame_count[3][2]_i_1_n_0\
    );
\frame_count[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFEFFFFFFFDFDFC"
    )
        port map (
      I0 => octets_per_frame_small(1),
      I1 => \strobe_sof[3]_i_2_n_0\,
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \frame_count_reg[3]_0\(1),
      I4 => \frame_count_reg[3]_0\(0),
      I5 => octets_per_frame_small(0),
      O => \frame_count[3][2]_i_2_n_0\
    );
\frame_count[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => octets_per_frame_small(3),
      I1 => sysref_rst_r,
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \frame_count_reg[3]_0\(3),
      O => \frame_count[3][3]_i_1_n_0\
    );
\frame_count[3][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_reg[3]_0\(4),
      I3 => \frame_count_reg[3]_0\(3),
      I4 => \frame_count_reg[3]_0\(2),
      O => \frame_count[3][4]_i_1_n_0\
    );
\frame_count[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440404040404040"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_reg[3]_0\(5),
      I3 => \frame_count_reg[3]_0\(4),
      I4 => \frame_count_reg[3]_0\(2),
      I5 => \frame_count_reg[3]_0\(3),
      O => \frame_count[3][5]_i_1_n_0\
    );
\frame_count[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040044040404040"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_reg[3]_0\(6),
      I3 => \frame_count_reg[3]_0\(5),
      I4 => \frame_count[3][6]_i_2_n_0\,
      I5 => \frame_count_reg[3]_0\(4),
      O => \frame_count[3][6]_i_1_n_0\
    );
\frame_count[3][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(3),
      O => \frame_count[3][6]_i_2_n_0\
    );
\frame_count[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EFEFEFEFEF"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[13]\,
      I1 => \frame_count_terminate_reg_n_0_[12]\,
      I2 => \frame_count[3][7]_i_3_n_0\,
      I3 => octets_per_frame_small(2),
      I4 => \frame_count[3][7]_i_4_n_0\,
      I5 => \frame_count[3][7]_i_5_n_0\,
      O => \frame_count[3][7]_i_1_n_0\
    );
\frame_count[3][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      I2 => \frame_count_reg[3]_0\(7),
      I3 => \frame_count[3][7]_i_6_n_0\,
      O => \frame_count[3][7]_i_2_n_0\
    );
\frame_count[3][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \frame_count_terminate_reg_n_0_[15]\,
      I1 => octets_per_frame_small(3),
      I2 => sysref_rst_r,
      I3 => \frame_count_terminate_reg_n_0_[14]\,
      O => \frame_count[3][7]_i_3_n_0\
    );
\frame_count[3][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => octets_per_frame_small(1),
      I1 => octets_per_frame_small(0),
      O => \frame_count[3][7]_i_4_n_0\
    );
\frame_count[3][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => octets_per_frame_small(3),
      O => \frame_count[3][7]_i_5_n_0\
    );
\frame_count[3][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(5),
      I1 => \frame_count_reg[3]_0\(3),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \frame_count_reg[3]_0\(4),
      I4 => \frame_count_reg[3]_0\(6),
      O => \frame_count[3][7]_i_6_n_0\
    );
\frame_count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][0]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(0),
      R => '0'
    );
\frame_count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][1]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(1),
      R => '0'
    );
\frame_count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][2]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(2),
      R => '0'
    );
\frame_count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][3]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(3),
      R => '0'
    );
\frame_count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][4]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(4),
      R => '0'
    );
\frame_count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][5]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(5),
      R => '0'
    );
\frame_count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][6]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(6),
      R => '0'
    );
\frame_count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[0][7]_i_1_n_0\,
      Q => \frame_count_reg[0]_9\(7),
      R => '0'
    );
\frame_count_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][0]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(0),
      R => '0'
    );
\frame_count_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][1]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(1),
      R => '0'
    );
\frame_count_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][2]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(2),
      R => '0'
    );
\frame_count_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][3]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(3),
      R => \frame_count[1][7]_i_1_n_0\
    );
\frame_count_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][4]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(4),
      R => \frame_count[1][7]_i_1_n_0\
    );
\frame_count_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][5]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(5),
      R => \frame_count[1][7]_i_1_n_0\
    );
\frame_count_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][6]_i_1_n_0\,
      Q => \frame_count_reg[1]_3\(6),
      R => \frame_count[1][7]_i_1_n_0\
    );
\frame_count_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[1][7]_i_2_n_0\,
      Q => \frame_count_reg[1]_3\(7),
      R => \frame_count[1][7]_i_1_n_0\
    );
\frame_count_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][0]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(0),
      R => '0'
    );
\frame_count_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][1]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(1),
      R => '0'
    );
\frame_count_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][2]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(2),
      R => '0'
    );
\frame_count_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][3]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(3),
      R => \frame_count[2][7]_i_1_n_0\
    );
\frame_count_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][4]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(4),
      R => \frame_count[2][7]_i_1_n_0\
    );
\frame_count_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][5]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(5),
      R => \frame_count[2][7]_i_1_n_0\
    );
\frame_count_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][6]_i_1_n_0\,
      Q => \frame_count_reg[2]_2\(6),
      R => \frame_count[2][7]_i_1_n_0\
    );
\frame_count_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[2][7]_i_2_n_0\,
      Q => \frame_count_reg[2]_2\(7),
      R => \frame_count[2][7]_i_1_n_0\
    );
\frame_count_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][0]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(0),
      R => '0'
    );
\frame_count_reg[3][0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \frame_count[3][0]_i_3_n_0\,
      I1 => \frame_count[3][0]_i_4_n_0\,
      O => \frame_count_reg[3][0]_i_2_n_0\,
      S => octets_per_frame_small(3)
    );
\frame_count_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][1]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(1),
      R => '0'
    );
\frame_count_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][2]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(2),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][3]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(3),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][4]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(4),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][5]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(5),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][6]_i_1_n_0\,
      Q => \frame_count_reg[3]_0\(6),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count[3][7]_i_2_n_0\,
      Q => \frame_count_reg[3]_0\(7),
      R => \frame_count[3][7]_i_1_n_0\
    );
\frame_count_terminate[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => octets_per_frame_minus_4(6),
      I1 => \frame_count_reg[2]_2\(6),
      I2 => octets_per_frame_minus_4(7),
      I3 => \frame_count_reg[2]_2\(7),
      I4 => \frame_count_terminate[11]_i_2_n_0\,
      I5 => \frame_count_terminate[11]_i_3_n_0\,
      O => \frame_count_terminate[11]_i_1_n_0\
    );
\frame_count_terminate[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(0),
      I1 => octets_per_frame_minus_4(0),
      I2 => octets_per_frame_minus_4(2),
      I3 => \frame_count_reg[2]_2\(2),
      I4 => octets_per_frame_minus_4(1),
      I5 => \frame_count_reg[2]_2\(1),
      O => \frame_count_terminate[11]_i_2_n_0\
    );
\frame_count_terminate[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(3),
      I1 => octets_per_frame_minus_4(3),
      I2 => octets_per_frame_minus_4(5),
      I3 => \frame_count_reg[2]_2\(5),
      I4 => octets_per_frame_minus_4(4),
      I5 => \frame_count_reg[2]_2\(4),
      O => \frame_count_terminate[11]_i_3_n_0\
    );
\frame_count_terminate[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002D0000"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_terminate[12]_i_2_n_0\,
      I2 => \frame_count_terminate[12]_i_3_n_0\,
      I3 => \frame_count_terminate[12]_i_4_n_0\,
      I4 => \frame_count_terminate[12]_i_5_n_0\,
      I5 => \frame_count_terminate[12]_i_6_n_0\,
      O => frame_count_terminate0
    );
\frame_count_terminate[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(1),
      O => \frame_count_terminate[12]_i_2_n_0\
    );
\frame_count_terminate[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(3),
      I1 => octets_per_frame_minus_4(3),
      O => \frame_count_terminate[12]_i_3_n_0\
    );
\frame_count_terminate[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777EBBB7DDDBEEED"
    )
        port map (
      I0 => octets_per_frame_minus_4(4),
      I1 => \frame_count_reg[3]_0\(5),
      I2 => \frame_count_terminate[12]_i_2_n_0\,
      I3 => \frame_count[3][6]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(4),
      I5 => octets_per_frame_minus_4(5),
      O => \frame_count_terminate[12]_i_4_n_0\
    );
\frame_count_terminate[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990000900029990"
    )
        port map (
      I0 => octets_per_frame_minus_4(7),
      I1 => \frame_count_reg[3]_0\(7),
      I2 => \frame_count_terminate[12]_i_2_n_0\,
      I3 => \frame_count_terminate[13]_i_6_n_0\,
      I4 => \frame_count_reg[3]_0\(6),
      I5 => octets_per_frame_minus_4(6),
      O => \frame_count_terminate[12]_i_5_n_0\
    );
\frame_count_terminate[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD7EBBED7FFFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => octets_per_frame_minus_4(2),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => octets_per_frame_minus_4(1),
      I4 => octets_per_frame_minus_4(0),
      I5 => \frame_count_reg[3]_0\(0),
      O => \frame_count_terminate[12]_i_6_n_0\
    );
\frame_count_terminate[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014410000"
    )
        port map (
      I0 => \frame_count_terminate[13]_i_2_n_0\,
      I1 => \frame_count_reg[3]_0\(3),
      I2 => \frame_count_terminate[13]_i_3_n_0\,
      I3 => octets_per_frame_minus_4(3),
      I4 => \frame_count_terminate[13]_i_4_n_0\,
      I5 => \frame_count_terminate[13]_i_5_n_0\,
      O => frame_count_terminate01_out
    );
\frame_count_terminate[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(5),
      I1 => octets_per_frame_minus_4(5),
      I2 => \frame_count_reg[3]_0\(4),
      I3 => \frame_count[3][6]_i_2_n_0\,
      I4 => \frame_count_reg[3]_0\(1),
      I5 => octets_per_frame_minus_4(4),
      O => \frame_count_terminate[13]_i_2_n_0\
    );
\frame_count_terminate[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(2),
      O => \frame_count_terminate[13]_i_3_n_0\
    );
\frame_count_terminate[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909009200909"
    )
        port map (
      I0 => octets_per_frame_minus_4(7),
      I1 => \frame_count_reg[3]_0\(7),
      I2 => \frame_count_reg[3]_0\(6),
      I3 => \frame_count_terminate[13]_i_6_n_0\,
      I4 => \frame_count_reg[3]_0\(1),
      I5 => octets_per_frame_minus_4(6),
      O => \frame_count_terminate[13]_i_4_n_0\
    );
\frame_count_terminate[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFF6FFF6FF6FF"
    )
        port map (
      I0 => octets_per_frame_minus_4(0),
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => octets_per_frame_minus_4(1),
      I4 => octets_per_frame_minus_4(2),
      I5 => \frame_count_reg[3]_0\(2),
      O => \frame_count_terminate[13]_i_5_n_0\
    );
\frame_count_terminate[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(4),
      I1 => \frame_count_reg[3]_0\(2),
      I2 => \frame_count_reg[3]_0\(3),
      I3 => \frame_count_reg[3]_0\(5),
      O => \frame_count_terminate[13]_i_6_n_0\
    );
\frame_count_terminate[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000500040005"
    )
        port map (
      I0 => \frame_count_terminate[14]_i_2_n_0\,
      I1 => \frame_count_terminate[14]_i_3_n_0\,
      I2 => \frame_count_terminate[14]_i_4_n_0\,
      I3 => \frame_count_terminate[14]_i_5_n_0\,
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \frame_count_terminate[14]_i_6_n_0\,
      O => frame_count_terminate03_out
    );
\frame_count_terminate[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(3),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => \frame_count_reg[3]_0\(4),
      O => \frame_count_terminate[14]_i_10_n_0\
    );
\frame_count_terminate[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => octets_per_frame_minus_4(1),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count_reg[3]_0\(0),
      O => \frame_count_terminate[14]_i_11_n_0\
    );
\frame_count_terminate[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666666666666666"
    )
        port map (
      I0 => octets_per_frame_minus_4(4),
      I1 => \frame_count_reg[3]_0\(4),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \frame_count_reg[3]_0\(3),
      I4 => \frame_count_reg[3]_0\(0),
      I5 => \frame_count_reg[3]_0\(1),
      O => \frame_count_terminate[14]_i_12_n_0\
    );
\frame_count_terminate[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB5A55A5A"
    )
        port map (
      I0 => octets_per_frame_minus_4(2),
      I1 => \frame_count_terminate[15]_i_4_n_0\,
      I2 => \frame_count_terminate[14]_i_7_n_0\,
      I3 => \frame_count_reg[3]_0\(3),
      I4 => \frame_count_reg[3]_0\(2),
      I5 => \frame_count_terminate[14]_i_8_n_0\,
      O => \frame_count_terminate[14]_i_2_n_0\
    );
\frame_count_terminate[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FAFFFFF5FAFFFFF"
    )
        port map (
      I0 => octets_per_frame_minus_4(3),
      I1 => \frame_count_terminate[15]_i_5_n_0\,
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \frame_count_reg[3]_0\(3),
      I4 => \frame_count_reg[3]_0\(1),
      I5 => \frame_count_reg[3]_0\(4),
      O => \frame_count_terminate[14]_i_3_n_0\
    );
\frame_count_terminate[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F7FF08"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count[3][7]_i_6_n_0\,
      I3 => \frame_count_reg[3]_0\(7),
      I4 => octets_per_frame_minus_4(7),
      O => \frame_count_terminate[14]_i_4_n_0\
    );
\frame_count_terminate[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(6),
      I1 => octets_per_frame_minus_4(6),
      O => \frame_count_terminate[14]_i_5_n_0\
    );
\frame_count_terminate[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => \frame_count_reg[3]_0\(5),
      I2 => \frame_count_reg[3]_0\(3),
      I3 => \frame_count_reg[3]_0\(2),
      I4 => \frame_count_reg[3]_0\(4),
      O => \frame_count_terminate[14]_i_6_n_0\
    );
\frame_count_terminate[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(1),
      O => \frame_count_terminate[14]_i_7_n_0\
    );
\frame_count_terminate[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEBFFEB"
    )
        port map (
      I0 => \frame_count_terminate[14]_i_9_n_0\,
      I1 => octets_per_frame_minus_4(0),
      I2 => \frame_count_reg[3]_0\(0),
      I3 => \frame_count_terminate[15]_i_5_n_0\,
      I4 => \frame_count_terminate[14]_i_10_n_0\,
      I5 => \frame_count_terminate[14]_i_11_n_0\,
      O => \frame_count_terminate[14]_i_8_n_0\
    );
\frame_count_terminate[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F7F700"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => octets_per_frame_minus_4(0),
      I3 => \frame_count_reg[3]_0\(3),
      I4 => octets_per_frame_minus_4(3),
      I5 => \frame_count_terminate[14]_i_12_n_0\,
      O => \frame_count_terminate[14]_i_9_n_0\
    );
\frame_count_terminate[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000002"
    )
        port map (
      I0 => \frame_count_terminate[15]_i_2_n_0\,
      I1 => \frame_count_terminate[15]_i_3_n_0\,
      I2 => \frame_count_terminate[15]_i_4_n_0\,
      I3 => \frame_count_terminate[15]_i_5_n_0\,
      I4 => octets_per_frame_minus_4(3),
      I5 => \frame_count_reg[3]_0\(3),
      O => frame_count_terminate02_out
    );
\frame_count_terminate[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(1),
      I1 => octets_per_frame_minus_4(1),
      I2 => \frame_count_reg[3]_0\(7),
      I3 => octets_per_frame_minus_4(7),
      I4 => \frame_count_terminate[14]_i_5_n_0\,
      I5 => \frame_count_terminate[15]_i_6_n_0\,
      O => \frame_count_terminate[15]_i_2_n_0\
    );
\frame_count_terminate[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(2),
      I1 => octets_per_frame_minus_4(2),
      O => \frame_count_terminate[15]_i_3_n_0\
    );
\frame_count_terminate[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(4),
      I1 => octets_per_frame_minus_4(4),
      O => \frame_count_terminate[15]_i_4_n_0\
    );
\frame_count_terminate[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(5),
      I1 => octets_per_frame_minus_4(5),
      O => \frame_count_terminate[15]_i_5_n_0\
    );
\frame_count_terminate[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => octets_per_frame_minus_4(0),
      O => \frame_count_terminate[15]_i_6_n_0\
    );
\frame_count_terminate[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => octets_per_frame_minus_4(6),
      I1 => \frame_count_reg[0]_9\(6),
      I2 => octets_per_frame_minus_4(7),
      I3 => \frame_count_reg[0]_9\(7),
      I4 => \frame_count_terminate[3]_i_2_n_0\,
      I5 => \frame_count_terminate[3]_i_3_n_0\,
      O => \frame_count_terminate[3]_i_1_n_0\
    );
\frame_count_terminate[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(0),
      I1 => octets_per_frame_minus_4(0),
      I2 => octets_per_frame_minus_4(2),
      I3 => \frame_count_reg[0]_9\(2),
      I4 => octets_per_frame_minus_4(1),
      I5 => \frame_count_reg[0]_9\(1),
      O => \frame_count_terminate[3]_i_2_n_0\
    );
\frame_count_terminate[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(3),
      I1 => octets_per_frame_minus_4(3),
      I2 => octets_per_frame_minus_4(4),
      I3 => \frame_count_reg[0]_9\(4),
      I4 => octets_per_frame_minus_4(5),
      I5 => \frame_count_reg[0]_9\(5),
      O => \frame_count_terminate[3]_i_3_n_0\
    );
\frame_count_terminate[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => octets_per_frame_minus_4(6),
      I1 => \frame_count_reg[1]_3\(6),
      I2 => octets_per_frame_minus_4(7),
      I3 => \frame_count_reg[1]_3\(7),
      I4 => \frame_count_terminate[7]_i_2_n_0\,
      I5 => \frame_count_terminate[7]_i_3_n_0\,
      O => frame_count_terminate00_out
    );
\frame_count_terminate[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(0),
      I1 => octets_per_frame_minus_4(0),
      I2 => octets_per_frame_minus_4(2),
      I3 => \frame_count_reg[1]_3\(2),
      I4 => octets_per_frame_minus_4(1),
      I5 => \frame_count_reg[1]_3\(1),
      O => \frame_count_terminate[7]_i_2_n_0\
    );
\frame_count_terminate[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(3),
      I1 => octets_per_frame_minus_4(3),
      I2 => octets_per_frame_minus_4(5),
      I3 => \frame_count_reg[1]_3\(5),
      I4 => octets_per_frame_minus_4(4),
      I5 => \frame_count_reg[1]_3\(4),
      O => \frame_count_terminate[7]_i_3_n_0\
    );
\frame_count_terminate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count_terminate[11]_i_1_n_0\,
      Q => \frame_count_terminate_reg_n_0_[11]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => frame_count_terminate0,
      Q => \frame_count_terminate_reg_n_0_[12]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => frame_count_terminate01_out,
      Q => \frame_count_terminate_reg_n_0_[13]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => frame_count_terminate03_out,
      Q => \frame_count_terminate_reg_n_0_[14]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => frame_count_terminate02_out,
      Q => \frame_count_terminate_reg_n_0_[15]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \frame_count_terminate[3]_i_1_n_0\,
      Q => \frame_count_terminate_reg_n_0_[3]\,
      R => sysref_rst_r
    );
\frame_count_terminate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => frame_count_terminate00_out,
      Q => \frame_count_terminate_reg_n_0_[7]\,
      R => sysref_rst_r
    );
got_sync_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2000AAA02000"
    )
        port map (
      I0 => got_sync_i_2_n_0,
      I1 => got_sync_i_3_n_0,
      I2 => sync_r2,
      I3 => sync_r3,
      I4 => \^got_sync_reg_0\,
      I5 => sync_r,
      O => got_sync_i_1_n_0
    );
got_sync_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500155555"
    )
        port map (
      I0 => rst,
      I1 => sync_lost,
      I2 => sysref_resync,
      I3 => got_sync_i_5_n_0,
      I4 => subclass(0),
      I5 => subclass(1),
      O => got_sync_i_2_n_0
    );
got_sync_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => subclass(1),
      I1 => subclass(0),
      I2 => got_sysref_r,
      O => got_sync_i_3_n_0
    );
got_sync_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sync_r2,
      I1 => sync_r,
      I2 => sync_r3,
      O => sync_lost
    );
got_sync_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[1]\,
      I1 => \strobe_som_reg_n_0_[0]\,
      I2 => p_0_in9_in,
      I3 => \strobe_som_reg_n_0_[2]\,
      I4 => sysref_r6,
      I5 => sysref_always,
      O => got_sync_i_5_n_0
    );
got_sync_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^got_sync_reg_0\,
      Q => got_sync_r,
      R => rst
    );
got_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => got_sync_i_1_n_0,
      Q => \^got_sync_reg_0\,
      R => '0'
    );
got_sysref_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => got_sysref_r,
      I1 => sysref_r3,
      I2 => got_sync_i_2_n_0,
      O => got_sysref_r_i_1_n_0
    );
got_sysref_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => got_sysref_r_i_1_n_0,
      Q => got_sysref_r,
      R => '0'
    );
ila_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE000000"
    )
        port map (
      I0 => ila_done,
      I1 => mfc_end,
      I2 => ila_done_i_2_n_0,
      I3 => got_sync_r,
      I4 => strobe_go_r,
      O => ila_done_i_1_n_0
    );
ila_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => strobe_eom(2),
      I1 => strobe_eom(1),
      I2 => \strobe_eom__0\(3),
      I3 => strobe_eom(0),
      O => ila_done_i_2_n_0
    );
ila_done_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ila_done_i_1_n_0,
      Q => ila_done,
      R => '0'
    );
\ila_two[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \ila_two[1]_i_3_n_0\,
      I1 => got_sync_r,
      I2 => mfc_rst,
      I3 => ila_two(0),
      O => \ila_two[0]_i_1_n_0\
    );
\ila_two[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FF7F"
    )
        port map (
      I0 => got_sync_r,
      I1 => ila_two(0),
      I2 => ila_two(1),
      I3 => mfc_rst,
      I4 => \ila_two[1]_i_3_n_0\,
      O => \ila_two[1]_i_1_n_0\
    );
\ila_two[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000028"
    )
        port map (
      I0 => got_sync_r,
      I1 => ila_two(0),
      I2 => ila_two(1),
      I3 => mfc_rst,
      I4 => \ila_two[1]_i_3_n_0\,
      O => \ila_two[1]_i_2_n_0\
    );
\ila_two[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[2]\,
      I1 => p_0_in9_in,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => \strobe_som_reg_n_0_[1]\,
      O => \ila_two[1]_i_3_n_0\
    );
\ila_two_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ila_two[1]_i_1_n_0\,
      D => \ila_two[0]_i_1_n_0\,
      Q => ila_two(0),
      R => '0'
    );
\ila_two_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \ila_two[1]_i_1_n_0\,
      D => \ila_two[1]_i_2_n_0\,
      Q => ila_two(1),
      R => '0'
    );
\init_seq_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(0),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_align_sym(0),
      I4 => strobe_start_of_seq(0),
      I5 => \init_seq_data[0]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(0)
    );
\init_seq_data[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(32),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_align_sym(0),
      I4 => strobe_start_of_seq(0),
      I5 => \init_seq_data[0]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(0)
    );
\init_seq_data[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(64),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_align_sym(0),
      I4 => strobe_start_of_seq(0),
      I5 => \init_seq_data[0]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(0)
    );
\init_seq_data[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(96),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_align_sym(0),
      I4 => strobe_start_of_seq(0),
      I5 => \init_seq_data[0]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(0)
    );
\init_seq_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(0),
      I2 => strobe_cfg_data(0),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[0]_i_2_n_0\
    );
\init_seq_data[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(0),
      I2 => strobe_cfg_data(0),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[0]_i_2__0_n_0\
    );
\init_seq_data[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(0),
      I2 => strobe_cfg_data(0),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[0]_i_2__1_n_0\
    );
\init_seq_data[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(0),
      I2 => strobe_cfg_data(0),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[0]_i_2__2_n_0\
    );
\init_seq_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(10),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[10]_i_2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[31]\(10)
    );
\init_seq_data[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(42),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[10]_i_2__0_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[63]\(10)
    );
\init_seq_data[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(74),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[10]_i_2__1_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[95]\(10)
    );
\init_seq_data[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(106),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[10]_i_2__2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[127]\(10)
    );
\init_seq_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[10]\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid0(2),
      I3 => \p_0_in1_in__0\(2),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[10]_i_4_n_0\,
      O => \init_seq_data[10]_i_2_n_0\
    );
\init_seq_data[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[10]_0\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid1(2),
      I3 => \p_0_in1_in__0\(2),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[10]_i_4_n_0\,
      O => \init_seq_data[10]_i_2__0_n_0\
    );
\init_seq_data[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[10]_1\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid2(2),
      I3 => \p_0_in1_in__0\(2),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[10]_i_4_n_0\,
      O => \init_seq_data[10]_i_2__1_n_0\
    );
\init_seq_data[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[10]_2\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid3(2),
      I3 => \p_0_in1_in__0\(2),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[10]_i_4_n_0\,
      O => \init_seq_data[10]_i_2__2_n_0\
    );
\init_seq_data[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dat_count(0),
      I1 => dat_count(1),
      I2 => dat_count(2),
      O => \init_seq_data[10]_i_4_n_0\
    );
\init_seq_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(11),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[11]_i_2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[31]\(11)
    );
\init_seq_data[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(43),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[11]_i_2__0_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[63]\(11)
    );
\init_seq_data[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(75),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[11]_i_2__1_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[95]\(11)
    );
\init_seq_data[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(107),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[11]_i_2__2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[127]\(11)
    );
\init_seq_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[11]\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid0(3),
      I3 => \p_0_in1_in__0\(3),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[11]_i_4_n_0\,
      O => \init_seq_data[11]_i_2_n_0\
    );
\init_seq_data[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[11]_0\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid1(3),
      I3 => \p_0_in1_in__0\(3),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[11]_i_4_n_0\,
      O => \init_seq_data[11]_i_2__0_n_0\
    );
\init_seq_data[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[11]_1\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid2(3),
      I3 => \p_0_in1_in__0\(3),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[11]_i_4_n_0\,
      O => \init_seq_data[11]_i_2__1_n_0\
    );
\init_seq_data[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[11]_2\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid3(3),
      I3 => \p_0_in1_in__0\(3),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[11]_i_4_n_0\,
      O => \init_seq_data[11]_i_2__2_n_0\
    );
\init_seq_data[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => dat_count(1),
      I1 => dat_count(0),
      I2 => dat_count(2),
      I3 => dat_count(3),
      O => \init_seq_data[11]_i_4_n_0\
    );
\init_seq_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(12),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[12]_i_2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[31]\(12)
    );
\init_seq_data[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(44),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[12]_i_2__0_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[63]\(12)
    );
\init_seq_data[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(76),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[12]_i_2__1_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[95]\(12)
    );
\init_seq_data[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(108),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[12]_i_2__2_n_0\,
      I3 => \init_seq_data[12]_i_3__2_n_0\,
      I4 => strobe_cfg_data(1),
      I5 => strobe_dataxy(1),
      O => \txdatain_i_reg[127]\(12)
    );
\init_seq_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[12]\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid0(4),
      I3 => \p_0_in1_in__0\(4),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[12]_i_6_n_0\,
      O => \init_seq_data[12]_i_2_n_0\
    );
\init_seq_data[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[12]_0\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid1(4),
      I3 => \p_0_in1_in__0\(4),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[12]_i_6_n_0\,
      O => \init_seq_data[12]_i_2__0_n_0\
    );
\init_seq_data[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[12]_1\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid2(4),
      I3 => \p_0_in1_in__0\(4),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[12]_i_6_n_0\,
      O => \init_seq_data[12]_i_2__1_n_0\
    );
\init_seq_data[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[12]_2\,
      I1 => \link_cfg_lane[3]23_out\,
      I2 => tx_cfg_lid3(4),
      I3 => \p_0_in1_in__0\(4),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[12]_i_6_n_0\,
      O => \init_seq_data[12]_i_2__2_n_0\
    );
\init_seq_data[12]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => strobe_cfg_start(1),
      I1 => strobe_align_sym(1),
      I2 => strobe_start_of_seq(1),
      O => \init_seq_data[12]_i_3__2_n_0\
    );
\init_seq_data[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => dat_count(2),
      I1 => dat_count(0),
      I2 => dat_count(1),
      I3 => dat_count(3),
      I4 => dat_count(4),
      O => \init_seq_data[12]_i_6_n_0\
    );
\init_seq_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(13),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[13]_i_2__2_n_0\,
      I3 => \init_seq_data[13]_i_3_n_0\,
      I4 => \init_seq_data[13]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(13)
    );
\init_seq_data[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(45),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[13]_i_2__2_n_0\,
      I3 => \init_seq_data[13]_i_2_n_0\,
      I4 => \init_seq_data[13]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(13)
    );
\init_seq_data[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(77),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[13]_i_2__2_n_0\,
      I3 => \init_seq_data[13]_i_2__0_n_0\,
      I4 => \init_seq_data[13]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(13)
    );
\init_seq_data[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(109),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[13]_i_2__2_n_0\,
      I3 => \init_seq_data[13]_i_2__1_n_0\,
      I4 => \init_seq_data[13]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(13)
    );
\init_seq_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(1),
      I1 => strobe_start_of_seq(1),
      I2 => \init_seq_data_reg[13]_0\,
      I3 => \p_0_in1_in__0\(5),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[13]_i_6_n_0\,
      O => \init_seq_data[13]_i_2_n_0\
    );
\init_seq_data[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(1),
      I1 => strobe_start_of_seq(1),
      I2 => \init_seq_data_reg[13]_1\,
      I3 => \p_0_in1_in__0\(5),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[13]_i_6_n_0\,
      O => \init_seq_data[13]_i_2__0_n_0\
    );
\init_seq_data[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(1),
      I1 => strobe_start_of_seq(1),
      I2 => \init_seq_data_reg[13]_2\,
      I3 => \p_0_in1_in__0\(5),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[13]_i_6_n_0\,
      O => \init_seq_data[13]_i_2__1_n_0\
    );
\init_seq_data[13]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => strobe_cfg_start(1),
      I2 => strobe_start_of_seq(1),
      O => \init_seq_data[13]_i_2__2_n_0\
    );
\init_seq_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(1),
      I1 => strobe_start_of_seq(1),
      I2 => \init_seq_data_reg[13]\,
      I3 => \p_0_in1_in__0\(5),
      I4 => strobe_cfg_data(1),
      I5 => \init_seq_data[13]_i_6_n_0\,
      O => \init_seq_data[13]_i_3_n_0\
    );
\init_seq_data[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_dataxy(1),
      I1 => strobe_cfg_data(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_start_of_seq(1),
      O => \init_seq_data[13]_i_4_n_0\
    );
\init_seq_data[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => dat_count(5),
      I1 => \init_seq_data[13]_i_7_n_0\,
      I2 => strobe_start_of_seq(1),
      I3 => strobe_cfg_start(1),
      O => \init_seq_data[13]_i_6_n_0\
    );
\init_seq_data[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dat_count(4),
      I1 => dat_count(2),
      I2 => dat_count(0),
      I3 => dat_count(1),
      I4 => dat_count(3),
      O => \init_seq_data[13]_i_7_n_0\
    );
\init_seq_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(14),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_start_of_seq(1),
      I4 => \init_seq_data[14]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(14)
    );
\init_seq_data[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(46),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_start_of_seq(1),
      I4 => \init_seq_data[14]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(14)
    );
\init_seq_data[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(78),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_start_of_seq(1),
      I4 => \init_seq_data[14]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(14)
    );
\init_seq_data[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(110),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_start_of_seq(1),
      I4 => \init_seq_data[14]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(14)
    );
\init_seq_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => \init_seq_data[14]_i_3_n_0\,
      I2 => strobe_dataxy(1),
      I3 => strobe_cfg_data(1),
      I4 => \p_0_in1_in__0\(6),
      I5 => \init_seq_data_reg[14]\,
      O => \init_seq_data[14]_i_2_n_0\
    );
\init_seq_data[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => \init_seq_data[14]_i_3_n_0\,
      I2 => strobe_dataxy(1),
      I3 => strobe_cfg_data(1),
      I4 => \p_0_in1_in__0\(6),
      I5 => \init_seq_data_reg[14]_0\,
      O => \init_seq_data[14]_i_2__0_n_0\
    );
\init_seq_data[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => \init_seq_data[14]_i_3_n_0\,
      I2 => strobe_dataxy(1),
      I3 => strobe_cfg_data(1),
      I4 => \p_0_in1_in__0\(6),
      I5 => \init_seq_data_reg[14]_1\,
      O => \init_seq_data[14]_i_2__1_n_0\
    );
\init_seq_data[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => \init_seq_data[14]_i_3_n_0\,
      I2 => strobe_dataxy(1),
      I3 => strobe_cfg_data(1),
      I4 => \p_0_in1_in__0\(6),
      I5 => \init_seq_data_reg[14]_2\,
      O => \init_seq_data[14]_i_2__2_n_0\
    );
\init_seq_data[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => dat_count(6),
      I1 => \init_seq_data[15]_i_6_n_0\,
      I2 => strobe_cfg_data(1),
      O => \init_seq_data[14]_i_3_n_0\
    );
\init_seq_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(15),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[15]_i_2__2_n_0\,
      I3 => strobe_dataxy(1),
      I4 => \init_seq_data[15]_i_3_n_0\,
      I5 => \init_seq_data[15]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(15)
    );
\init_seq_data[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(47),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[15]_i_2__2_n_0\,
      I3 => strobe_dataxy(1),
      I4 => \init_seq_data[15]_i_2_n_0\,
      I5 => \init_seq_data[15]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(15)
    );
\init_seq_data[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(79),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[15]_i_2__2_n_0\,
      I3 => strobe_dataxy(1),
      I4 => \init_seq_data[15]_i_2__0_n_0\,
      I5 => \init_seq_data[15]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(15)
    );
\init_seq_data[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(111),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[15]_i_2__2_n_0\,
      I3 => strobe_dataxy(1),
      I4 => \init_seq_data[15]_i_2__1_n_0\,
      I5 => \init_seq_data[15]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(15)
    );
\init_seq_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(7),
      I2 => \p_0_in1_in__0\(6),
      I3 => \init_seq_data_reg[14]_0\,
      I4 => strobe_start_of_seq(1),
      I5 => strobe_cfg_start(1),
      O => \init_seq_data[15]_i_2_n_0\
    );
\init_seq_data[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(7),
      I2 => \p_0_in1_in__0\(6),
      I3 => \init_seq_data_reg[14]_1\,
      I4 => strobe_start_of_seq(1),
      I5 => strobe_cfg_start(1),
      O => \init_seq_data[15]_i_2__0_n_0\
    );
\init_seq_data[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(7),
      I2 => \p_0_in1_in__0\(6),
      I3 => \init_seq_data_reg[14]_2\,
      I4 => strobe_start_of_seq(1),
      I5 => strobe_cfg_start(1),
      O => \init_seq_data[15]_i_2__1_n_0\
    );
\init_seq_data[15]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_align_sym(1),
      I1 => strobe_cfg_data(1),
      I2 => strobe_dataxy(1),
      I3 => strobe_start_of_seq(1),
      O => \init_seq_data[15]_i_2__2_n_0\
    );
\init_seq_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(7),
      I2 => \p_0_in1_in__0\(6),
      I3 => \init_seq_data_reg[14]\,
      I4 => strobe_start_of_seq(1),
      I5 => strobe_cfg_start(1),
      O => \init_seq_data[15]_i_3_n_0\
    );
\init_seq_data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF78"
    )
        port map (
      I0 => \init_seq_data[15]_i_6_n_0\,
      I1 => dat_count(6),
      I2 => dat_count(7),
      I3 => strobe_cfg_start(1),
      I4 => strobe_start_of_seq(1),
      I5 => strobe_cfg_data(1),
      O => \init_seq_data[15]_i_4_n_0\
    );
\init_seq_data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => dat_count(5),
      I1 => dat_count(3),
      I2 => dat_count(1),
      I3 => dat_count(0),
      I4 => dat_count(2),
      I5 => dat_count(4),
      O => \init_seq_data[15]_i_6_n_0\
    );
\init_seq_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(16),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_align_sym(2),
      I4 => strobe_start_of_seq(2),
      I5 => \init_seq_data[16]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(16)
    );
\init_seq_data[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(48),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_align_sym(2),
      I4 => strobe_start_of_seq(2),
      I5 => \init_seq_data[16]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(16)
    );
\init_seq_data[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(80),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_align_sym(2),
      I4 => strobe_start_of_seq(2),
      I5 => \init_seq_data[16]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(16)
    );
\init_seq_data[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(112),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_align_sym(2),
      I4 => strobe_start_of_seq(2),
      I5 => \init_seq_data[16]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(16)
    );
\init_seq_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(2),
      I2 => strobe_cfg_data(2),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[16]_i_2_n_0\
    );
\init_seq_data[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(2),
      I2 => strobe_cfg_data(2),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[16]_i_2__0_n_0\
    );
\init_seq_data[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(2),
      I2 => strobe_cfg_data(2),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[16]_i_2__1_n_0\
    );
\init_seq_data[16]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0838383838080808"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(2),
      I2 => strobe_cfg_data(2),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[16]_i_2__2_n_0\
    );
\init_seq_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(17),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[17]_i_2__2_n_0\,
      I3 => \init_seq_data[17]_i_3_n_0\,
      I4 => strobe_dataxy(2),
      I5 => \init_seq_data[17]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(17)
    );
\init_seq_data[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(49),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[17]_i_2__2_n_0\,
      I3 => \init_seq_data[17]_i_2_n_0\,
      I4 => strobe_dataxy(2),
      I5 => \init_seq_data[17]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(17)
    );
\init_seq_data[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(81),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[17]_i_2__2_n_0\,
      I3 => \init_seq_data[17]_i_2__0_n_0\,
      I4 => strobe_dataxy(2),
      I5 => \init_seq_data[17]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(17)
    );
\init_seq_data[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(113),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[17]_i_2__2_n_0\,
      I3 => \init_seq_data[17]_i_2__1_n_0\,
      I4 => strobe_dataxy(2),
      I5 => \init_seq_data[17]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(17)
    );
\init_seq_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[17]\,
      I2 => tx_cfg_lid1(1),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[17]_i_2_n_0\
    );
\init_seq_data[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[17]\,
      I2 => tx_cfg_lid2(1),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[17]_i_2__0_n_0\
    );
\init_seq_data[17]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[17]\,
      I2 => tx_cfg_lid3(1),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[17]_i_2__1_n_0\
    );
\init_seq_data[17]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => strobe_start_of_seq(2),
      I1 => strobe_align_sym(2),
      I2 => strobe_cfg_start(2),
      O => \init_seq_data[17]_i_2__2_n_0\
    );
\init_seq_data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[17]\,
      I2 => tx_cfg_lid0(1),
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[16]\,
      O => \init_seq_data[17]_i_3_n_0\
    );
\init_seq_data[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => dat_count(1),
      O => \init_seq_data[17]_i_4_n_0\
    );
\init_seq_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(18),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[18]_i_2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[31]\(18)
    );
\init_seq_data[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(50),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[18]_i_2__0_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[63]\(18)
    );
\init_seq_data[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(82),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[18]_i_2__1_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[95]\(18)
    );
\init_seq_data[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(114),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[18]_i_2__2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[127]\(18)
    );
\init_seq_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[18]\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid0(2),
      I3 => \init_seq_data_reg[18]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[18]_i_4_n_0\,
      O => \init_seq_data[18]_i_2_n_0\
    );
\init_seq_data[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[18]_1\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid1(2),
      I3 => \init_seq_data_reg[18]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[18]_i_4_n_0\,
      O => \init_seq_data[18]_i_2__0_n_0\
    );
\init_seq_data[18]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[18]_2\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid2(2),
      I3 => \init_seq_data_reg[18]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[18]_i_4_n_0\,
      O => \init_seq_data[18]_i_2__1_n_0\
    );
\init_seq_data[18]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[18]_3\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid3(2),
      I3 => \init_seq_data_reg[18]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[18]_i_4_n_0\,
      O => \init_seq_data[18]_i_2__2_n_0\
    );
\init_seq_data[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dat_count(1),
      I1 => dat_count(2),
      O => \init_seq_data[18]_i_4_n_0\
    );
\init_seq_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(19),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[19]_i_2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[31]\(19)
    );
\init_seq_data[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(51),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[19]_i_2__0_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[63]\(19)
    );
\init_seq_data[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(83),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[19]_i_2__1_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[95]\(19)
    );
\init_seq_data[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(115),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[19]_i_2__2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[127]\(19)
    );
\init_seq_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[19]\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid0(3),
      I3 => \init_seq_data_reg[19]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[19]_i_4_n_0\,
      O => \init_seq_data[19]_i_2_n_0\
    );
\init_seq_data[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[19]_1\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid1(3),
      I3 => \init_seq_data_reg[19]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[19]_i_4_n_0\,
      O => \init_seq_data[19]_i_2__0_n_0\
    );
\init_seq_data[19]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[19]_2\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid2(3),
      I3 => \init_seq_data_reg[19]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[19]_i_4_n_0\,
      O => \init_seq_data[19]_i_2__1_n_0\
    );
\init_seq_data[19]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[19]_3\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid3(3),
      I3 => \init_seq_data_reg[19]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[19]_i_4_n_0\,
      O => \init_seq_data[19]_i_2__2_n_0\
    );
\init_seq_data[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => dat_count(1),
      I1 => dat_count(2),
      I2 => dat_count(3),
      O => \init_seq_data[19]_i_4_n_0\
    );
\init_seq_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(1),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[1]_i_2__2_n_0\,
      I3 => \init_seq_data[1]_i_3_n_0\,
      I4 => strobe_dataxy(0),
      I5 => \init_seq_data[1]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(1)
    );
\init_seq_data[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(33),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[1]_i_2__2_n_0\,
      I3 => \init_seq_data[1]_i_2_n_0\,
      I4 => strobe_dataxy(0),
      I5 => \init_seq_data[1]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(1)
    );
\init_seq_data[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(65),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[1]_i_2__2_n_0\,
      I3 => \init_seq_data[1]_i_2__0_n_0\,
      I4 => strobe_dataxy(0),
      I5 => \init_seq_data[1]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(1)
    );
\init_seq_data[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(97),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[1]_i_2__2_n_0\,
      I3 => \init_seq_data[1]_i_2__1_n_0\,
      I4 => strobe_dataxy(0),
      I5 => \init_seq_data[1]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(1)
    );
\init_seq_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(1),
      I2 => tx_cfg_lid1(1),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[1]_i_2_n_0\
    );
\init_seq_data[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(1),
      I2 => tx_cfg_lid2(1),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[1]_i_2__0_n_0\
    );
\init_seq_data[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(1),
      I2 => tx_cfg_lid3(1),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[1]_i_2__1_n_0\
    );
\init_seq_data[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => strobe_start_of_seq(0),
      I1 => strobe_align_sym(0),
      I2 => strobe_cfg_start(0),
      O => \init_seq_data[1]_i_2__2_n_0\
    );
\init_seq_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(1),
      I2 => tx_cfg_lid0(1),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[7]\(0),
      O => \init_seq_data[1]_i_3_n_0\
    );
\init_seq_data[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dat_count(1),
      I1 => strobe_cfg_data(0),
      O => \init_seq_data[1]_i_4_n_0\
    );
\init_seq_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(20),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[20]_i_2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[31]\(20)
    );
\init_seq_data[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(52),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[20]_i_2__0_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[63]\(20)
    );
\init_seq_data[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(84),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[20]_i_2__1_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[95]\(20)
    );
\init_seq_data[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(116),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[20]_i_2__2_n_0\,
      I3 => \init_seq_data[20]_i_3__2_n_0\,
      I4 => strobe_cfg_data(2),
      I5 => strobe_dataxy(2),
      O => \txdatain_i_reg[127]\(20)
    );
\init_seq_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[20]\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid0(4),
      I3 => \init_seq_data_reg[20]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[20]_i_6_n_0\,
      O => \init_seq_data[20]_i_2_n_0\
    );
\init_seq_data[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[20]_1\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid1(4),
      I3 => \init_seq_data_reg[20]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[20]_i_6_n_0\,
      O => \init_seq_data[20]_i_2__0_n_0\
    );
\init_seq_data[20]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[20]_2\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid2(4),
      I3 => \init_seq_data_reg[20]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[20]_i_6_n_0\,
      O => \init_seq_data[20]_i_2__1_n_0\
    );
\init_seq_data[20]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[20]_3\,
      I1 => \link_cfg_lane[3]26_out\,
      I2 => tx_cfg_lid3(4),
      I3 => \init_seq_data_reg[20]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[20]_i_6_n_0\,
      O => \init_seq_data[20]_i_2__2_n_0\
    );
\init_seq_data[20]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_align_sym(2),
      I2 => strobe_start_of_seq(2),
      O => \init_seq_data[20]_i_3__2_n_0\
    );
\init_seq_data[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => dat_count(2),
      I1 => dat_count(1),
      I2 => dat_count(3),
      I3 => dat_count(4),
      O => \init_seq_data[20]_i_6_n_0\
    );
\init_seq_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(21),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[21]_i_2__2_n_0\,
      I3 => \init_seq_data[21]_i_3_n_0\,
      I4 => \init_seq_data[21]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(21)
    );
\init_seq_data[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(53),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[21]_i_2__2_n_0\,
      I3 => \init_seq_data[21]_i_2_n_0\,
      I4 => \init_seq_data[21]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(21)
    );
\init_seq_data[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(85),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[21]_i_2__2_n_0\,
      I3 => \init_seq_data[21]_i_2__0_n_0\,
      I4 => \init_seq_data[21]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(21)
    );
\init_seq_data[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(117),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[21]_i_2__2_n_0\,
      I3 => \init_seq_data[21]_i_2__1_n_0\,
      I4 => \init_seq_data[21]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(21)
    );
\init_seq_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_start_of_seq(2),
      I2 => \init_seq_data_reg[21]_1\,
      I3 => \init_seq_data_reg[21]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[21]_i_6_n_0\,
      O => \init_seq_data[21]_i_2_n_0\
    );
\init_seq_data[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_start_of_seq(2),
      I2 => \init_seq_data_reg[21]_2\,
      I3 => \init_seq_data_reg[21]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[21]_i_6_n_0\,
      O => \init_seq_data[21]_i_2__0_n_0\
    );
\init_seq_data[21]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_start_of_seq(2),
      I2 => \init_seq_data_reg[21]_3\,
      I3 => \init_seq_data_reg[21]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[21]_i_6_n_0\,
      O => \init_seq_data[21]_i_2__1_n_0\
    );
\init_seq_data[21]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => strobe_cfg_start(2),
      I2 => strobe_start_of_seq(2),
      O => \init_seq_data[21]_i_2__2_n_0\
    );
\init_seq_data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_start_of_seq(2),
      I2 => \init_seq_data_reg[21]\,
      I3 => \init_seq_data_reg[21]_0\,
      I4 => strobe_cfg_data(2),
      I5 => \init_seq_data[21]_i_6_n_0\,
      O => \init_seq_data[21]_i_3_n_0\
    );
\init_seq_data[21]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_dataxy(2),
      I1 => strobe_cfg_data(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_start_of_seq(2),
      O => \init_seq_data[21]_i_4_n_0\
    );
\init_seq_data[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => dat_count(5),
      I1 => dat_count(4),
      I2 => dat_count(2),
      I3 => dat_count(1),
      I4 => dat_count(3),
      I5 => \init_seq_data[21]_i_7_n_0\,
      O => \init_seq_data[21]_i_6_n_0\
    );
\init_seq_data[21]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => strobe_cfg_start(2),
      I1 => strobe_start_of_seq(2),
      O => \init_seq_data[21]_i_7_n_0\
    );
\init_seq_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(22),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_start_of_seq(2),
      I4 => \init_seq_data[22]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(22)
    );
\init_seq_data[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(54),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_start_of_seq(2),
      I4 => \init_seq_data[22]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(22)
    );
\init_seq_data[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(86),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_start_of_seq(2),
      I4 => \init_seq_data[22]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(22)
    );
\init_seq_data[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(118),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => strobe_cfg_start(2),
      I3 => strobe_start_of_seq(2),
      I4 => \init_seq_data[22]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(22)
    );
\init_seq_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => \init_seq_data[22]_i_3_n_0\,
      I2 => strobe_dataxy(2),
      I3 => strobe_cfg_data(2),
      I4 => \init_seq_data_reg[22]\,
      I5 => \init_seq_data_reg[22]_0\,
      O => \init_seq_data[22]_i_2_n_0\
    );
\init_seq_data[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => \init_seq_data[22]_i_3_n_0\,
      I2 => strobe_dataxy(2),
      I3 => strobe_cfg_data(2),
      I4 => \init_seq_data_reg[22]\,
      I5 => \init_seq_data_reg[22]_1\,
      O => \init_seq_data[22]_i_2__0_n_0\
    );
\init_seq_data[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => \init_seq_data[22]_i_3_n_0\,
      I2 => strobe_dataxy(2),
      I3 => strobe_cfg_data(2),
      I4 => \init_seq_data_reg[22]\,
      I5 => \init_seq_data_reg[22]_2\,
      O => \init_seq_data[22]_i_2__1_n_0\
    );
\init_seq_data[22]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => \init_seq_data[22]_i_3_n_0\,
      I2 => strobe_dataxy(2),
      I3 => strobe_cfg_data(2),
      I4 => \init_seq_data_reg[22]\,
      I5 => \init_seq_data_reg[22]_3\,
      O => \init_seq_data[22]_i_2__2_n_0\
    );
\init_seq_data[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => dat_count(6),
      I1 => \init_seq_data[23]_i_6_n_0\,
      I2 => strobe_cfg_data(2),
      O => \init_seq_data[22]_i_3_n_0\
    );
\init_seq_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(23),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[23]_i_2__2_n_0\,
      I3 => strobe_dataxy(2),
      I4 => \init_seq_data[23]_i_3_n_0\,
      I5 => \init_seq_data[23]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(23)
    );
\init_seq_data[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(55),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[23]_i_2__2_n_0\,
      I3 => strobe_dataxy(2),
      I4 => \init_seq_data[23]_i_2_n_0\,
      I5 => \init_seq_data[23]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(23)
    );
\init_seq_data[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(87),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[23]_i_2__2_n_0\,
      I3 => strobe_dataxy(2),
      I4 => \init_seq_data[23]_i_2__0_n_0\,
      I5 => \init_seq_data[23]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(23)
    );
\init_seq_data[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(119),
      I1 => \^strobe_user_reg[3]_0\(2),
      I2 => \init_seq_data[23]_i_2__2_n_0\,
      I3 => strobe_dataxy(2),
      I4 => \init_seq_data[23]_i_2__1_n_0\,
      I5 => \init_seq_data[23]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(23)
    );
\init_seq_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[23]\,
      I2 => \init_seq_data_reg[22]\,
      I3 => \init_seq_data_reg[22]_1\,
      I4 => strobe_start_of_seq(2),
      I5 => strobe_cfg_start(2),
      O => \init_seq_data[23]_i_2_n_0\
    );
\init_seq_data[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[23]\,
      I2 => \init_seq_data_reg[22]\,
      I3 => \init_seq_data_reg[22]_2\,
      I4 => strobe_start_of_seq(2),
      I5 => strobe_cfg_start(2),
      O => \init_seq_data[23]_i_2__0_n_0\
    );
\init_seq_data[23]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[23]\,
      I2 => \init_seq_data_reg[22]\,
      I3 => \init_seq_data_reg[22]_3\,
      I4 => strobe_start_of_seq(2),
      I5 => strobe_cfg_start(2),
      O => \init_seq_data[23]_i_2__1_n_0\
    );
\init_seq_data[23]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_align_sym(2),
      I1 => strobe_cfg_data(2),
      I2 => strobe_dataxy(2),
      I3 => strobe_start_of_seq(2),
      O => \init_seq_data[23]_i_2__2_n_0\
    );
\init_seq_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(2),
      I1 => \init_seq_data_reg[23]\,
      I2 => \init_seq_data_reg[22]\,
      I3 => \init_seq_data_reg[22]_0\,
      I4 => strobe_start_of_seq(2),
      I5 => strobe_cfg_start(2),
      O => \init_seq_data[23]_i_3_n_0\
    );
\init_seq_data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF78"
    )
        port map (
      I0 => \init_seq_data[23]_i_6_n_0\,
      I1 => dat_count(6),
      I2 => dat_count(7),
      I3 => strobe_cfg_start(2),
      I4 => strobe_start_of_seq(2),
      I5 => strobe_cfg_data(2),
      O => \init_seq_data[23]_i_4_n_0\
    );
\init_seq_data[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dat_count(5),
      I1 => dat_count(3),
      I2 => dat_count(1),
      I3 => dat_count(2),
      I4 => dat_count(4),
      O => \init_seq_data[23]_i_6_n_0\
    );
\init_seq_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(24),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_align_sym(3),
      I4 => strobe_start_of_seq(3),
      I5 => \init_seq_data[24]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(24)
    );
\init_seq_data[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(56),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_align_sym(3),
      I4 => strobe_start_of_seq(3),
      I5 => \init_seq_data[24]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(24)
    );
\init_seq_data[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(88),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_align_sym(3),
      I4 => strobe_start_of_seq(3),
      I5 => \init_seq_data[24]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(24)
    );
\init_seq_data[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(120),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_align_sym(3),
      I4 => strobe_start_of_seq(3),
      I5 => \init_seq_data[24]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(24)
    );
\init_seq_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(3),
      I2 => strobe_cfg_data(3),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[24]_i_2_n_0\
    );
\init_seq_data[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(3),
      I2 => strobe_cfg_data(3),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[24]_i_2__0_n_0\
    );
\init_seq_data[24]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(3),
      I2 => strobe_cfg_data(3),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[24]_i_2__1_n_0\
    );
\init_seq_data[24]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(3),
      I2 => strobe_cfg_data(3),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[24]_i_2__2_n_0\
    );
\init_seq_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(25),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[25]_i_2__2_n_0\,
      I3 => \init_seq_data[25]_i_3_n_0\,
      I4 => strobe_dataxy(3),
      I5 => \init_seq_data[25]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(25)
    );
\init_seq_data[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(57),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[25]_i_2__2_n_0\,
      I3 => \init_seq_data[25]_i_2_n_0\,
      I4 => strobe_dataxy(3),
      I5 => \init_seq_data[25]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(25)
    );
\init_seq_data[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(89),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[25]_i_2__2_n_0\,
      I3 => \init_seq_data[25]_i_2__0_n_0\,
      I4 => strobe_dataxy(3),
      I5 => \init_seq_data[25]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(25)
    );
\init_seq_data[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(121),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[25]_i_2__2_n_0\,
      I3 => \init_seq_data[25]_i_2__1_n_0\,
      I4 => strobe_dataxy(3),
      I5 => \init_seq_data[25]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(25)
    );
\init_seq_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[25]\,
      I2 => tx_cfg_lid1(1),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[25]_i_2_n_0\
    );
\init_seq_data[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[25]\,
      I2 => tx_cfg_lid2(1),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[25]_i_2__0_n_0\
    );
\init_seq_data[25]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[25]\,
      I2 => tx_cfg_lid3(1),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[25]_i_2__1_n_0\
    );
\init_seq_data[25]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => strobe_start_of_seq(3),
      I1 => strobe_align_sym(3),
      I2 => strobe_cfg_start(3),
      O => \init_seq_data[25]_i_2__2_n_0\
    );
\init_seq_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[25]\,
      I2 => tx_cfg_lid0(1),
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \init_seq_data_reg[24]\,
      O => \init_seq_data[25]_i_3_n_0\
    );
\init_seq_data[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => dat_count(1),
      I2 => dat_count(0),
      O => \init_seq_data[25]_i_4_n_0\
    );
\init_seq_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(26),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[26]_i_2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[31]\(26)
    );
\init_seq_data[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(58),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[26]_i_2__0_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[63]\(26)
    );
\init_seq_data[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(90),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[26]_i_2__1_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[95]\(26)
    );
\init_seq_data[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(122),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[26]_i_2__2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[127]\(26)
    );
\init_seq_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[26]\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid0(2),
      I3 => \init_seq_data_reg[26]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(2),
      O => \init_seq_data[26]_i_2_n_0\
    );
\init_seq_data[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[26]_1\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid1(2),
      I3 => \init_seq_data_reg[26]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(2),
      O => \init_seq_data[26]_i_2__0_n_0\
    );
\init_seq_data[26]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[26]_2\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid2(2),
      I3 => \init_seq_data_reg[26]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(2),
      O => \init_seq_data[26]_i_2__1_n_0\
    );
\init_seq_data[26]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[26]_3\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid3(2),
      I3 => \init_seq_data_reg[26]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(2),
      O => \init_seq_data[26]_i_2__2_n_0\
    );
\init_seq_data[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => dat_count(1),
      I1 => dat_count(0),
      I2 => dat_count(2),
      O => \g_tx_lanes[0].i_tx_lane_32/data1\(2)
    );
\init_seq_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(27),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[27]_i_2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[31]\(27)
    );
\init_seq_data[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(59),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[27]_i_2__0_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[63]\(27)
    );
\init_seq_data[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(91),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[27]_i_2__1_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[95]\(27)
    );
\init_seq_data[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(123),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[27]_i_2__2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[127]\(27)
    );
\init_seq_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[27]\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid0(3),
      I3 => \init_seq_data_reg[27]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(3),
      O => \init_seq_data[27]_i_2_n_0\
    );
\init_seq_data[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[27]_1\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid1(3),
      I3 => \init_seq_data_reg[27]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(3),
      O => \init_seq_data[27]_i_2__0_n_0\
    );
\init_seq_data[27]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[27]_2\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid2(3),
      I3 => \init_seq_data_reg[27]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(3),
      O => \init_seq_data[27]_i_2__1_n_0\
    );
\init_seq_data[27]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[27]_3\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid3(3),
      I3 => \init_seq_data_reg[27]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(3),
      O => \init_seq_data[27]_i_2__2_n_0\
    );
\init_seq_data[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => dat_count(0),
      I1 => dat_count(1),
      I2 => dat_count(2),
      I3 => dat_count(3),
      O => \g_tx_lanes[0].i_tx_lane_32/data1\(3)
    );
\init_seq_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(28),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[28]_i_2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[31]\(28)
    );
\init_seq_data[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(60),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[28]_i_2__0_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[63]\(28)
    );
\init_seq_data[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(92),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[28]_i_2__1_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[95]\(28)
    );
\init_seq_data[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(124),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[28]_i_2__2_n_0\,
      I3 => \init_seq_data[28]_i_3__2_n_0\,
      I4 => strobe_cfg_data(3),
      I5 => strobe_dataxy(3),
      O => \txdatain_i_reg[127]\(28)
    );
\init_seq_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[28]\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid0(4),
      I3 => \init_seq_data_reg[28]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(4),
      O => \init_seq_data[28]_i_2_n_0\
    );
\init_seq_data[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[28]_1\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid1(4),
      I3 => \init_seq_data_reg[28]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(4),
      O => \init_seq_data[28]_i_2__0_n_0\
    );
\init_seq_data[28]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[28]_2\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid2(4),
      I3 => \init_seq_data_reg[28]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(4),
      O => \init_seq_data[28]_i_2__1_n_0\
    );
\init_seq_data[28]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[28]_3\,
      I1 => \link_cfg_lane[3]29_out\,
      I2 => tx_cfg_lid3(4),
      I3 => \init_seq_data_reg[28]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \g_tx_lanes[0].i_tx_lane_32/data1\(4),
      O => \init_seq_data[28]_i_2__2_n_0\
    );
\init_seq_data[28]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => strobe_cfg_start(3),
      I1 => strobe_align_sym(3),
      I2 => strobe_start_of_seq(3),
      O => \init_seq_data[28]_i_3__2_n_0\
    );
\init_seq_data[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFA800"
    )
        port map (
      I0 => dat_count(2),
      I1 => dat_count(1),
      I2 => dat_count(0),
      I3 => dat_count(3),
      I4 => dat_count(4),
      O => \g_tx_lanes[0].i_tx_lane_32/data1\(4)
    );
\init_seq_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(29),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[29]_i_2__2_n_0\,
      I3 => \init_seq_data[29]_i_3_n_0\,
      I4 => \init_seq_data[29]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(29)
    );
\init_seq_data[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(61),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[29]_i_2__2_n_0\,
      I3 => \init_seq_data[29]_i_2_n_0\,
      I4 => \init_seq_data[29]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(29)
    );
\init_seq_data[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(93),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[29]_i_2__2_n_0\,
      I3 => \init_seq_data[29]_i_2__0_n_0\,
      I4 => \init_seq_data[29]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(29)
    );
\init_seq_data[29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(125),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[29]_i_2__2_n_0\,
      I3 => \init_seq_data[29]_i_2__1_n_0\,
      I4 => \init_seq_data[29]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(29)
    );
\init_seq_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(3),
      I1 => strobe_start_of_seq(3),
      I2 => \init_seq_data_reg[29]_1\,
      I3 => \init_seq_data_reg[29]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \init_seq_data[29]_i_6_n_0\,
      O => \init_seq_data[29]_i_2_n_0\
    );
\init_seq_data[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(3),
      I1 => strobe_start_of_seq(3),
      I2 => \init_seq_data_reg[29]_2\,
      I3 => \init_seq_data_reg[29]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \init_seq_data[29]_i_6_n_0\,
      O => \init_seq_data[29]_i_2__0_n_0\
    );
\init_seq_data[29]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(3),
      I1 => strobe_start_of_seq(3),
      I2 => \init_seq_data_reg[29]_3\,
      I3 => \init_seq_data_reg[29]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \init_seq_data[29]_i_6_n_0\,
      O => \init_seq_data[29]_i_2__1_n_0\
    );
\init_seq_data[29]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => strobe_cfg_start(3),
      I2 => strobe_start_of_seq(3),
      O => \init_seq_data[29]_i_2__2_n_0\
    );
\init_seq_data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFEFFE0000"
    )
        port map (
      I0 => strobe_cfg_start(3),
      I1 => strobe_start_of_seq(3),
      I2 => \init_seq_data_reg[29]\,
      I3 => \init_seq_data_reg[29]_0\,
      I4 => strobe_cfg_data(3),
      I5 => \init_seq_data[29]_i_6_n_0\,
      O => \init_seq_data[29]_i_3_n_0\
    );
\init_seq_data[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_dataxy(3),
      I1 => strobe_cfg_data(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_start_of_seq(3),
      O => \init_seq_data[29]_i_4_n_0\
    );
\init_seq_data[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => dat_count(5),
      I1 => \init_seq_data[29]_i_7_n_0\,
      I2 => strobe_start_of_seq(3),
      I3 => strobe_cfg_start(3),
      O => \init_seq_data[29]_i_6_n_0\
    );
\init_seq_data[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => dat_count(4),
      I1 => dat_count(2),
      I2 => dat_count(1),
      I3 => dat_count(0),
      I4 => dat_count(3),
      O => \init_seq_data[29]_i_7_n_0\
    );
\init_seq_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(2),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[2]_i_2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[31]\(2)
    );
\init_seq_data[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(34),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[2]_i_2__0_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[63]\(2)
    );
\init_seq_data[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(66),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[2]_i_2__1_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[95]\(2)
    );
\init_seq_data[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(98),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[2]_i_2__2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[127]\(2)
    );
\init_seq_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[2]\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid0(2),
      I3 => \init_seq_data_reg[7]\(2),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(2),
      O => \init_seq_data[2]_i_2_n_0\
    );
\init_seq_data[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[2]_0\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid1(2),
      I3 => \init_seq_data_reg[7]\(2),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(2),
      O => \init_seq_data[2]_i_2__0_n_0\
    );
\init_seq_data[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[2]_1\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid2(2),
      I3 => \init_seq_data_reg[7]\(2),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(2),
      O => \init_seq_data[2]_i_2__1_n_0\
    );
\init_seq_data[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[2]_2\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid3(2),
      I3 => \init_seq_data_reg[7]\(2),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(2),
      O => \init_seq_data[2]_i_2__2_n_0\
    );
\init_seq_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(30),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_start_of_seq(3),
      I4 => \init_seq_data[30]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(30)
    );
\init_seq_data[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(62),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_start_of_seq(3),
      I4 => \init_seq_data[30]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(30)
    );
\init_seq_data[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(94),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_start_of_seq(3),
      I4 => \init_seq_data[30]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(30)
    );
\init_seq_data[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(126),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => strobe_cfg_start(3),
      I3 => strobe_start_of_seq(3),
      I4 => \init_seq_data[30]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(30)
    );
\init_seq_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => \init_seq_data[30]_i_3_n_0\,
      I2 => strobe_dataxy(3),
      I3 => strobe_cfg_data(3),
      I4 => \init_seq_data_reg[30]\,
      I5 => \init_seq_data_reg[30]_0\,
      O => \init_seq_data[30]_i_2_n_0\
    );
\init_seq_data[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => \init_seq_data[30]_i_3_n_0\,
      I2 => strobe_dataxy(3),
      I3 => strobe_cfg_data(3),
      I4 => \init_seq_data_reg[30]\,
      I5 => \init_seq_data_reg[30]_1\,
      O => \init_seq_data[30]_i_2__0_n_0\
    );
\init_seq_data[30]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => \init_seq_data[30]_i_3_n_0\,
      I2 => strobe_dataxy(3),
      I3 => strobe_cfg_data(3),
      I4 => \init_seq_data_reg[30]\,
      I5 => \init_seq_data_reg[30]_2\,
      O => \init_seq_data[30]_i_2__1_n_0\
    );
\init_seq_data[30]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404A454A454A404A"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => \init_seq_data[30]_i_3_n_0\,
      I2 => strobe_dataxy(3),
      I3 => strobe_cfg_data(3),
      I4 => \init_seq_data_reg[30]\,
      I5 => \init_seq_data_reg[30]_3\,
      O => \init_seq_data[30]_i_2__2_n_0\
    );
\init_seq_data[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => dat_count(6),
      I1 => \init_seq_data[31]_i_6_n_0\,
      I2 => strobe_cfg_data(3),
      O => \init_seq_data[30]_i_3_n_0\
    );
\init_seq_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(31),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[31]_i_2__2_n_0\,
      I3 => strobe_dataxy(3),
      I4 => \init_seq_data[31]_i_3_n_0\,
      I5 => \init_seq_data[31]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(31)
    );
\init_seq_data[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(63),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[31]_i_2__2_n_0\,
      I3 => strobe_dataxy(3),
      I4 => \init_seq_data[31]_i_2_n_0\,
      I5 => \init_seq_data[31]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(31)
    );
\init_seq_data[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(95),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[31]_i_2__2_n_0\,
      I3 => strobe_dataxy(3),
      I4 => \init_seq_data[31]_i_2__0_n_0\,
      I5 => \init_seq_data[31]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(31)
    );
\init_seq_data[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(127),
      I1 => \^strobe_user_reg[3]_0\(3),
      I2 => \init_seq_data[31]_i_2__2_n_0\,
      I3 => strobe_dataxy(3),
      I4 => \init_seq_data[31]_i_2__1_n_0\,
      I5 => \init_seq_data[31]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(31)
    );
\init_seq_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[31]_0\,
      I2 => \init_seq_data_reg[30]\,
      I3 => \init_seq_data_reg[30]_1\,
      I4 => strobe_start_of_seq(3),
      I5 => strobe_cfg_start(3),
      O => \init_seq_data[31]_i_2_n_0\
    );
\init_seq_data[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[31]_0\,
      I2 => \init_seq_data_reg[30]\,
      I3 => \init_seq_data_reg[30]_2\,
      I4 => strobe_start_of_seq(3),
      I5 => strobe_cfg_start(3),
      O => \init_seq_data[31]_i_2__0_n_0\
    );
\init_seq_data[31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[31]_0\,
      I2 => \init_seq_data_reg[30]\,
      I3 => \init_seq_data_reg[30]_3\,
      I4 => strobe_start_of_seq(3),
      I5 => strobe_cfg_start(3),
      O => \init_seq_data[31]_i_2__1_n_0\
    );
\init_seq_data[31]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_align_sym(3),
      I1 => strobe_cfg_data(3),
      I2 => strobe_dataxy(3),
      I3 => strobe_start_of_seq(3),
      O => \init_seq_data[31]_i_2__2_n_0\
    );
\init_seq_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(3),
      I1 => \init_seq_data_reg[31]_0\,
      I2 => \init_seq_data_reg[30]\,
      I3 => \init_seq_data_reg[30]_0\,
      I4 => strobe_start_of_seq(3),
      I5 => strobe_cfg_start(3),
      O => \init_seq_data[31]_i_3_n_0\
    );
\init_seq_data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF78"
    )
        port map (
      I0 => \init_seq_data[31]_i_6_n_0\,
      I1 => dat_count(6),
      I2 => dat_count(7),
      I3 => strobe_cfg_start(3),
      I4 => strobe_start_of_seq(3),
      I5 => strobe_cfg_data(3),
      O => \init_seq_data[31]_i_4_n_0\
    );
\init_seq_data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => dat_count(5),
      I1 => dat_count(3),
      I2 => dat_count(0),
      I3 => dat_count(1),
      I4 => dat_count(2),
      I5 => dat_count(4),
      O => \init_seq_data[31]_i_6_n_0\
    );
\init_seq_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(3),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[3]_i_2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[31]\(3)
    );
\init_seq_data[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(35),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[3]_i_2__0_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[63]\(3)
    );
\init_seq_data[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(67),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[3]_i_2__1_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[95]\(3)
    );
\init_seq_data[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(99),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[3]_i_2__2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[127]\(3)
    );
\init_seq_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[3]\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid0(3),
      I3 => \init_seq_data_reg[7]\(3),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(3),
      O => \init_seq_data[3]_i_2_n_0\
    );
\init_seq_data[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[3]_0\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid1(3),
      I3 => \init_seq_data_reg[7]\(3),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(3),
      O => \init_seq_data[3]_i_2__0_n_0\
    );
\init_seq_data[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[3]_1\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid2(3),
      I3 => \init_seq_data_reg[7]\(3),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(3),
      O => \init_seq_data[3]_i_2__1_n_0\
    );
\init_seq_data[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[3]_2\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid3(3),
      I3 => \init_seq_data_reg[7]\(3),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(3),
      O => \init_seq_data[3]_i_2__2_n_0\
    );
\init_seq_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(4),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[4]_i_2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[31]\(4)
    );
\init_seq_data[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(36),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[4]_i_2__0_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[63]\(4)
    );
\init_seq_data[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(68),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[4]_i_2__1_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[95]\(4)
    );
\init_seq_data[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBB8BBBB"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(100),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[4]_i_2__2_n_0\,
      I3 => \init_seq_data[4]_i_3__2_n_0\,
      I4 => strobe_cfg_data(0),
      I5 => strobe_dataxy(0),
      O => \txdatain_i_reg[127]\(4)
    );
\init_seq_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[4]\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid0(4),
      I3 => \init_seq_data_reg[7]\(4),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(4),
      O => \init_seq_data[4]_i_2_n_0\
    );
\init_seq_data[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[4]_0\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid1(4),
      I3 => \init_seq_data_reg[7]\(4),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(4),
      O => \init_seq_data[4]_i_2__0_n_0\
    );
\init_seq_data[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[4]_1\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid2(4),
      I3 => \init_seq_data_reg[7]\(4),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(4),
      O => \init_seq_data[4]_i_2__1_n_0\
    );
\init_seq_data[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956AFFFF956A0000"
    )
        port map (
      I0 => \init_seq_data_reg[4]_2\,
      I1 => \link_cfg_lane[3]2\,
      I2 => tx_cfg_lid3(4),
      I3 => \init_seq_data_reg[7]\(4),
      I4 => strobe_cfg_data(0),
      I5 => dat_count(4),
      O => \init_seq_data[4]_i_2__2_n_0\
    );
\init_seq_data[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => strobe_cfg_start(0),
      I1 => strobe_align_sym(0),
      I2 => strobe_start_of_seq(0),
      O => \init_seq_data[4]_i_3__2_n_0\
    );
\init_seq_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(5),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[5]_i_2__2_n_0\,
      I3 => \init_seq_data[5]_i_3_n_0\,
      I4 => \init_seq_data[5]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(5)
    );
\init_seq_data[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(37),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[5]_i_2__2_n_0\,
      I3 => \init_seq_data[5]_i_2_n_0\,
      I4 => \init_seq_data[5]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(5)
    );
\init_seq_data[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(69),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[5]_i_2__2_n_0\,
      I3 => \init_seq_data[5]_i_2__0_n_0\,
      I4 => \init_seq_data[5]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(5)
    );
\init_seq_data[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(101),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[5]_i_2__2_n_0\,
      I3 => \init_seq_data[5]_i_2__1_n_0\,
      I4 => \init_seq_data[5]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(5)
    );
\init_seq_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F06F60"
    )
        port map (
      I0 => \init_seq_data_reg[5]_0\,
      I1 => \init_seq_data_reg[7]\(5),
      I2 => strobe_cfg_data(0),
      I3 => dat_count(5),
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[5]_i_2_n_0\
    );
\init_seq_data[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F06F60"
    )
        port map (
      I0 => \init_seq_data_reg[5]_1\,
      I1 => \init_seq_data_reg[7]\(5),
      I2 => strobe_cfg_data(0),
      I3 => dat_count(5),
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[5]_i_2__0_n_0\
    );
\init_seq_data[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F06F60"
    )
        port map (
      I0 => \init_seq_data_reg[5]_2\,
      I1 => \init_seq_data_reg[7]\(5),
      I2 => strobe_cfg_data(0),
      I3 => dat_count(5),
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[5]_i_2__1_n_0\
    );
\init_seq_data[5]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => strobe_cfg_start(0),
      I2 => strobe_start_of_seq(0),
      O => \init_seq_data[5]_i_2__2_n_0\
    );
\init_seq_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F06F60"
    )
        port map (
      I0 => \init_seq_data_reg[5]\,
      I1 => \init_seq_data_reg[7]\(5),
      I2 => strobe_cfg_data(0),
      I3 => dat_count(5),
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[5]_i_3_n_0\
    );
\init_seq_data[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_dataxy(0),
      I1 => strobe_cfg_data(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_start_of_seq(0),
      O => \init_seq_data[5]_i_4_n_0\
    );
\init_seq_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(6),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_start_of_seq(0),
      I4 => \init_seq_data[6]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(6)
    );
\init_seq_data[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(38),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_start_of_seq(0),
      I4 => \init_seq_data[6]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(6)
    );
\init_seq_data[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(70),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_start_of_seq(0),
      I4 => \init_seq_data[6]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(6)
    );
\init_seq_data[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(102),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => strobe_cfg_start(0),
      I3 => strobe_start_of_seq(0),
      I4 => \init_seq_data[6]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(6)
    );
\init_seq_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004A054A054A004A"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => dat_count(6),
      I2 => strobe_dataxy(0),
      I3 => strobe_cfg_data(0),
      I4 => \init_seq_data_reg[7]\(6),
      I5 => \init_seq_data_reg[6]\,
      O => \init_seq_data[6]_i_2_n_0\
    );
\init_seq_data[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004A054A054A004A"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => dat_count(6),
      I2 => strobe_dataxy(0),
      I3 => strobe_cfg_data(0),
      I4 => \init_seq_data_reg[7]\(6),
      I5 => \init_seq_data_reg[6]_0\,
      O => \init_seq_data[6]_i_2__0_n_0\
    );
\init_seq_data[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004A054A054A004A"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => dat_count(6),
      I2 => strobe_dataxy(0),
      I3 => strobe_cfg_data(0),
      I4 => \init_seq_data_reg[7]\(6),
      I5 => \init_seq_data_reg[6]_1\,
      O => \init_seq_data[6]_i_2__1_n_0\
    );
\init_seq_data[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004A054A054A004A"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => dat_count(6),
      I2 => strobe_dataxy(0),
      I3 => strobe_cfg_data(0),
      I4 => \init_seq_data_reg[7]\(6),
      I5 => \init_seq_data_reg[6]_2\,
      O => \init_seq_data[6]_i_2__2_n_0\
    );
\init_seq_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(7),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[7]_i_2__2_n_0\,
      I3 => strobe_dataxy(0),
      I4 => \init_seq_data[7]_i_3_n_0\,
      I5 => \init_seq_data[7]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(7)
    );
\init_seq_data[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(39),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[7]_i_2__2_n_0\,
      I3 => strobe_dataxy(0),
      I4 => \init_seq_data[7]_i_2_n_0\,
      I5 => \init_seq_data[7]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(7)
    );
\init_seq_data[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(71),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[7]_i_2__2_n_0\,
      I3 => strobe_dataxy(0),
      I4 => \init_seq_data[7]_i_2__0_n_0\,
      I5 => \init_seq_data[7]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(7)
    );
\init_seq_data[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8B8B8"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(103),
      I1 => \^strobe_user_reg[3]_0\(0),
      I2 => \init_seq_data[7]_i_2__2_n_0\,
      I3 => strobe_dataxy(0),
      I4 => \init_seq_data[7]_i_2__1_n_0\,
      I5 => \init_seq_data[7]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(7)
    );
\init_seq_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(7),
      I2 => \init_seq_data_reg[7]\(6),
      I3 => \init_seq_data_reg[6]_0\,
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[7]_i_2_n_0\
    );
\init_seq_data[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(7),
      I2 => \init_seq_data_reg[7]\(6),
      I3 => \init_seq_data_reg[6]_1\,
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[7]_i_2__0_n_0\
    );
\init_seq_data[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(7),
      I2 => \init_seq_data_reg[7]\(6),
      I3 => \init_seq_data_reg[6]_2\,
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[7]_i_2__1_n_0\
    );
\init_seq_data[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => strobe_align_sym(0),
      I1 => strobe_cfg_data(0),
      I2 => strobe_dataxy(0),
      I3 => strobe_start_of_seq(0),
      O => \init_seq_data[7]_i_2__2_n_0\
    );
\init_seq_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2888"
    )
        port map (
      I0 => strobe_cfg_data(0),
      I1 => \init_seq_data_reg[7]\(7),
      I2 => \init_seq_data_reg[7]\(6),
      I3 => \init_seq_data_reg[6]\,
      I4 => strobe_start_of_seq(0),
      I5 => strobe_cfg_start(0),
      O => \init_seq_data[7]_i_3_n_0\
    );
\init_seq_data[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dat_count(7),
      I1 => strobe_cfg_start(0),
      I2 => strobe_start_of_seq(0),
      I3 => strobe_cfg_data(0),
      O => \init_seq_data[7]_i_4_n_0\
    );
\init_seq_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(8),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_align_sym(1),
      I4 => strobe_start_of_seq(1),
      I5 => \init_seq_data[8]_i_2_n_0\,
      O => \txdatain_i_reg[31]\(8)
    );
\init_seq_data[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(40),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_align_sym(1),
      I4 => strobe_start_of_seq(1),
      I5 => \init_seq_data[8]_i_2__0_n_0\,
      O => \txdatain_i_reg[63]\(8)
    );
\init_seq_data[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(72),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_align_sym(1),
      I4 => strobe_start_of_seq(1),
      I5 => \init_seq_data[8]_i_2__1_n_0\,
      O => \txdatain_i_reg[95]\(8)
    );
\init_seq_data[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888B88888888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(104),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => strobe_cfg_start(1),
      I3 => strobe_align_sym(1),
      I4 => strobe_start_of_seq(1),
      I5 => \init_seq_data[8]_i_2__2_n_0\,
      O => \txdatain_i_reg[127]\(8)
    );
\init_seq_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(1),
      I2 => strobe_cfg_data(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[8]_i_2_n_0\
    );
\init_seq_data[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(1),
      I2 => strobe_cfg_data(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[8]_i_2__0_n_0\
    );
\init_seq_data[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(1),
      I2 => strobe_cfg_data(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[8]_i_2__1_n_0\
    );
\init_seq_data[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0434343434040404"
    )
        port map (
      I0 => dat_count(0),
      I1 => strobe_dataxy(1),
      I2 => strobe_cfg_data(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[8]_i_2__2_n_0\
    );
\init_seq_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(9),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[9]_i_2__2_n_0\,
      I3 => \init_seq_data[9]_i_3_n_0\,
      I4 => strobe_dataxy(1),
      I5 => \init_seq_data[9]_i_4_n_0\,
      O => \txdatain_i_reg[31]\(9)
    );
\init_seq_data[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(41),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[9]_i_2__2_n_0\,
      I3 => \init_seq_data[9]_i_2_n_0\,
      I4 => strobe_dataxy(1),
      I5 => \init_seq_data[9]_i_4_n_0\,
      O => \txdatain_i_reg[63]\(9)
    );
\init_seq_data[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(73),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[9]_i_2__2_n_0\,
      I3 => \init_seq_data[9]_i_2__0_n_0\,
      I4 => strobe_dataxy(1),
      I5 => \init_seq_data[9]_i_4_n_0\,
      O => \txdatain_i_reg[95]\(9)
    );
\init_seq_data[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \init_seq_data_reg[31]\(105),
      I1 => \^strobe_user_reg[3]_0\(1),
      I2 => \init_seq_data[9]_i_2__2_n_0\,
      I3 => \init_seq_data[9]_i_2__1_n_0\,
      I4 => strobe_dataxy(1),
      I5 => \init_seq_data[9]_i_4_n_0\,
      O => \txdatain_i_reg[127]\(9)
    );
\init_seq_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(1),
      I2 => tx_cfg_lid1(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid1(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[9]_i_2_n_0\
    );
\init_seq_data[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(1),
      I2 => tx_cfg_lid2(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid2(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[9]_i_2__0_n_0\
    );
\init_seq_data[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(1),
      I2 => tx_cfg_lid3(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid3(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[9]_i_2__1_n_0\
    );
\init_seq_data[9]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => strobe_start_of_seq(1),
      I1 => strobe_align_sym(1),
      I2 => strobe_cfg_start(1),
      O => \init_seq_data[9]_i_2__2_n_0\
    );
\init_seq_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288288828882888"
    )
        port map (
      I0 => strobe_cfg_data(1),
      I1 => \p_0_in1_in__0\(1),
      I2 => tx_cfg_lid0(1),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid0(0),
      I5 => \p_0_in1_in__0\(0),
      O => \init_seq_data[9]_i_3_n_0\
    );
\init_seq_data[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => dat_count(1),
      I1 => dat_count(0),
      I2 => strobe_cfg_data(1),
      O => \init_seq_data[9]_i_4_n_0\
    );
\init_seq_k[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
        port map (
      I0 => strobe_dataxy(0),
      I1 => strobe_cfg_data(0),
      I2 => strobe_align_sym(0),
      I3 => strobe_start_of_seq(0),
      I4 => strobe_cfg_start(0),
      O => \strobe_dataxy_reg[0]_0\
    );
\init_seq_k[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
        port map (
      I0 => strobe_dataxy(1),
      I1 => strobe_cfg_data(1),
      I2 => strobe_align_sym(1),
      I3 => strobe_start_of_seq(1),
      I4 => strobe_cfg_start(1),
      O => \strobe_dataxy_reg[1]_0\
    );
\init_seq_k[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
        port map (
      I0 => strobe_dataxy(2),
      I1 => strobe_cfg_data(2),
      I2 => strobe_align_sym(2),
      I3 => strobe_start_of_seq(2),
      I4 => strobe_cfg_start(2),
      O => \strobe_dataxy_reg[2]_0\
    );
\init_seq_k[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF9"
    )
        port map (
      I0 => strobe_dataxy(3),
      I1 => strobe_cfg_data(3),
      I2 => strobe_align_sym(3),
      I3 => strobe_start_of_seq(3),
      I4 => strobe_cfg_start(3),
      O => \strobe_dataxy_reg[3]_0\
    );
\link_cfg_data_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[0]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[0]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[0]_i_4_n_0\,
      O => D(0)
    );
\link_cfg_data_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[0]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(0),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(0),
      O => \link_cfg_data_r[0]_i_2_n_0\
    );
\link_cfg_data_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(0),
      I1 => tx_cfg_m(0),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_k(0),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_f(0),
      O => \link_cfg_data_r[0]_i_3_n_0\
    );
\link_cfg_data_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(0),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_bid(0),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(0),
      O => \link_cfg_data_r[0]_i_4_n_0\
    );
\link_cfg_data_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_res1(0),
      I1 => tx_cfg_cf(0),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_s(0),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_np(0),
      O => \link_cfg_data_r[0]_i_5_n_0\
    );
\link_cfg_data_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[10]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[10]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[10]_i_4_n_0\,
      O => \cfg_count_reg[2]_2\
    );
\link_cfg_data_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_cf(2),
      I1 => tx_cfg_res1(2),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(2),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(2),
      O => \link_cfg_data_r[10]_i_2_n_0\
    );
\link_cfg_data_r[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_m(2),
      I1 => tx_cfg_n(2),
      I2 => \^q\(1),
      I3 => tx_cfg_np(2),
      I4 => \^q\(0),
      I5 => tx_cfg_s(2),
      O => \link_cfg_data_r[10]_i_3_n_0\
    );
\link_cfg_data_r[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \link_cfg_data_r[10]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_did(2),
      I4 => \^q\(0),
      I5 => tx_cfg_bid(2),
      O => \link_cfg_data_r[10]_i_4_n_0\
    );
\link_cfg_data_r[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF8080000F808"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_cfg_k(2),
      I2 => \^q\(0),
      I3 => tx_cfg_f(2),
      I4 => \^q\(1),
      I5 => \link_cfg_data_r_reg[20]\(2),
      O => \link_cfg_data_r[10]_i_5_n_0\
    );
\link_cfg_data_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[11]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[11]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[11]_i_4_n_0\,
      O => \cfg_count_reg[2]_1\
    );
\link_cfg_data_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_cf(3),
      I1 => tx_cfg_res1(3),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(3),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(3),
      O => \link_cfg_data_r[11]_i_2_n_0\
    );
\link_cfg_data_r[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_m(3),
      I1 => tx_cfg_n(3),
      I2 => \^q\(1),
      I3 => tx_cfg_np(3),
      I4 => \^q\(0),
      I5 => tx_cfg_s(3),
      O => \link_cfg_data_r[11]_i_3_n_0\
    );
\link_cfg_data_r[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \link_cfg_data_r[11]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_did(3),
      I4 => \^q\(0),
      I5 => tx_cfg_bid(3),
      O => \link_cfg_data_r[11]_i_4_n_0\
    );
\link_cfg_data_r[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF8080000F808"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_cfg_k(3),
      I2 => \^q\(0),
      I3 => tx_cfg_f(3),
      I4 => \^q\(1),
      I5 => \link_cfg_data_r_reg[20]\(3),
      O => \link_cfg_data_r[11]_i_5_n_0\
    );
\link_cfg_data_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[12]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[12]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[12]_i_4_n_0\,
      O => \cfg_count_reg[2]_0\
    );
\link_cfg_data_r[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_cf(4),
      I1 => tx_cfg_res1(4),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(4),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(4),
      O => \link_cfg_data_r[12]_i_2_n_0\
    );
\link_cfg_data_r[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_m(4),
      I1 => tx_cfg_n(4),
      I2 => \^q\(1),
      I3 => tx_cfg_np(4),
      I4 => \^q\(0),
      I5 => tx_cfg_s(4),
      O => \link_cfg_data_r[12]_i_3_n_0\
    );
\link_cfg_data_r[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \link_cfg_data_r[12]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_did(4),
      I4 => \^q\(0),
      I5 => tx_cfg_adjcnt(0),
      O => \link_cfg_data_r[12]_i_4_n_0\
    );
\link_cfg_data_r[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF8080000F808"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_cfg_k(4),
      I2 => \^q\(0),
      I3 => tx_cfg_f(4),
      I4 => \^q\(1),
      I5 => \link_cfg_data_r_reg[20]\(3),
      O => \link_cfg_data_r[12]_i_5_n_0\
    );
\link_cfg_data_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C08800FFC0880000"
    )
        port map (
      I0 => tx_cfg_f(5),
      I1 => \^q\(0),
      I2 => tx_cfg_phadj,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[13]_i_4_n_0\,
      O => \link_cfg_data_r[13]_i_2_n_0\
    );
\link_cfg_data_r[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888BB88BB"
    )
        port map (
      I0 => \link_cfg_data_r[13]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => tx_cfg_m(5),
      I3 => \^q\(1),
      I4 => subclass(0),
      I5 => \^q\(0),
      O => \link_cfg_data_r[13]_i_3_n_0\
    );
\link_cfg_data_r[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => tx_cfg_did(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => tx_cfg_adjcnt(1),
      O => \link_cfg_data_r[13]_i_4_n_0\
    );
\link_cfg_data_r[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_res1(5),
      I1 => \^q\(1),
      I2 => tx_cfg_res2(5),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(5),
      O => \link_cfg_data_r[13]_i_5_n_0\
    );
\link_cfg_data_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[14]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[14]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[14]_i_4_n_0\,
      O => \cfg_count_reg[2]_5\
    );
\link_cfg_data_r[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_res1(6),
      I1 => \^q\(1),
      I2 => tx_cfg_res2(6),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(6),
      O => \link_cfg_data_r[14]_i_2_n_0\
    );
\link_cfg_data_r[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_m(6),
      I1 => tx_cfg_cs(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => subclass(1),
      O => \link_cfg_data_r[14]_i_3_n_0\
    );
\link_cfg_data_r[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C08800FFC0880000"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => \^q\(0),
      I2 => tx_cfg_adjdir,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[14]_i_5_n_0\,
      O => \link_cfg_data_r[14]_i_4_n_0\
    );
\link_cfg_data_r[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => tx_cfg_did(6),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => tx_cfg_adjcnt(2),
      O => \link_cfg_data_r[14]_i_5_n_0\
    );
\link_cfg_data_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"308800FF30880000"
    )
        port map (
      I0 => tx_cfg_f(7),
      I1 => \^q\(0),
      I2 => tx_cfg_scr,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[15]_i_4_n_0\,
      O => \link_cfg_data_r[15]_i_2_n_0\
    );
\link_cfg_data_r[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \link_cfg_data_r[15]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => tx_cfg_cs(1),
      I4 => \^q\(0),
      I5 => tx_cfg_m(7),
      O => \link_cfg_data_r[15]_i_3_n_0\
    );
\link_cfg_data_r[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => tx_cfg_did(7),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => tx_cfg_adjcnt(3),
      O => \link_cfg_data_r[15]_i_4_n_0\
    );
\link_cfg_data_r[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_hd,
      I1 => tx_cfg_res1(7),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(7),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(7),
      O => \link_cfg_data_r[15]_i_5_n_0\
    );
\link_cfg_data_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r[16]_i_2_n_0\,
      I1 => \link_cfg_data_r[16]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \link_cfg_data_r[16]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[16]_i_5_n_0\,
      O => \cfg_count_reg[3]_10\
    );
\link_cfg_data_r[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(0),
      I1 => tx_cfg_res2(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(0),
      O => \link_cfg_data_r[16]_i_2_n_0\
    );
\link_cfg_data_r[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(0),
      I1 => tx_cfg_np(0),
      I2 => \^q\(1),
      I3 => tx_cfg_s(0),
      I4 => \^q\(0),
      I5 => tx_cfg_cf(0),
      O => \link_cfg_data_r[16]_i_3_n_0\
    );
\link_cfg_data_r[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(0),
      I1 => tx_cfg_f(0),
      I2 => \^q\(1),
      I3 => tx_cfg_k(0),
      I4 => \^q\(0),
      I5 => tx_cfg_m(0),
      O => \link_cfg_data_r[16]_i_4_n_0\
    );
\link_cfg_data_r[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => tx_cfg_did(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_bid(0),
      O => \link_cfg_data_r[16]_i_5_n_0\
    );
\link_cfg_data_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r[17]_i_2_n_0\,
      I1 => \link_cfg_data_r[17]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \link_cfg_data_r[17]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[17]_i_5_n_0\,
      O => \cfg_count_reg[3]_11\
    );
\link_cfg_data_r[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(1),
      I1 => tx_cfg_res2(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(1),
      O => \link_cfg_data_r[17]_i_2_n_0\
    );
\link_cfg_data_r[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(1),
      I1 => tx_cfg_np(1),
      I2 => \^q\(1),
      I3 => tx_cfg_s(1),
      I4 => \^q\(0),
      I5 => tx_cfg_cf(1),
      O => \link_cfg_data_r[17]_i_3_n_0\
    );
\link_cfg_data_r[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(1),
      I1 => tx_cfg_f(1),
      I2 => \^q\(1),
      I3 => tx_cfg_k(1),
      I4 => \^q\(0),
      I5 => tx_cfg_m(1),
      O => \link_cfg_data_r[17]_i_4_n_0\
    );
\link_cfg_data_r[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => tx_cfg_did(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_bid(1),
      O => \link_cfg_data_r[17]_i_5_n_0\
    );
\link_cfg_data_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r[18]_i_2_n_0\,
      I1 => \link_cfg_data_r[18]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \link_cfg_data_r[18]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[18]_i_5_n_0\,
      O => \cfg_count_reg[3]_12\
    );
\link_cfg_data_r[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(2),
      I1 => tx_cfg_res2(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(2),
      O => \link_cfg_data_r[18]_i_2_n_0\
    );
\link_cfg_data_r[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(2),
      I1 => tx_cfg_np(2),
      I2 => \^q\(1),
      I3 => tx_cfg_s(2),
      I4 => \^q\(0),
      I5 => tx_cfg_cf(2),
      O => \link_cfg_data_r[18]_i_3_n_0\
    );
\link_cfg_data_r[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(2),
      I1 => tx_cfg_f(2),
      I2 => \^q\(1),
      I3 => tx_cfg_k(2),
      I4 => \^q\(0),
      I5 => tx_cfg_m(2),
      O => \link_cfg_data_r[18]_i_4_n_0\
    );
\link_cfg_data_r[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => tx_cfg_did(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_bid(2),
      O => \link_cfg_data_r[18]_i_5_n_0\
    );
\link_cfg_data_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r[19]_i_2_n_0\,
      I1 => \link_cfg_data_r[19]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \link_cfg_data_r[19]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[19]_i_5_n_0\,
      O => \cfg_count_reg[3]_13\
    );
\link_cfg_data_r[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(3),
      I1 => tx_cfg_res2(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(3),
      O => \link_cfg_data_r[19]_i_2_n_0\
    );
\link_cfg_data_r[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(3),
      I1 => tx_cfg_np(3),
      I2 => \^q\(1),
      I3 => tx_cfg_s(3),
      I4 => \^q\(0),
      I5 => tx_cfg_cf(3),
      O => \link_cfg_data_r[19]_i_3_n_0\
    );
\link_cfg_data_r[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(3),
      I1 => tx_cfg_f(3),
      I2 => \^q\(1),
      I3 => tx_cfg_k(3),
      I4 => \^q\(0),
      I5 => tx_cfg_m(3),
      O => \link_cfg_data_r[19]_i_4_n_0\
    );
\link_cfg_data_r[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => tx_cfg_did(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_bid(3),
      O => \link_cfg_data_r[19]_i_5_n_0\
    );
\link_cfg_data_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[1]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[1]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[1]_i_4_n_0\,
      O => D(1)
    );
\link_cfg_data_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[1]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(1),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(1),
      O => \link_cfg_data_r[1]_i_2_n_0\
    );
\link_cfg_data_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(1),
      I1 => tx_cfg_m(1),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_k(1),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_f(1),
      O => \link_cfg_data_r[1]_i_3_n_0\
    );
\link_cfg_data_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(1),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_bid(1),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(1),
      O => \link_cfg_data_r[1]_i_4_n_0\
    );
\link_cfg_data_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_res1(1),
      I1 => tx_cfg_cf(1),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_s(1),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_np(1),
      O => \link_cfg_data_r[1]_i_5_n_0\
    );
\link_cfg_data_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r[20]_i_2_n_0\,
      I1 => \link_cfg_data_r[20]_i_3_n_0\,
      I2 => \^q\(3),
      I3 => \link_cfg_data_r[20]_i_4_n_0\,
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[20]_i_5_n_0\,
      O => \cfg_count_reg[3]_14\
    );
\link_cfg_data_r[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(4),
      I1 => tx_cfg_res2(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(4),
      O => \link_cfg_data_r[20]_i_2_n_0\
    );
\link_cfg_data_r[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(4),
      I1 => tx_cfg_np(4),
      I2 => \^q\(1),
      I3 => tx_cfg_s(4),
      I4 => \^q\(0),
      I5 => tx_cfg_cf(4),
      O => \link_cfg_data_r[20]_i_3_n_0\
    );
\link_cfg_data_r[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(3),
      I1 => tx_cfg_f(4),
      I2 => \^q\(1),
      I3 => tx_cfg_k(4),
      I4 => \^q\(0),
      I5 => tx_cfg_m(4),
      O => \link_cfg_data_r[20]_i_4_n_0\
    );
\link_cfg_data_r[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => tx_cfg_did(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_adjcnt(0),
      O => \link_cfg_data_r[20]_i_5_n_0\
    );
\link_cfg_data_r[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => tx_cfg_f(5),
      I1 => \^q\(1),
      I2 => tx_cfg_m(5),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[21]_i_4_n_0\,
      O => \link_cfg_data_r[21]_i_2_n_0\
    );
\link_cfg_data_r[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[21]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => subclass(0),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \link_cfg_data_r[21]_i_3_n_0\
    );
\link_cfg_data_r[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_did(5),
      I1 => \^q\(1),
      I2 => tx_cfg_adjcnt(1),
      I3 => \^q\(0),
      I4 => tx_cfg_phadj,
      O => \link_cfg_data_r[21]_i_4_n_0\
    );
\link_cfg_data_r[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(5),
      I1 => tx_cfg_res2(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(5),
      O => \link_cfg_data_r[21]_i_5_n_0\
    );
\link_cfg_data_r[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => \^q\(1),
      I2 => tx_cfg_m(6),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[22]_i_4_n_0\,
      O => \link_cfg_data_r[22]_i_2_n_0\
    );
\link_cfg_data_r[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \link_cfg_data_r[22]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => subclass(1),
      I4 => \^q\(0),
      I5 => tx_cfg_cs(0),
      O => \link_cfg_data_r[22]_i_3_n_0\
    );
\link_cfg_data_r[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_did(6),
      I1 => \^q\(1),
      I2 => tx_cfg_adjcnt(2),
      I3 => \^q\(0),
      I4 => tx_cfg_adjdir,
      O => \link_cfg_data_r[22]_i_4_n_0\
    );
\link_cfg_data_r[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(6),
      I1 => tx_cfg_res2(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(6),
      O => \link_cfg_data_r[22]_i_5_n_0\
    );
\link_cfg_data_r[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \link_cfg_data_r[23]_i_4_n_0\,
      I1 => \^q\(2),
      I2 => tx_cfg_did(7),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => tx_cfg_adjcnt(3),
      O => \link_cfg_data_r[23]_i_2_n_0\
    );
\link_cfg_data_r[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B88888BB8888"
    )
        port map (
      I0 => \link_cfg_data_r[23]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => tx_cfg_cs(1),
      I3 => \^q\(1),
      I4 => tx_cfg_hd,
      I5 => \^q\(0),
      O => \link_cfg_data_r[23]_i_3_n_0\
    );
\link_cfg_data_r[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => tx_cfg_f(7),
      I2 => \^q\(1),
      I3 => tx_cfg_m(7),
      I4 => \^q\(0),
      O => \link_cfg_data_r[23]_i_4_n_0\
    );
\link_cfg_data_r[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_res1(7),
      I1 => tx_cfg_res2(7),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(7),
      O => \link_cfg_data_r[23]_i_5_n_0\
    );
\link_cfg_data_r[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[24]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[24]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[24]_i_4_n_0\,
      O => \cfg_count_reg[3]_6\
    );
\link_cfg_data_r[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[24]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(0),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(0),
      O => \link_cfg_data_r[24]_i_2_n_0\
    );
\link_cfg_data_r[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_f(0),
      I1 => tx_cfg_k(0),
      I2 => \^q\(1),
      I3 => tx_cfg_m(0),
      I4 => \^q\(0),
      I5 => tx_cfg_n(0),
      O => \link_cfg_data_r[24]_i_3_n_0\
    );
\link_cfg_data_r[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(0),
      I1 => tx_cfg_bid(0),
      I2 => \^q\(1),
      I3 => \link_cfg_data_r_reg[20]\(0),
      I4 => \^q\(0),
      O => \link_cfg_data_r[24]_i_4_n_0\
    );
\link_cfg_data_r[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_np(0),
      I1 => tx_cfg_s(0),
      I2 => \^q\(1),
      I3 => tx_cfg_cf(0),
      I4 => \^q\(0),
      I5 => tx_cfg_res1(0),
      O => \link_cfg_data_r[24]_i_5_n_0\
    );
\link_cfg_data_r[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[25]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[25]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[25]_i_4_n_0\,
      O => \cfg_count_reg[3]_5\
    );
\link_cfg_data_r[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[25]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(1),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(1),
      O => \link_cfg_data_r[25]_i_2_n_0\
    );
\link_cfg_data_r[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_f(1),
      I1 => tx_cfg_k(1),
      I2 => \^q\(1),
      I3 => tx_cfg_m(1),
      I4 => \^q\(0),
      I5 => tx_cfg_n(1),
      O => \link_cfg_data_r[25]_i_3_n_0\
    );
\link_cfg_data_r[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(1),
      I1 => tx_cfg_bid(1),
      I2 => \^q\(1),
      I3 => \link_cfg_data_r_reg[20]\(1),
      I4 => \^q\(0),
      O => \link_cfg_data_r[25]_i_4_n_0\
    );
\link_cfg_data_r[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_np(1),
      I1 => tx_cfg_s(1),
      I2 => \^q\(1),
      I3 => tx_cfg_cf(1),
      I4 => \^q\(0),
      I5 => tx_cfg_res1(1),
      O => \link_cfg_data_r[25]_i_5_n_0\
    );
\link_cfg_data_r[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[26]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[26]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[26]_i_4_n_0\,
      O => \cfg_count_reg[3]_4\
    );
\link_cfg_data_r[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[26]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(2),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(2),
      O => \link_cfg_data_r[26]_i_2_n_0\
    );
\link_cfg_data_r[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_f(2),
      I1 => tx_cfg_k(2),
      I2 => \^q\(1),
      I3 => tx_cfg_m(2),
      I4 => \^q\(0),
      I5 => tx_cfg_n(2),
      O => \link_cfg_data_r[26]_i_3_n_0\
    );
\link_cfg_data_r[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(2),
      I1 => tx_cfg_bid(2),
      I2 => \^q\(1),
      I3 => \link_cfg_data_r_reg[20]\(2),
      I4 => \^q\(0),
      O => \link_cfg_data_r[26]_i_4_n_0\
    );
\link_cfg_data_r[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_np(2),
      I1 => tx_cfg_s(2),
      I2 => \^q\(1),
      I3 => tx_cfg_cf(2),
      I4 => \^q\(0),
      I5 => tx_cfg_res1(2),
      O => \link_cfg_data_r[26]_i_5_n_0\
    );
\link_cfg_data_r[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[27]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[27]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[27]_i_4_n_0\,
      O => \cfg_count_reg[3]_3\
    );
\link_cfg_data_r[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[27]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(3),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(3),
      O => \link_cfg_data_r[27]_i_2_n_0\
    );
\link_cfg_data_r[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_f(3),
      I1 => tx_cfg_k(3),
      I2 => \^q\(1),
      I3 => tx_cfg_m(3),
      I4 => \^q\(0),
      I5 => tx_cfg_n(3),
      O => \link_cfg_data_r[27]_i_3_n_0\
    );
\link_cfg_data_r[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(3),
      I1 => tx_cfg_bid(3),
      I2 => \^q\(1),
      I3 => \link_cfg_data_r_reg[20]\(3),
      I4 => \^q\(0),
      O => \link_cfg_data_r[27]_i_4_n_0\
    );
\link_cfg_data_r[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_np(3),
      I1 => tx_cfg_s(3),
      I2 => \^q\(1),
      I3 => tx_cfg_cf(3),
      I4 => \^q\(0),
      I5 => tx_cfg_res1(3),
      O => \link_cfg_data_r[27]_i_5_n_0\
    );
\link_cfg_data_r[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[28]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[28]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[28]_i_4_n_0\,
      O => \cfg_count_reg[3]_2\
    );
\link_cfg_data_r[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA0ACACACA0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[28]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(4),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(4),
      O => \link_cfg_data_r[28]_i_2_n_0\
    );
\link_cfg_data_r[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_f(4),
      I1 => tx_cfg_k(4),
      I2 => \^q\(1),
      I3 => tx_cfg_m(4),
      I4 => \^q\(0),
      I5 => tx_cfg_n(4),
      O => \link_cfg_data_r[28]_i_3_n_0\
    );
\link_cfg_data_r[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(4),
      I1 => tx_cfg_adjcnt(0),
      I2 => \^q\(1),
      I3 => \link_cfg_data_r_reg[20]\(3),
      I4 => \^q\(0),
      O => \link_cfg_data_r[28]_i_4_n_0\
    );
\link_cfg_data_r[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_np(4),
      I1 => tx_cfg_s(4),
      I2 => \^q\(1),
      I3 => tx_cfg_cf(4),
      I4 => \^q\(0),
      I5 => tx_cfg_res1(4),
      O => \link_cfg_data_r[28]_i_5_n_0\
    );
\link_cfg_data_r[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => tx_cfg_f(5),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => tx_cfg_m(5),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[29]_i_4_n_0\,
      O => \link_cfg_data_r[29]_i_2_n_0\
    );
\link_cfg_data_r[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F5440000F544"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_cfg_res1(5),
      I2 => subclass(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[29]_i_5_n_0\,
      O => \link_cfg_data_r[29]_i_3_n_0\
    );
\link_cfg_data_r[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_did(5),
      I1 => tx_cfg_adjcnt(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => tx_cfg_phadj,
      O => \link_cfg_data_r[29]_i_4_n_0\
    );
\link_cfg_data_r[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEA222"
    )
        port map (
      I0 => tx_cfg_res2(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(5),
      O => \link_cfg_data_r[29]_i_5_n_0\
    );
\link_cfg_data_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[2]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[2]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[2]_i_4_n_0\,
      O => D(2)
    );
\link_cfg_data_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[2]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(2),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(2),
      O => \link_cfg_data_r[2]_i_2_n_0\
    );
\link_cfg_data_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(2),
      I1 => tx_cfg_m(2),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_k(2),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_f(2),
      O => \link_cfg_data_r[2]_i_3_n_0\
    );
\link_cfg_data_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(2),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_bid(2),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(2),
      O => \link_cfg_data_r[2]_i_4_n_0\
    );
\link_cfg_data_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_res1(2),
      I1 => tx_cfg_cf(2),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_s(2),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_np(2),
      O => \link_cfg_data_r[2]_i_5_n_0\
    );
\link_cfg_data_r[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[30]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[30]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[30]_i_4_n_0\,
      O => \cfg_count_reg[3]_9\
    );
\link_cfg_data_r[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00A0440000A044"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_cfg_res1(6),
      I2 => subclass(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \link_cfg_data_r[30]_i_5_n_0\,
      O => \link_cfg_data_r[30]_i_2_n_0\
    );
\link_cfg_data_r[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => \^q\(1),
      I2 => tx_cfg_m(6),
      I3 => \^q\(0),
      I4 => tx_cfg_cs(0),
      O => \link_cfg_data_r[30]_i_3_n_0\
    );
\link_cfg_data_r[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => tx_cfg_did(6),
      I1 => tx_cfg_adjcnt(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => tx_cfg_adjdir,
      O => \link_cfg_data_r[30]_i_4_n_0\
    );
\link_cfg_data_r[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEA222"
    )
        port map (
      I0 => tx_cfg_res2(6),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \link_cfg_data_r_reg[31]\(6),
      O => \link_cfg_data_r[30]_i_5_n_0\
    );
\link_cfg_data_r[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \link_cfg_data_r[31]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \link_cfg_data_r[31]_i_4_n_0\,
      O => \cfg_count_reg[3]_7\
    );
\link_cfg_data_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C202C2C2C2020202"
    )
        port map (
      I0 => \link_cfg_data_r[31]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_res2(7),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(7),
      O => \link_cfg_data_r[31]_i_2_n_0\
    );
\link_cfg_data_r[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => tx_cfg_f(7),
      I1 => \^q\(1),
      I2 => tx_cfg_m(7),
      I3 => \^q\(0),
      I4 => tx_cfg_cs(1),
      O => \link_cfg_data_r[31]_i_3_n_0\
    );
\link_cfg_data_r[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_did(7),
      I1 => tx_cfg_adjcnt(3),
      I2 => \^q\(1),
      I3 => tx_cfg_scr,
      I4 => \^q\(0),
      O => \link_cfg_data_r[31]_i_4_n_0\
    );
\link_cfg_data_r[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_cfg_hd,
      I1 => \^q\(0),
      I2 => tx_cfg_res1(7),
      O => \link_cfg_data_r[31]_i_5_n_0\
    );
\link_cfg_data_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[3]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[3]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[3]_i_4_n_0\,
      O => D(3)
    );
\link_cfg_data_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[3]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(3),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(3),
      O => \link_cfg_data_r[3]_i_2_n_0\
    );
\link_cfg_data_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(3),
      I1 => tx_cfg_m(3),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_k(3),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_f(3),
      O => \link_cfg_data_r[3]_i_3_n_0\
    );
\link_cfg_data_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(3),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_bid(3),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(3),
      O => \link_cfg_data_r[3]_i_4_n_0\
    );
\link_cfg_data_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_res1(3),
      I1 => tx_cfg_cf(3),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_s(3),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_np(3),
      O => \link_cfg_data_r[3]_i_5_n_0\
    );
\link_cfg_data_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[4]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[4]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[4]_i_4_n_0\,
      O => D(4)
    );
\link_cfg_data_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[4]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(4),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(4),
      O => \link_cfg_data_r[4]_i_2_n_0\
    );
\link_cfg_data_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_n(4),
      I1 => tx_cfg_m(4),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_k(4),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_f(4),
      O => \link_cfg_data_r[4]_i_3_n_0\
    );
\link_cfg_data_r[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \link_cfg_data_r_reg[20]\(3),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_adjcnt(0),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(4),
      O => \link_cfg_data_r[4]_i_4_n_0\
    );
\link_cfg_data_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_res1(4),
      I1 => tx_cfg_cf(4),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_s(4),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_np(4),
      O => \link_cfg_data_r[4]_i_5_n_0\
    );
\link_cfg_data_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => tx_cfg_m(5),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_f(5),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => \link_cfg_data_r[7]_i_5_n_0\,
      I5 => \link_cfg_data_r[5]_i_4_n_0\,
      O => \link_cfg_data_r[5]_i_2_n_0\
    );
\link_cfg_data_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[5]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(5),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(5),
      O => \link_cfg_data_r[5]_i_3_n_0\
    );
\link_cfg_data_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_phadj,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_adjcnt(1),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(5),
      O => \link_cfg_data_r[5]_i_4_n_0\
    );
\link_cfg_data_r[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B3B0"
    )
        port map (
      I0 => tx_cfg_res1(5),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_9_n_0\,
      I3 => subclass(0),
      O => \link_cfg_data_r[5]_i_5_n_0\
    );
\link_cfg_data_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[6]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[6]_i_3_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[6]_i_4_n_0\,
      O => D(6)
    );
\link_cfg_data_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \link_cfg_data_r[6]_i_5_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(6),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(6),
      O => \link_cfg_data_r[6]_i_2_n_0\
    );
\link_cfg_data_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_cs(0),
      I1 => tx_cfg_m(6),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_f(6),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      O => \link_cfg_data_r[6]_i_3_n_0\
    );
\link_cfg_data_r[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => tx_cfg_adjdir,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_adjcnt(2),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(6),
      O => \link_cfg_data_r[6]_i_4_n_0\
    );
\link_cfg_data_r[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8830"
    )
        port map (
      I0 => tx_cfg_res1(6),
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => subclass(1),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      O => \link_cfg_data_r[6]_i_5_n_0\
    );
\link_cfg_data_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \link_cfg_data_r[7]_i_2_n_0\,
      I1 => \link_cfg_data_r[7]_i_3_n_0\,
      I2 => \link_cfg_data_r[7]_i_4_n_0\,
      I3 => \link_cfg_data_r[7]_i_5_n_0\,
      I4 => \link_cfg_data_r[7]_i_6_n_0\,
      O => D(7)
    );
\link_cfg_data_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808383838080808"
    )
        port map (
      I0 => \link_cfg_data_r[7]_i_7_n_0\,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => \link_cfg_data_r[7]_i_5_n_0\,
      I3 => \link_cfg_data_r_reg[31]\(7),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      I5 => tx_cfg_res2(7),
      O => \link_cfg_data_r[7]_i_2_n_0\
    );
\link_cfg_data_r[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEBBBE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \link_cfg_data_r[7]_i_3_n_0\
    );
\link_cfg_data_r[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => tx_cfg_cs(1),
      I1 => tx_cfg_m(7),
      I2 => \link_cfg_data_r[7]_i_8_n_0\,
      I3 => tx_cfg_f(7),
      I4 => \link_cfg_data_r[7]_i_9_n_0\,
      O => \link_cfg_data_r[7]_i_4_n_0\
    );
\link_cfg_data_r[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \link_cfg_data_r[7]_i_5_n_0\
    );
\link_cfg_data_r[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => \link_cfg_data_r[7]_i_8_n_0\,
      I2 => tx_cfg_adjcnt(3),
      I3 => \link_cfg_data_r[7]_i_9_n_0\,
      I4 => tx_cfg_did(7),
      O => \link_cfg_data_r[7]_i_6_n_0\
    );
\link_cfg_data_r[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_cfg_res1(7),
      I1 => \link_cfg_data_r[7]_i_9_n_0\,
      I2 => tx_cfg_hd,
      O => \link_cfg_data_r[7]_i_7_n_0\
    );
\link_cfg_data_r[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DEDEDE7E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \link_cfg_data_r[7]_i_8_n_0\
    );
\link_cfg_data_r[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222280"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => \link_cfg_data_r[7]_i_9_n_0\
    );
\link_cfg_data_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[8]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[8]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[8]_i_4_n_0\,
      O => \cfg_count_reg[2]_4\
    );
\link_cfg_data_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_cf(0),
      I1 => tx_cfg_res1(0),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(0),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(0),
      O => \link_cfg_data_r[8]_i_2_n_0\
    );
\link_cfg_data_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_m(0),
      I1 => tx_cfg_n(0),
      I2 => \^q\(1),
      I3 => tx_cfg_np(0),
      I4 => \^q\(0),
      I5 => tx_cfg_s(0),
      O => \link_cfg_data_r[8]_i_3_n_0\
    );
\link_cfg_data_r[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \link_cfg_data_r[8]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_did(0),
      I4 => \^q\(0),
      I5 => tx_cfg_bid(0),
      O => \link_cfg_data_r[8]_i_4_n_0\
    );
\link_cfg_data_r[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF8080000F808"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_cfg_k(0),
      I2 => \^q\(0),
      I3 => tx_cfg_f(0),
      I4 => \^q\(1),
      I5 => \link_cfg_data_r_reg[20]\(0),
      O => \link_cfg_data_r[8]_i_5_n_0\
    );
\link_cfg_data_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \link_cfg_data_r[9]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \link_cfg_data_r[9]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \link_cfg_data_r[9]_i_4_n_0\,
      O => \cfg_count_reg[2]_3\
    );
\link_cfg_data_r[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_cf(1),
      I1 => tx_cfg_res1(1),
      I2 => \^q\(1),
      I3 => tx_cfg_res2(1),
      I4 => \^q\(0),
      I5 => \link_cfg_data_r_reg[31]\(1),
      O => \link_cfg_data_r[9]_i_2_n_0\
    );
\link_cfg_data_r[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tx_cfg_m(1),
      I1 => tx_cfg_n(1),
      I2 => \^q\(1),
      I3 => tx_cfg_np(1),
      I4 => \^q\(0),
      I5 => tx_cfg_s(1),
      O => \link_cfg_data_r[9]_i_3_n_0\
    );
\link_cfg_data_r[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \link_cfg_data_r[9]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => tx_cfg_did(1),
      I4 => \^q\(0),
      I5 => tx_cfg_bid(1),
      O => \link_cfg_data_r[9]_i_4_n_0\
    );
\link_cfg_data_r[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AF8080000F808"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_cfg_k(1),
      I2 => \^q\(0),
      I3 => tx_cfg_f(1),
      I4 => \^q\(1),
      I5 => \link_cfg_data_r_reg[20]\(1),
      O => \link_cfg_data_r[9]_i_5_n_0\
    );
\link_cfg_data_r_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[13]_i_2_n_0\,
      I1 => \link_cfg_data_r[13]_i_3_n_0\,
      O => \cfg_count_reg[3]_0\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[15]_i_2_n_0\,
      I1 => \link_cfg_data_r[15]_i_3_n_0\,
      O => \cfg_count_reg[3]_8\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[21]_i_2_n_0\,
      I1 => \link_cfg_data_r[21]_i_3_n_0\,
      O => \cfg_count_reg[3]_15\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[22]_i_2_n_0\,
      I1 => \link_cfg_data_r[22]_i_3_n_0\,
      O => \cfg_count_reg[3]_16\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[23]_i_2_n_0\,
      I1 => \link_cfg_data_r[23]_i_3_n_0\,
      O => \cfg_count_reg[3]_17\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[29]_i_2_n_0\,
      I1 => \link_cfg_data_r[29]_i_3_n_0\,
      O => \cfg_count_reg[3]_1\,
      S => \^q\(3)
    );
\link_cfg_data_r_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \link_cfg_data_r[5]_i_2_n_0\,
      I1 => \link_cfg_data_r[5]_i_3_n_0\,
      O => D(5),
      S => \link_cfg_data_r[7]_i_3_n_0\
    );
\m_count[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
        port map (
      I0 => data1(1),
      I1 => data1(2),
      I2 => \m_count_reg[0]_6\(0),
      I3 => data1(3),
      O => \m_count[0][0]_i_1_n_0\
    );
\m_count[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => data1(1),
      I1 => data1(3),
      I2 => data1(2),
      I3 => \m_count_reg[0]_6\(1),
      O => \m_count[0][1]_i_1_n_0\
    );
\m_count[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data1(3),
      I1 => data1(2),
      I2 => data1(1),
      I3 => \m_count_reg[0]_6\(2),
      O => \m_count[0][2]_i_1_n_0\
    );
\m_count[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
        port map (
      I0 => data1(3),
      I1 => data1(2),
      I2 => data1(1),
      I3 => \m_count_reg[0]_6\(3),
      I4 => \m_count_reg[0]_6\(2),
      O => \m_count[0][3]_i_1_n_0\
    );
\m_count[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000006A"
    )
        port map (
      I0 => \m_count_reg[0]_6\(4),
      I1 => \m_count_reg[0]_6\(3),
      I2 => \m_count_reg[0]_6\(2),
      I3 => data1(1),
      I4 => data1(2),
      I5 => data1(3),
      O => \m_count[0][4]_i_1_n_0\
    );
\m_count[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \m_count[0][6]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(4),
      I2 => \m_count_reg[0]_6\(2),
      I3 => \m_count_reg[0]_6\(3),
      I4 => \m_count_reg[0]_6\(5),
      O => \m_count[0][5]_i_1_n_0\
    );
\m_count[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \m_count[0][6]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(5),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \m_count_reg[0]_6\(4),
      I5 => \m_count_reg[0]_6\(6),
      O => \m_count[0][6]_i_1_n_0\
    );
\m_count[0][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data1(1),
      I1 => data1(2),
      I2 => data1(3),
      O => \m_count[0][6]_i_2_n_0\
    );
\m_count[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => data1(1),
      I1 => data1(2),
      I2 => data1(3),
      I3 => \m_count[0][7]_i_2_n_0\,
      I4 => \m_count_reg[0]_6\(7),
      O => \m_count[0][7]_i_1_n_0\
    );
\m_count[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \m_count_reg[0]_6\(5),
      I1 => \m_count_reg[0]_6\(3),
      I2 => \m_count_reg[0]_6\(2),
      I3 => \m_count_reg[0]_6\(4),
      I4 => \m_count_reg[0]_6\(6),
      O => \m_count[0][7]_i_2_n_0\
    );
\m_count[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
        port map (
      I0 => data1(1),
      I1 => data1(2),
      I2 => data1(3),
      I3 => \m_count[0][9]_i_3_n_0\,
      I4 => \m_count_reg[0]_6\(8),
      O => \m_count[0][8]_i_1_n_0\
    );
\m_count[0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sysref_rst_r,
      I1 => data1(0),
      O => \m_count[0][9]_i_1_n_0\
    );
\m_count[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000010100"
    )
        port map (
      I0 => data1(1),
      I1 => data1(2),
      I2 => data1(3),
      I3 => \m_count_reg[0]_6\(9),
      I4 => \m_count_reg[0]_6\(8),
      I5 => \m_count[0][9]_i_3_n_0\,
      O => \m_count[0][9]_i_2_n_0\
    );
\m_count[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[0]_6\(6),
      I1 => \m_count_reg[0]_6\(4),
      I2 => \m_count_reg[0]_6\(2),
      I3 => \m_count_reg[0]_6\(3),
      I4 => \m_count_reg[0]_6\(5),
      I5 => \m_count_reg[0]_6\(7),
      O => \m_count[0][9]_i_3_n_0\
    );
\m_count[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFFFE"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[5]\,
      I1 => sysref_rst_r,
      I2 => \m_count_reg[1]_8\(0),
      I3 => \m_count_terminate_reg_n_0_[7]\,
      I4 => \m_count_terminate_reg_n_0_[6]\,
      O => m_count(0)
    );
\m_count[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[5]\,
      I1 => sysref_rst_r,
      I2 => \m_count_terminate_reg_n_0_[6]\,
      I3 => \m_count_terminate_reg_n_0_[7]\,
      I4 => \m_count_reg[1]_8\(1),
      O => m_count(1)
    );
\m_count[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[6]\,
      I1 => \m_count_terminate_reg_n_0_[7]\,
      I2 => sysref_rst_r,
      I3 => \m_count_terminate_reg_n_0_[5]\,
      I4 => \m_count_reg[1]_8\(2),
      O => m_count(2)
    );
\m_count[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[6]\,
      I1 => \m_count_terminate_reg_n_0_[7]\,
      I2 => sysref_rst_r,
      I3 => \m_count_terminate_reg_n_0_[5]\,
      I4 => \m_count_reg[1]_8\(3),
      I5 => \m_count_reg[1]_8\(2),
      O => m_count(3)
    );
\m_count[1][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \m_count[1][6]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(4),
      O => m_count(4)
    );
\m_count[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \m_count[1][6]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(3),
      I2 => \m_count_reg[1]_8\(2),
      I3 => \m_count_reg[1]_8\(4),
      I4 => \m_count_reg[1]_8\(5),
      O => m_count(5)
    );
\m_count[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \m_count[1][6]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(4),
      I2 => \m_count_reg[1]_8\(2),
      I3 => \m_count_reg[1]_8\(3),
      I4 => \m_count_reg[1]_8\(5),
      I5 => \m_count_reg[1]_8\(6),
      O => m_count(6)
    );
\m_count[1][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[5]\,
      I1 => sysref_rst_r,
      I2 => \m_count_terminate_reg_n_0_[7]\,
      I3 => \m_count_terminate_reg_n_0_[6]\,
      O => \m_count[1][6]_i_2_n_0\
    );
\m_count[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[6]\,
      I1 => \m_count_terminate_reg_n_0_[7]\,
      I2 => sysref_rst_r,
      I3 => \m_count_terminate_reg_n_0_[5]\,
      I4 => \m_count_terminate[6]_i_4_n_0\,
      I5 => \m_count_reg[1]_8\(7),
      O => m_count(7)
    );
\m_count[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[6]\,
      I1 => \m_count_terminate_reg_n_0_[7]\,
      I2 => sysref_rst_r,
      I3 => \m_count_terminate_reg_n_0_[5]\,
      I4 => \m_count_terminate[5]_i_2_n_0\,
      I5 => \m_count_reg[1]_8\(8),
      O => m_count(8)
    );
\m_count[1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[4]\,
      I1 => sysref_rst_r,
      O => \m_count[1][9]_i_1_n_0\
    );
\m_count[1][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[6]\,
      I1 => \m_count_terminate_reg_n_0_[7]\,
      I2 => sysref_rst_r,
      I3 => \m_count_terminate_reg_n_0_[5]\,
      I4 => \m_count_terminate[4]_i_3_n_0\,
      I5 => \m_count_reg[1]_8\(9),
      O => m_count(9)
    );
\m_count[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF0E"
    )
        port map (
      I0 => p_0_in,
      I1 => \m_count_reg[2]_1\(0),
      I2 => p_1_in,
      I3 => \m_count_terminate_reg_n_0_[9]\,
      I4 => \m_count_terminate_reg_n_0_[8]\,
      I5 => sysref_rst_r,
      O => \m_count[2][0]_i_1_n_0\
    );
\m_count[2][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[9]\,
      I1 => \m_count_terminate_reg_n_0_[8]\,
      I2 => p_0_in,
      I3 => p_1_in,
      I4 => \m_count_reg[2]_1\(1),
      O => \m_count_next[2]_4\(1)
    );
\m_count[2][2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[2]_1\(2),
      O => \p_0_in1_in__0_0\(2)
    );
\m_count[2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(2),
      I1 => \m_count_reg[2]_1\(3),
      O => \p_0_in1_in__0_0\(3)
    );
\m_count[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_count_reg[2]_1\(4),
      I1 => \m_count_reg[2]_1\(3),
      I2 => \m_count_reg[2]_1\(2),
      O => \m_count[2][4]_i_1_n_0\
    );
\m_count[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \m_count_reg[2]_1\(5),
      I1 => \m_count_reg[2]_1\(4),
      I2 => \m_count_reg[2]_1\(2),
      I3 => \m_count_reg[2]_1\(3),
      O => \m_count[2][5]_i_1_n_0\
    );
\m_count[2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \m_count_reg[2]_1\(6),
      I1 => \m_count_reg[2]_1\(5),
      I2 => \m_count_reg[2]_1\(3),
      I3 => \m_count_reg[2]_1\(2),
      I4 => \m_count_reg[2]_1\(4),
      O => \m_count[2][6]_i_1_n_0\
    );
\m_count[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \m_count_reg[2]_1\(7),
      I1 => \m_count_reg[2]_1\(6),
      I2 => \m_count_reg[2]_1\(4),
      I3 => \m_count_reg[2]_1\(2),
      I4 => \m_count_reg[2]_1\(3),
      I5 => \m_count_reg[2]_1\(5),
      O => \m_count[2][7]_i_1_n_0\
    );
\m_count[2][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[2]_1\(8),
      I1 => \m_count[2][9]_i_3_n_0\,
      O => \m_count[2][8]_i_1_n_0\
    );
\m_count[2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      I2 => \m_count_terminate_reg_n_0_[8]\,
      I3 => \m_count_terminate_reg_n_0_[9]\,
      I4 => sysref_rst_r,
      O => \m_count[2][9]_i_1_n_0\
    );
\m_count[2][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \m_count_reg[2]_1\(9),
      I1 => \m_count[2][9]_i_3_n_0\,
      I2 => \m_count_reg[2]_1\(8),
      O => \p_0_in1_in__0_0\(9)
    );
\m_count[2][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(6),
      I1 => \m_count_reg[2]_1\(4),
      I2 => \m_count_reg[2]_1\(2),
      I3 => \m_count_reg[2]_1\(3),
      I4 => \m_count_reg[2]_1\(5),
      I5 => \m_count_reg[2]_1\(7),
      O => \m_count[2][9]_i_3_n_0\
    );
\m_count[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0E"
    )
        port map (
      I0 => \m_count_reg[3]_7\(0),
      I1 => \m_count_terminate_reg_n_0_[15]\,
      I2 => \m_count_terminate_reg_n_0_[14]\,
      I3 => \m_count_terminate_reg_n_0_[13]\,
      I4 => \m_count_terminate_reg_n_0_[12]\,
      O => \m_count_next[3]_5\(0)
    );
\m_count[3][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[12]\,
      I1 => \m_count_terminate_reg_n_0_[13]\,
      I2 => \m_count_terminate_reg_n_0_[15]\,
      I3 => \m_count_terminate_reg_n_0_[14]\,
      I4 => \m_count_reg[3]_7\(1),
      O => \m_count_next[3]_5\(1)
    );
\m_count[3][2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[3]_7\(2),
      O => \m_count[3][2]_i_1_n_0\
    );
\m_count[3][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(2),
      I1 => \m_count_reg[3]_7\(3),
      O => \m_count[3][3]_i_1_n_0\
    );
\m_count[3][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \m_count_reg[3]_7\(4),
      I1 => \m_count_reg[3]_7\(3),
      I2 => \m_count_reg[3]_7\(2),
      O => \m_count[3][4]_i_1_n_0\
    );
\m_count[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => \m_count_reg[3]_7\(4),
      I2 => \m_count_reg[3]_7\(2),
      I3 => \m_count_reg[3]_7\(3),
      O => \m_count[3][5]_i_1_n_0\
    );
\m_count[3][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \m_count_reg[3]_7\(6),
      I1 => \m_count_reg[3]_7\(5),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(2),
      I4 => \m_count_reg[3]_7\(4),
      O => \m_count[3][6]_i_1_n_0\
    );
\m_count[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \m_count_reg[3]_7\(7),
      I1 => \m_count_reg[3]_7\(6),
      I2 => \m_count_reg[3]_7\(4),
      I3 => \m_count_reg[3]_7\(2),
      I4 => \m_count_reg[3]_7\(3),
      I5 => \m_count_reg[3]_7\(5),
      O => \m_count[3][7]_i_1_n_0\
    );
\m_count[3][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[3]_7\(8),
      I1 => \m_count[3][9]_i_3_n_0\,
      O => \m_count[3][8]_i_1_n_0\
    );
\m_count[3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \m_count_terminate_reg_n_0_[14]\,
      I1 => \m_count_terminate_reg_n_0_[15]\,
      I2 => \m_count_terminate_reg_n_0_[13]\,
      I3 => \m_count_terminate_reg_n_0_[12]\,
      I4 => sysref_rst_r,
      O => \m_count[3][9]_i_1_n_0\
    );
\m_count[3][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(9),
      I1 => \m_count_reg[3]_7\(8),
      I2 => \m_count[3][9]_i_3_n_0\,
      O => \m_count[3][9]_i_2_n_0\
    );
\m_count[3][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(6),
      I1 => \m_count_reg[3]_7\(4),
      I2 => \m_count_reg[3]_7\(2),
      I3 => \m_count_reg[3]_7\(3),
      I4 => \m_count_reg[3]_7\(5),
      I5 => \m_count_reg[3]_7\(7),
      O => \m_count[3][9]_i_3_n_0\
    );
\m_count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][0]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(0),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][1]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(1),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][2]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(2),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][3]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(3),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][4]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(4),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][5]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(5),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][6]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(6),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][7]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(7),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][8]_i_1_n_0\,
      Q => \m_count_reg[0]_6\(8),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[0][9]_i_2_n_0\,
      Q => \m_count_reg[0]_6\(9),
      R => \m_count[0][9]_i_1_n_0\
    );
\m_count_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(0),
      Q => \m_count_reg[1]_8\(0),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(1),
      Q => \m_count_reg[1]_8\(1),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(2),
      Q => \m_count_reg[1]_8\(2),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(3),
      Q => \m_count_reg[1]_8\(3),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(4),
      Q => \m_count_reg[1]_8\(4),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(5),
      Q => \m_count_reg[1]_8\(5),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(6),
      Q => \m_count_reg[1]_8\(6),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(7),
      Q => \m_count_reg[1]_8\(7),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(8),
      Q => \m_count_reg[1]_8\(8),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count(9),
      Q => \m_count_reg[1]_8\(9),
      R => \m_count[1][9]_i_1_n_0\
    );
\m_count_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][0]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(0),
      R => '0'
    );
\m_count_reg[2][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \m_count_next[2]_4\(1),
      Q => \m_count_reg[2]_1\(1),
      S => sysref_rst_r
    );
\m_count_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in1_in__0_0\(2),
      Q => \m_count_reg[2]_1\(2),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in1_in__0_0\(3),
      Q => \m_count_reg[2]_1\(3),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][4]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(4),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][5]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(5),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][6]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(6),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][7]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(7),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[2][8]_i_1_n_0\,
      Q => \m_count_reg[2]_1\(8),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in1_in__0_0\(9),
      Q => \m_count_reg[2]_1\(9),
      R => \m_count[2][9]_i_1_n_0\
    );
\m_count_reg[3][0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \m_count_next[3]_5\(0),
      Q => \m_count_reg[3]_7\(0),
      S => sysref_rst_r
    );
\m_count_reg[3][1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \m_count_next[3]_5\(1),
      Q => \m_count_reg[3]_7\(1),
      S => sysref_rst_r
    );
\m_count_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][2]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(2),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][3]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(3),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][4]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(4),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][5]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(5),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][6]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(6),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][7]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(7),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][8]_i_1_n_0\,
      Q => \m_count_reg[3]_7\(8),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count[3][9]_i_2_n_0\,
      Q => \m_count_reg[3]_7\(9),
      R => \m_count[3][9]_i_1_n_0\
    );
\m_count_terminate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E11E"
    )
        port map (
      I0 => \m_count[0][9]_i_3_n_0\,
      I1 => \m_count_terminate[0]_i_2_n_0\,
      I2 => \m_count_reg[0]_6\(8),
      I3 => octets_per_multi_minus_4(8),
      I4 => \m_count_terminate[0]_i_3_n_0\,
      I5 => \m_count_terminate[0]_i_4_n_0\,
      O => \m_count_terminate[0]_i_1_n_0\
    );
\m_count_terminate[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[0]_6\(1),
      I1 => \m_count_reg[0]_6\(0),
      O => \m_count_terminate[0]_i_2_n_0\
    );
\m_count_terminate[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFEFFFBEEEF"
    )
        port map (
      I0 => \m_count_terminate[0]_i_5_n_0\,
      I1 => \m_count_terminate[3]_i_7_n_0\,
      I2 => \m_count_terminate[0]_i_2_n_0\,
      I3 => \m_count_terminate[2]_i_5_n_0\,
      I4 => \m_count_reg[0]_6\(5),
      I5 => octets_per_multi_minus_4(5),
      O => \m_count_terminate[0]_i_3_n_0\
    );
\m_count_terminate[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFBFBFBBE"
    )
        port map (
      I0 => \m_count_terminate[0]_i_6_n_0\,
      I1 => octets_per_multi_minus_4(9),
      I2 => \m_count_reg[0]_6\(9),
      I3 => \m_count_reg[0]_6\(1),
      I4 => \m_count_reg[0]_6\(0),
      I5 => \m_count_terminate[0]_i_7_n_0\,
      O => \m_count_terminate[0]_i_4_n_0\
    );
\m_count_terminate[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F6FF6FFF0F66F6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(4),
      I1 => octets_per_multi_minus_4(4),
      I2 => \m_count_reg[0]_6\(2),
      I3 => \m_count_terminate[0]_i_2_n_0\,
      I4 => \m_count_reg[0]_6\(3),
      I5 => octets_per_multi_minus_4(3),
      O => \m_count_terminate[0]_i_5_n_0\
    );
\m_count_terminate[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FFFFFF7DFFEBFF"
    )
        port map (
      I0 => \m_count_terminate[0]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(2),
      I2 => octets_per_multi_minus_4(2),
      I3 => \m_count_terminate[0]_i_8_n_0\,
      I4 => \m_count_terminate[3]_i_9_n_0\,
      I5 => \m_count[0][7]_i_2_n_0\,
      O => \m_count_terminate[0]_i_6_n_0\
    );
\m_count_terminate[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \m_count[0][9]_i_3_n_0\,
      I1 => \m_count_reg[0]_6\(8),
      O => \m_count_terminate[0]_i_7_n_0\
    );
\m_count_terminate[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005A001AA5002100"
    )
        port map (
      I0 => octets_per_multi_minus_4(1),
      I1 => \m_count_terminate[3]_i_8_n_0\,
      I2 => \m_count_reg[0]_6\(1),
      I3 => \m_count_reg[0]_6\(0),
      I4 => \m_count_terminate[1]_i_8_n_0\,
      I5 => octets_per_multi_minus_4(0),
      O => \m_count_terminate[0]_i_8_n_0\
    );
\m_count_terminate[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006100"
    )
        port map (
      I0 => \m_count_reg[2]_1\(9),
      I1 => \m_count_terminate[10]_i_2_n_0\,
      I2 => octets_per_multi_minus_4(9),
      I3 => \m_count_terminate[10]_i_3_n_0\,
      I4 => \m_count_terminate[10]_i_4_n_0\,
      I5 => \m_count_terminate[10]_i_5_n_0\,
      O => m_count_terminate015_out
    );
\m_count_terminate[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_count_reg[2]_1\(1),
      I1 => \m_count_reg[2]_1\(0),
      O => \m_count_terminate[10]_i_10_n_0\
    );
\m_count_terminate[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \m_count_reg[2]_1\(0),
      I1 => \m_count_reg[2]_1\(1),
      I2 => \m_count_reg[2]_1\(8),
      I3 => \m_count[2][9]_i_3_n_0\,
      O => \m_count_terminate[10]_i_2_n_0\
    );
\m_count_terminate[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082412418"
    )
        port map (
      I0 => octets_per_multi_minus_4(5),
      I1 => \m_count_reg[2]_1\(4),
      I2 => \m_count_terminate[10]_i_6_n_0\,
      I3 => \m_count_reg[2]_1\(5),
      I4 => octets_per_multi_minus_4(4),
      I5 => \m_count_terminate[10]_i_7_n_0\,
      O => \m_count_terminate[10]_i_3_n_0\
    );
\m_count_terminate[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDBBD6FF6FFFF"
    )
        port map (
      I0 => octets_per_multi_minus_4(1),
      I1 => \m_count_reg[2]_1\(1),
      I2 => octets_per_multi_minus_4(2),
      I3 => \m_count_reg[2]_1\(2),
      I4 => octets_per_multi_minus_4(0),
      I5 => \m_count_reg[2]_1\(0),
      O => \m_count_terminate[10]_i_4_n_0\
    );
\m_count_terminate[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBBBBBBEBEEEEEE"
    )
        port map (
      I0 => \m_count_terminate[10]_i_8_n_0\,
      I1 => \m_count_reg[2]_1\(6),
      I2 => \m_count_terminate[10]_i_9_n_0\,
      I3 => \m_count_reg[2]_1\(1),
      I4 => \m_count_reg[2]_1\(0),
      I5 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[10]_i_5_n_0\
    );
\m_count_terminate[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(3),
      I1 => \m_count_reg[2]_1\(2),
      I2 => \m_count_reg[2]_1\(0),
      I3 => \m_count_reg[2]_1\(1),
      O => \m_count_terminate[10]_i_6_n_0\
    );
\m_count_terminate[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => octets_per_multi_minus_4(3),
      I1 => \m_count_reg[2]_1\(0),
      I2 => \m_count_reg[2]_1\(1),
      I3 => \m_count_reg[2]_1\(2),
      I4 => \m_count_reg[2]_1\(3),
      O => \m_count_terminate[10]_i_7_n_0\
    );
\m_count_terminate[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(8),
      I1 => octets_per_multi_minus_4(8),
      I2 => \m_count_reg[2]_1\(7),
      I3 => \m_count_terminate[9]_i_5_n_0\,
      I4 => \m_count_terminate[10]_i_10_n_0\,
      I5 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[10]_i_8_n_0\
    );
\m_count_terminate[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(4),
      I1 => \m_count_reg[2]_1\(2),
      I2 => \m_count_reg[2]_1\(3),
      I3 => \m_count_reg[2]_1\(5),
      O => \m_count_terminate[10]_i_9_n_0\
    );
\m_count_terminate[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \m_count_terminate[11]_i_2_n_0\,
      I1 => \m_count_terminate[11]_i_3_n_0\,
      I2 => octets_per_multi_minus_4(5),
      I3 => \m_count_reg[2]_1\(5),
      I4 => octets_per_multi_minus_4(1),
      I5 => \m_count_reg[2]_1\(1),
      O => m_count_terminate01_out
    );
\m_count_terminate[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \m_count_terminate[11]_i_4_n_0\,
      I1 => \m_count_reg[2]_1\(7),
      I2 => octets_per_multi_minus_4(7),
      I3 => \m_count_reg[2]_1\(9),
      I4 => octets_per_multi_minus_4(9),
      I5 => \m_count_terminate[8]_i_3_n_0\,
      O => \m_count_terminate[11]_i_2_n_0\
    );
\m_count_terminate[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DFFFF7D"
    )
        port map (
      I0 => \m_count_terminate[11]_i_5_n_0\,
      I1 => \m_count_reg[2]_1\(6),
      I2 => octets_per_multi_minus_4(6),
      I3 => \m_count_reg[2]_1\(4),
      I4 => octets_per_multi_minus_4(4),
      I5 => \m_count_terminate[11]_i_6_n_0\,
      O => \m_count_terminate[11]_i_3_n_0\
    );
\m_count_terminate[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(0),
      I1 => octets_per_multi_minus_4(0),
      O => \m_count_terminate[11]_i_4_n_0\
    );
\m_count_terminate[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[2]_1\(3),
      I1 => octets_per_multi_minus_4(3),
      O => \m_count_terminate[11]_i_5_n_0\
    );
\m_count_terminate[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(2),
      I1 => octets_per_multi_minus_4(2),
      O => \m_count_terminate[11]_i_6_n_0\
    );
\m_count_terminate[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054010054"
    )
        port map (
      I0 => \m_count_terminate[12]_i_2_n_0\,
      I1 => \m_count_terminate[13]_i_3_n_0\,
      I2 => \m_count_terminate[12]_i_3_n_0\,
      I3 => \m_count_reg[3]_7\(9),
      I4 => octets_per_multi_minus_4(9),
      I5 => \m_count_terminate[12]_i_4_n_0\,
      O => m_count_terminate017_out
    );
\m_count_terminate[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEEBBEBE"
    )
        port map (
      I0 => \m_count_terminate[12]_i_5_n_0\,
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_terminate[12]_i_3_n_0\,
      I4 => \m_count_reg[3]_7\(2),
      I5 => \m_count_terminate[12]_i_6_n_0\,
      O => \m_count_terminate[12]_i_2_n_0\
    );
\m_count_terminate[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[3]_7\(1),
      I1 => \m_count_reg[3]_7\(0),
      O => \m_count_terminate[12]_i_3_n_0\
    );
\m_count_terminate[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBEEEBEEEEBBBE"
    )
        port map (
      I0 => \m_count_terminate[12]_i_7_n_0\,
      I1 => \m_count_reg[3]_7\(6),
      I2 => \m_count_reg[3]_7\(1),
      I3 => \m_count_reg[3]_7\(0),
      I4 => \m_count_terminate[13]_i_5_n_0\,
      I5 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[12]_i_4_n_0\
    );
\m_count_terminate[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777EBBB7DDDBEEED"
    )
        port map (
      I0 => octets_per_multi_minus_4(4),
      I1 => \m_count_reg[3]_7\(5),
      I2 => \m_count_terminate[12]_i_3_n_0\,
      I3 => \m_count_terminate[14]_i_10_n_0\,
      I4 => \m_count_reg[3]_7\(4),
      I5 => octets_per_multi_minus_4(5),
      O => \m_count_terminate[12]_i_5_n_0\
    );
\m_count_terminate[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF69F9FF9FFFF"
    )
        port map (
      I0 => octets_per_multi_minus_4(2),
      I1 => \m_count_reg[3]_7\(2),
      I2 => \m_count_reg[3]_7\(1),
      I3 => octets_per_multi_minus_4(1),
      I4 => \m_count_reg[3]_7\(0),
      I5 => octets_per_multi_minus_4(0),
      O => \m_count_terminate[12]_i_6_n_0\
    );
\m_count_terminate[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6F6FF6F6F6F69F"
    )
        port map (
      I0 => \m_count_reg[3]_7\(8),
      I1 => octets_per_multi_minus_4(8),
      I2 => \m_count_reg[3]_7\(7),
      I3 => \m_count_terminate[12]_i_3_n_0\,
      I4 => \m_count_terminate[14]_i_8_n_0\,
      I5 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[12]_i_7_n_0\
    );
\m_count_terminate[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A00208A"
    )
        port map (
      I0 => \m_count_terminate[13]_i_2_n_0\,
      I1 => \m_count_terminate[13]_i_3_n_0\,
      I2 => \m_count_reg[3]_7\(1),
      I3 => octets_per_multi_minus_4(9),
      I4 => \m_count_reg[3]_7\(9),
      I5 => \m_count_terminate[13]_i_4_n_0\,
      O => m_count_terminate019_out
    );
\m_count_terminate[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8148884424122211"
    )
        port map (
      I0 => octets_per_multi_minus_4(7),
      I1 => \m_count_reg[3]_7\(8),
      I2 => \m_count_terminate[14]_i_8_n_0\,
      I3 => \m_count_reg[3]_7\(7),
      I4 => \m_count_reg[3]_7\(1),
      I5 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[13]_i_2_n_0\
    );
\m_count_terminate[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \m_count[3][9]_i_3_n_0\,
      I1 => \m_count_reg[3]_7\(8),
      O => \m_count_terminate[13]_i_3_n_0\
    );
\m_count_terminate[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2DD2"
    )
        port map (
      I0 => \m_count_reg[3]_7\(1),
      I1 => \m_count_terminate[13]_i_5_n_0\,
      I2 => \m_count_reg[3]_7\(6),
      I3 => octets_per_multi_minus_4(6),
      I4 => \m_count_terminate[13]_i_6_n_0\,
      O => \m_count_terminate[13]_i_4_n_0\
    );
\m_count_terminate[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(4),
      I1 => \m_count_reg[3]_7\(2),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(5),
      O => \m_count_terminate[13]_i_5_n_0\
    );
\m_count_terminate[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEBEBE"
    )
        port map (
      I0 => \m_count_terminate[13]_i_7_n_0\,
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(2),
      I4 => \m_count_reg[3]_7\(1),
      I5 => \m_count_terminate[13]_i_8_n_0\,
      O => \m_count_terminate[13]_i_6_n_0\
    );
\m_count_terminate[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_reg[3]_7\(4),
      I3 => \m_count_terminate[14]_i_10_n_0\,
      I4 => \m_count_reg[3]_7\(1),
      I5 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[13]_i_7_n_0\
    );
\m_count_terminate[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFF6FFF6FF6FF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(0),
      I1 => octets_per_multi_minus_4(0),
      I2 => \m_count_reg[3]_7\(1),
      I3 => octets_per_multi_minus_4(1),
      I4 => octets_per_multi_minus_4(2),
      I5 => \m_count_reg[3]_7\(2),
      O => \m_count_terminate[13]_i_8_n_0\
    );
\m_count_terminate[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
        port map (
      I0 => \m_count_terminate[14]_i_2_n_0\,
      I1 => octets_per_multi_minus_4(6),
      I2 => \m_count_reg[3]_7\(6),
      I3 => \m_count_terminate[14]_i_3_n_0\,
      I4 => \m_count_terminate[14]_i_4_n_0\,
      I5 => \m_count_terminate[14]_i_5_n_0\,
      O => m_count_terminate021_out
    );
\m_count_terminate[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \m_count_reg[3]_7\(2),
      I1 => \m_count_reg[3]_7\(3),
      O => \m_count_terminate[14]_i_10_n_0\
    );
\m_count_terminate[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAFEFFEDFFDDFFD"
    )
        port map (
      I0 => octets_per_multi_minus_4(0),
      I1 => \m_count_terminate[15]_i_5_n_0\,
      I2 => \m_count_reg[3]_7\(2),
      I3 => octets_per_multi_minus_4(2),
      I4 => \m_count_reg[3]_7\(1),
      I5 => \m_count_reg[3]_7\(0),
      O => \m_count_terminate[14]_i_11_n_0\
    );
\m_count_terminate[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => octets_per_multi_minus_4(5),
      I1 => \m_count_reg[3]_7\(5),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(2),
      I4 => \m_count_reg[3]_7\(4),
      I5 => \m_count_reg[3]_7\(1),
      O => \m_count_terminate[14]_i_12_n_0\
    );
\m_count_terminate[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFEFFFEFFEFEE"
    )
        port map (
      I0 => \m_count_terminate[14]_i_6_n_0\,
      I1 => \m_count_terminate[14]_i_7_n_0\,
      I2 => \m_count_terminate[14]_i_8_n_0\,
      I3 => \m_count_terminate[14]_i_9_n_0\,
      I4 => \m_count_reg[3]_7\(7),
      I5 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[14]_i_2_n_0\
    );
\m_count_terminate[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => \m_count_reg[3]_7\(3),
      I2 => \m_count_reg[3]_7\(2),
      I3 => \m_count_reg[3]_7\(4),
      I4 => \m_count_reg[3]_7\(0),
      I5 => \m_count_reg[3]_7\(1),
      O => \m_count_terminate[14]_i_3_n_0\
    );
\m_count_terminate[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6066F0FFF6FF6666"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_terminate[14]_i_10_n_0\,
      I3 => \m_count_terminate[14]_i_9_n_0\,
      I4 => octets_per_multi_minus_4(4),
      I5 => \m_count_reg[3]_7\(4),
      O => \m_count_terminate[14]_i_4_n_0\
    );
\m_count_terminate[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF666FFFD6FFF66"
    )
        port map (
      I0 => octets_per_multi_minus_4(9),
      I1 => \m_count_reg[3]_7\(9),
      I2 => \m_count[3][9]_i_3_n_0\,
      I3 => \m_count_reg[3]_7\(8),
      I4 => \m_count_terminate[14]_i_9_n_0\,
      I5 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[14]_i_5_n_0\
    );
\m_count_terminate[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90000000"
    )
        port map (
      I0 => \m_count_reg[3]_7\(4),
      I1 => octets_per_multi_minus_4(4),
      I2 => \m_count_terminate[14]_i_9_n_0\,
      I3 => \m_count_reg[3]_7\(3),
      I4 => \m_count_reg[3]_7\(2),
      I5 => \m_count_terminate[14]_i_11_n_0\,
      O => \m_count_terminate[14]_i_6_n_0\
    );
\m_count_terminate[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F04F0FF0FFFF0FF0"
    )
        port map (
      I0 => \m_count_terminate[15]_i_5_n_0\,
      I1 => \m_count_reg[3]_7\(2),
      I2 => \m_count_reg[3]_7\(1),
      I3 => octets_per_multi_minus_4(1),
      I4 => \m_count_reg[3]_7\(0),
      I5 => \m_count_terminate[14]_i_12_n_0\,
      O => \m_count_terminate[14]_i_7_n_0\
    );
\m_count_terminate[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => \m_count_reg[3]_7\(3),
      I2 => \m_count_reg[3]_7\(2),
      I3 => \m_count_reg[3]_7\(4),
      I4 => \m_count_reg[3]_7\(6),
      O => \m_count_terminate[14]_i_8_n_0\
    );
\m_count_terminate[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_count_reg[3]_7\(1),
      I1 => \m_count_reg[3]_7\(0),
      O => \m_count_terminate[14]_i_9_n_0\
    );
\m_count_terminate[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \m_count_terminate[15]_i_2_n_0\,
      I1 => \m_count_terminate[15]_i_3_n_0\,
      I2 => octets_per_multi_minus_4(9),
      I3 => \m_count_reg[3]_7\(9),
      I4 => octets_per_multi_minus_4(4),
      I5 => \m_count_reg[3]_7\(4),
      O => m_count_terminate02_out
    );
\m_count_terminate[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090000090"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_terminate[15]_i_4_n_0\,
      I3 => \m_count_reg[3]_7\(7),
      I4 => octets_per_multi_minus_4(7),
      I5 => \m_count_terminate[15]_i_5_n_0\,
      O => \m_count_terminate[15]_i_2_n_0\
    );
\m_count_terminate[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(8),
      I1 => octets_per_multi_minus_4(8),
      I2 => \m_count_reg[3]_7\(2),
      I3 => octets_per_multi_minus_4(2),
      I4 => \m_count_terminate[15]_i_6_n_0\,
      I5 => \m_count_terminate[15]_i_7_n_0\,
      O => \m_count_terminate[15]_i_3_n_0\
    );
\m_count_terminate[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[3]_7\(6),
      I1 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[15]_i_4_n_0\
    );
\m_count_terminate[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(3),
      I1 => octets_per_multi_minus_4(3),
      O => \m_count_terminate[15]_i_5_n_0\
    );
\m_count_terminate[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[3]_7\(1),
      I1 => octets_per_multi_minus_4(1),
      O => \m_count_terminate[15]_i_6_n_0\
    );
\m_count_terminate[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => octets_per_multi_minus_4(0),
      I1 => \m_count_reg[3]_7\(0),
      O => \m_count_terminate[15]_i_7_n_0\
    );
\m_count_terminate[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002022020022002"
    )
        port map (
      I0 => \m_count_terminate[1]_i_2_n_0\,
      I1 => \m_count_terminate[1]_i_3_n_0\,
      I2 => octets_per_multi_minus_4(6),
      I3 => \m_count_reg[0]_6\(6),
      I4 => \m_count_terminate[1]_i_4_n_0\,
      I5 => \m_count_reg[0]_6\(1),
      O => \m_count_terminate[1]_i_1_n_0\
    );
\m_count_terminate[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8208828282828282"
    )
        port map (
      I0 => \m_count_terminate[1]_i_5_n_0\,
      I1 => octets_per_multi_minus_4(9),
      I2 => \m_count_reg[0]_6\(9),
      I3 => \m_count[0][9]_i_3_n_0\,
      I4 => \m_count_reg[0]_6\(8),
      I5 => \m_count_reg[0]_6\(1),
      O => \m_count_terminate[1]_i_2_n_0\
    );
\m_count_terminate[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(8),
      I1 => octets_per_multi_minus_4(8),
      I2 => \m_count_reg[0]_6\(7),
      I3 => \m_count[0][7]_i_2_n_0\,
      I4 => \m_count_reg[0]_6\(1),
      I5 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[1]_i_3_n_0\
    );
\m_count_terminate[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[0]_6\(4),
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(5),
      O => \m_count_terminate[1]_i_4_n_0\
    );
\m_count_terminate[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014414141"
    )
        port map (
      I0 => \m_count_terminate[1]_i_6_n_0\,
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \m_count_reg[0]_6\(1),
      I5 => \m_count_terminate[1]_i_7_n_0\,
      O => \m_count_terminate[1]_i_5_n_0\
    );
\m_count_terminate[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_reg[0]_6\(4),
      I3 => \m_count_terminate[1]_i_8_n_0\,
      I4 => \m_count_reg[0]_6\(1),
      I5 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[1]_i_6_n_0\
    );
\m_count_terminate[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F69FFFFFFFFFF69F"
    )
        port map (
      I0 => octets_per_multi_minus_4(2),
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(1),
      I3 => octets_per_multi_minus_4(1),
      I4 => \m_count_reg[0]_6\(0),
      I5 => octets_per_multi_minus_4(0),
      O => \m_count_terminate[1]_i_7_n_0\
    );
\m_count_terminate[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \m_count_reg[0]_6\(2),
      I1 => \m_count_reg[0]_6\(3),
      O => \m_count_terminate[1]_i_8_n_0\
    );
\m_count_terminate[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041144141"
    )
        port map (
      I0 => \m_count_terminate[2]_i_2_n_0\,
      I1 => octets_per_multi_minus_4(7),
      I2 => \m_count_reg[0]_6\(7),
      I3 => \m_count[0][7]_i_2_n_0\,
      I4 => \m_count_terminate[2]_i_3_n_0\,
      I5 => \m_count_terminate[2]_i_4_n_0\,
      O => m_count_terminate03_out
    );
\m_count_terminate[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(3),
      I1 => octets_per_multi_minus_4(3),
      O => \m_count_terminate[2]_i_10_n_0\
    );
\m_count_terminate[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0666666666666666"
    )
        port map (
      I0 => octets_per_multi_minus_4(5),
      I1 => \m_count_reg[0]_6\(5),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \m_count_reg[0]_6\(4),
      I5 => \m_count_terminate[2]_i_3_n_0\,
      O => \m_count_terminate[2]_i_11_n_0\
    );
\m_count_terminate[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0D00"
    )
        port map (
      I0 => octets_per_multi_minus_4(5),
      I1 => \m_count_reg[0]_6\(5),
      I2 => \m_count_terminate[2]_i_5_n_0\,
      I3 => \m_count_terminate[2]_i_3_n_0\,
      I4 => \m_count_terminate[3]_i_7_n_0\,
      I5 => \m_count_terminate[2]_i_6_n_0\,
      O => \m_count_terminate[2]_i_2_n_0\
    );
\m_count_terminate[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \m_count_reg[0]_6\(1),
      I1 => \m_count_reg[0]_6\(0),
      O => \m_count_terminate[2]_i_3_n_0\
    );
\m_count_terminate[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF666FFFD6FFF66"
    )
        port map (
      I0 => octets_per_multi_minus_4(9),
      I1 => \m_count_reg[0]_6\(9),
      I2 => \m_count[0][9]_i_3_n_0\,
      I3 => \m_count_reg[0]_6\(8),
      I4 => \m_count_terminate[2]_i_3_n_0\,
      I5 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[2]_i_4_n_0\
    );
\m_count_terminate[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \m_count_reg[0]_6\(3),
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(4),
      O => \m_count_terminate[2]_i_5_n_0\
    );
\m_count_terminate[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFB"
    )
        port map (
      I0 => \m_count_terminate[2]_i_7_n_0\,
      I1 => \m_count_terminate[2]_i_8_n_0\,
      I2 => \m_count_terminate[3]_i_8_n_0\,
      I3 => \strobe_cnd[0]_i_3_n_0\,
      I4 => \m_count_terminate[3]_i_3_n_0\,
      I5 => \m_count_terminate[2]_i_9_n_0\,
      O => \m_count_terminate[2]_i_6_n_0\
    );
\m_count_terminate[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F3FD52A"
    )
        port map (
      I0 => octets_per_multi_minus_4(2),
      I1 => \m_count_reg[0]_6\(0),
      I2 => \m_count_reg[0]_6\(1),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \m_count_terminate[2]_i_10_n_0\,
      I5 => \m_count_terminate[2]_i_11_n_0\,
      O => \m_count_terminate[2]_i_7_n_0\
    );
\m_count_terminate[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \m_count_reg[0]_6\(0),
      I1 => octets_per_multi_minus_4(1),
      I2 => \m_count_reg[0]_6\(1),
      O => \m_count_terminate[2]_i_8_n_0\
    );
\m_count_terminate[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"804080FF80FF8040"
    )
        port map (
      I0 => octets_per_multi_minus_4(2),
      I1 => \m_count_reg[0]_6\(1),
      I2 => \m_count_reg[0]_6\(0),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \m_count_reg[0]_6\(3),
      I5 => octets_per_multi_minus_4(3),
      O => \m_count_terminate[2]_i_9_n_0\
    );
\m_count_terminate[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004100"
    )
        port map (
      I0 => \m_count_terminate[3]_i_2_n_0\,
      I1 => octets_per_multi_minus_4(1),
      I2 => \m_count_reg[0]_6\(1),
      I3 => \m_count_terminate[3]_i_3_n_0\,
      I4 => \m_count_terminate[3]_i_4_n_0\,
      I5 => \m_count_terminate[3]_i_5_n_0\,
      O => m_count_terminate0
    );
\m_count_terminate[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(5),
      I1 => octets_per_multi_minus_4(5),
      O => \m_count_terminate[3]_i_2_n_0\
    );
\m_count_terminate[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => octets_per_multi_minus_4(0),
      I1 => \m_count_reg[0]_6\(0),
      O => \m_count_terminate[3]_i_3_n_0\
    );
\m_count_terminate[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(9),
      I1 => octets_per_multi_minus_4(9),
      O => \m_count_terminate[3]_i_4_n_0\
    );
\m_count_terminate[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \m_count_terminate[3]_i_6_n_0\,
      I1 => \m_count_terminate[3]_i_7_n_0\,
      I2 => \m_count_terminate[3]_i_8_n_0\,
      I3 => octets_per_multi_minus_4(8),
      I4 => \m_count_reg[0]_6\(8),
      I5 => \m_count_terminate[3]_i_9_n_0\,
      O => \m_count_terminate[3]_i_5_n_0\
    );
\m_count_terminate[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => octets_per_multi_minus_4(3),
      I1 => \m_count_reg[0]_6\(3),
      I2 => octets_per_multi_minus_4(2),
      I3 => \m_count_reg[0]_6\(2),
      O => \m_count_terminate[3]_i_6_n_0\
    );
\m_count_terminate[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[0]_6\(6),
      I1 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[3]_i_7_n_0\
    );
\m_count_terminate[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[0]_6\(4),
      I1 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[3]_i_8_n_0\
    );
\m_count_terminate[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[0]_6\(7),
      I1 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[3]_i_9_n_0\
    );
\m_count_terminate[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A80200A8"
    )
        port map (
      I0 => \m_count_terminate[4]_i_2_n_0\,
      I1 => \m_count_terminate[4]_i_3_n_0\,
      I2 => \m_count_terminate[4]_i_4_n_0\,
      I3 => \m_count_reg[1]_8\(9),
      I4 => octets_per_multi_minus_4(9),
      I5 => \m_count_terminate[4]_i_5_n_0\,
      O => m_count_terminate05_out
    );
\m_count_terminate[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015401040050"
    )
        port map (
      I0 => \m_count_terminate[4]_i_6_n_0\,
      I1 => \m_count_terminate[6]_i_10_n_0\,
      I2 => \m_count_terminate[4]_i_4_n_0\,
      I3 => \m_count_terminate[7]_i_7_n_0\,
      I4 => \m_count_terminate[7]_i_8_n_0\,
      I5 => \m_count_terminate[5]_i_2_n_0\,
      O => \m_count_terminate[4]_i_2_n_0\
    );
\m_count_terminate[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \m_count_terminate[5]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(8),
      O => \m_count_terminate[4]_i_3_n_0\
    );
\m_count_terminate[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[1]_8\(1),
      I1 => \m_count_reg[1]_8\(0),
      O => \m_count_terminate[4]_i_4_n_0\
    );
\m_count_terminate[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0EFFCEFF3F"
    )
        port map (
      I0 => \m_count_terminate[4]_i_7_n_0\,
      I1 => \m_count_terminate[4]_i_4_n_0\,
      I2 => \m_count_terminate[7]_i_2_n_0\,
      I3 => \m_count_terminate[4]_i_8_n_0\,
      I4 => \m_count_terminate[6]_i_3_n_0\,
      I5 => \m_count_terminate[6]_i_4_n_0\,
      O => \m_count_terminate[4]_i_5_n_0\
    );
\m_count_terminate[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF66D66696"
    )
        port map (
      I0 => octets_per_multi_minus_4(3),
      I1 => \m_count_reg[1]_8\(3),
      I2 => \m_count_reg[1]_8\(2),
      I3 => \m_count_terminate[4]_i_4_n_0\,
      I4 => \m_count_terminate[6]_i_12_n_0\,
      I5 => \m_count_terminate[4]_i_9_n_0\,
      O => \m_count_terminate[4]_i_6_n_0\
    );
\m_count_terminate[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \m_count_reg[1]_8\(3),
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(4),
      O => \m_count_terminate[4]_i_7_n_0\
    );
\m_count_terminate[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD6B6BFD"
    )
        port map (
      I0 => octets_per_multi_minus_4(1),
      I1 => \m_count_reg[1]_8\(1),
      I2 => \m_count_reg[1]_8\(0),
      I3 => \m_count_reg[1]_8\(2),
      I4 => octets_per_multi_minus_4(2),
      O => \m_count_terminate[4]_i_8_n_0\
    );
\m_count_terminate[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3C3C3CA0"
    )
        port map (
      I0 => \m_count_terminate[7]_i_2_n_0\,
      I1 => octets_per_multi_minus_4(4),
      I2 => \m_count_reg[1]_8\(4),
      I3 => \m_count_terminate[4]_i_4_n_0\,
      I4 => \m_count_terminate[5]_i_8_n_0\,
      I5 => \m_count_terminate[7]_i_3_n_0\,
      O => \m_count_terminate[4]_i_9_n_0\
    );
\m_count_terminate[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D22D"
    )
        port map (
      I0 => \m_count_reg[1]_8\(1),
      I1 => \m_count_terminate[5]_i_2_n_0\,
      I2 => \m_count_reg[1]_8\(8),
      I3 => octets_per_multi_minus_4(8),
      I4 => \m_count_terminate[5]_i_3_n_0\,
      I5 => \m_count_terminate[5]_i_4_n_0\,
      O => m_count_terminate07_out
    );
\m_count_terminate[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(6),
      I1 => \m_count_reg[1]_8\(4),
      I2 => \m_count_reg[1]_8\(2),
      I3 => \m_count_reg[1]_8\(3),
      I4 => \m_count_reg[1]_8\(5),
      I5 => \m_count_reg[1]_8\(7),
      O => \m_count_terminate[5]_i_2_n_0\
    );
\m_count_terminate[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEBEBE"
    )
        port map (
      I0 => \m_count_terminate[5]_i_5_n_0\,
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(2),
      I4 => \m_count_reg[1]_8\(1),
      I5 => \m_count_terminate[5]_i_6_n_0\,
      O => \m_count_terminate[5]_i_3_n_0\
    );
\m_count_terminate[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFBBEBEBEBEBEBE"
    )
        port map (
      I0 => \m_count_terminate[5]_i_7_n_0\,
      I1 => octets_per_multi_minus_4(9),
      I2 => \m_count_reg[1]_8\(9),
      I3 => \m_count_terminate[5]_i_2_n_0\,
      I4 => \m_count_reg[1]_8\(8),
      I5 => \m_count_reg[1]_8\(1),
      O => \m_count_terminate[5]_i_4_n_0\
    );
\m_count_terminate[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[1]_8\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_reg[1]_8\(4),
      I3 => \m_count_terminate[5]_i_8_n_0\,
      I4 => \m_count_reg[1]_8\(1),
      I5 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[5]_i_5_n_0\
    );
\m_count_terminate[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F69FFFFFFFFFF69F"
    )
        port map (
      I0 => octets_per_multi_minus_4(2),
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(1),
      I3 => octets_per_multi_minus_4(1),
      I4 => \m_count_reg[1]_8\(0),
      I5 => octets_per_multi_minus_4(0),
      O => \m_count_terminate[5]_i_6_n_0\
    );
\m_count_terminate[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D66FBFFFBFF6D66"
    )
        port map (
      I0 => octets_per_multi_minus_4(6),
      I1 => \m_count_reg[1]_8\(6),
      I2 => \m_count_terminate[6]_i_10_n_0\,
      I3 => \m_count_reg[1]_8\(1),
      I4 => octets_per_multi_minus_4(7),
      I5 => \m_count_reg[1]_8\(7),
      O => \m_count_terminate[5]_i_7_n_0\
    );
\m_count_terminate[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \m_count_reg[1]_8\(2),
      I1 => \m_count_reg[1]_8\(3),
      O => \m_count_terminate[5]_i_8_n_0\
    );
\m_count_terminate[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011140000"
    )
        port map (
      I0 => \m_count_terminate[6]_i_2_n_0\,
      I1 => \m_count_terminate[6]_i_3_n_0\,
      I2 => \m_count_terminate[6]_i_4_n_0\,
      I3 => \m_count_terminate[6]_i_5_n_0\,
      I4 => \m_count_terminate[6]_i_6_n_0\,
      I5 => \m_count_terminate[6]_i_7_n_0\,
      O => m_count_terminate09_out
    );
\m_count_terminate[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(4),
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(5),
      O => \m_count_terminate[6]_i_10_n_0\
    );
\m_count_terminate[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808800880088808"
    )
        port map (
      I0 => \m_count_reg[1]_8\(0),
      I1 => \m_count_reg[1]_8\(1),
      I2 => octets_per_multi_minus_4(2),
      I3 => \m_count_reg[1]_8\(2),
      I4 => octets_per_multi_minus_4(3),
      I5 => \m_count_reg[1]_8\(3),
      O => \m_count_terminate[6]_i_11_n_0\
    );
\m_count_terminate[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[1]_8\(4),
      I1 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[6]_i_12_n_0\
    );
\m_count_terminate[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D37DFFFFFFFFD37D"
    )
        port map (
      I0 => \m_count_terminate[7]_i_6_n_0\,
      I1 => \m_count_reg[1]_8\(0),
      I2 => octets_per_multi_minus_4(1),
      I3 => \m_count_reg[1]_8\(1),
      I4 => \m_count_terminate[6]_i_8_n_0\,
      I5 => \m_count_terminate[7]_i_2_n_0\,
      O => \m_count_terminate[6]_i_2_n_0\
    );
\m_count_terminate[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[1]_8\(7),
      I1 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[6]_i_3_n_0\
    );
\m_count_terminate[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(5),
      I1 => \m_count_reg[1]_8\(3),
      I2 => \m_count_reg[1]_8\(2),
      I3 => \m_count_reg[1]_8\(4),
      I4 => \m_count_reg[1]_8\(6),
      O => \m_count_terminate[6]_i_4_n_0\
    );
\m_count_terminate[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \m_count_reg[1]_8\(1),
      I1 => \m_count_reg[1]_8\(0),
      O => \m_count_terminate[6]_i_5_n_0\
    );
\m_count_terminate[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041414114"
    )
        port map (
      I0 => \m_count_terminate[6]_i_9_n_0\,
      I1 => octets_per_multi_minus_4(6),
      I2 => \m_count_reg[1]_8\(6),
      I3 => \m_count_terminate[6]_i_10_n_0\,
      I4 => \m_count_terminate[6]_i_5_n_0\,
      I5 => \m_count_terminate[6]_i_11_n_0\,
      O => \m_count_terminate[6]_i_6_n_0\
    );
\m_count_terminate[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66FF6FF6FF66FD6F"
    )
        port map (
      I0 => octets_per_multi_minus_4(9),
      I1 => \m_count_reg[1]_8\(9),
      I2 => \m_count_terminate[5]_i_2_n_0\,
      I3 => \m_count_reg[1]_8\(8),
      I4 => \m_count_terminate[6]_i_5_n_0\,
      I5 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[6]_i_7_n_0\
    );
\m_count_terminate[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(2),
      I1 => \m_count_reg[1]_8\(3),
      I2 => \m_count_reg[1]_8\(1),
      I3 => \m_count_reg[1]_8\(0),
      I4 => \m_count_reg[1]_8\(4),
      O => \m_count_terminate[6]_i_8_n_0\
    );
\m_count_terminate[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFCCFCFDFDFEFEF"
    )
        port map (
      I0 => octets_per_multi_minus_4(3),
      I1 => \m_count_terminate[7]_i_3_n_0\,
      I2 => \m_count_terminate[6]_i_12_n_0\,
      I3 => \m_count_terminate[6]_i_5_n_0\,
      I4 => \m_count_reg[1]_8\(3),
      I5 => \m_count_reg[1]_8\(2),
      O => \m_count_terminate[6]_i_9_n_0\
    );
\m_count_terminate[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008200"
    )
        port map (
      I0 => \m_count_terminate[7]_i_2_n_0\,
      I1 => octets_per_multi_minus_4(1),
      I2 => \m_count_reg[1]_8\(1),
      I3 => \m_count_terminate[7]_i_3_n_0\,
      I4 => \m_count_terminate[7]_i_4_n_0\,
      I5 => \m_count_terminate[7]_i_5_n_0\,
      O => m_count_terminate00_out
    );
\m_count_terminate[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[1]_8\(5),
      I1 => octets_per_multi_minus_4(5),
      O => \m_count_terminate[7]_i_2_n_0\
    );
\m_count_terminate[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => octets_per_multi_minus_4(0),
      I1 => \m_count_reg[1]_8\(0),
      O => \m_count_terminate[7]_i_3_n_0\
    );
\m_count_terminate[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[1]_8\(9),
      I1 => octets_per_multi_minus_4(9),
      O => \m_count_terminate[7]_i_4_n_0\
    );
\m_count_terminate[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFD"
    )
        port map (
      I0 => \m_count_terminate[7]_i_6_n_0\,
      I1 => \m_count_terminate[7]_i_7_n_0\,
      I2 => octets_per_multi_minus_4(4),
      I3 => \m_count_reg[1]_8\(4),
      I4 => \m_count_terminate[6]_i_3_n_0\,
      I5 => \m_count_terminate[7]_i_8_n_0\,
      O => \m_count_terminate[7]_i_5_n_0\
    );
\m_count_terminate[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => octets_per_multi_minus_4(3),
      I1 => \m_count_reg[1]_8\(3),
      I2 => octets_per_multi_minus_4(2),
      I3 => \m_count_reg[1]_8\(2),
      O => \m_count_terminate[7]_i_6_n_0\
    );
\m_count_terminate[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[1]_8\(6),
      I1 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[7]_i_7_n_0\
    );
\m_count_terminate[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[1]_8\(8),
      I1 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[7]_i_8_n_0\
    );
\m_count_terminate[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000009900000"
    )
        port map (
      I0 => \m_count_terminate[8]_i_2_n_0\,
      I1 => \m_count_terminate[8]_i_3_n_0\,
      I2 => \m_count_terminate[8]_i_4_n_0\,
      I3 => \m_count_terminate[8]_i_5_n_0\,
      I4 => \m_count_terminate[8]_i_6_n_0\,
      I5 => \m_count_terminate[8]_i_7_n_0\,
      O => m_count_terminate011_out
    );
\m_count_terminate[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A9FEFFFEFF57A9"
    )
        port map (
      I0 => octets_per_multi_minus_4(4),
      I1 => \strobe_som[2]_i_3_n_0\,
      I2 => \m_count_terminate[8]_i_14_n_0\,
      I3 => \m_count_reg[2]_1\(4),
      I4 => \m_count_reg[2]_1\(5),
      I5 => octets_per_multi_minus_4(5),
      O => \m_count_terminate[8]_i_10_n_0\
    );
\m_count_terminate[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_count_reg[2]_1\(7),
      I1 => octets_per_multi_minus_4(7),
      O => \m_count_terminate[8]_i_11_n_0\
    );
\m_count_terminate[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(5),
      I1 => \strobe_som[2]_i_3_n_0\,
      I2 => \m_count_reg[2]_1\(2),
      I3 => \m_count_reg[2]_1\(3),
      I4 => \m_count_reg[2]_1\(4),
      I5 => \m_count_reg[2]_1\(6),
      O => \m_count_terminate[8]_i_12_n_0\
    );
\m_count_terminate[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \m_count[2][9]_i_3_n_0\,
      I1 => \m_count_reg[2]_1\(8),
      I2 => \m_count_reg[2]_1\(0),
      I3 => \m_count_reg[2]_1\(1),
      O => \m_count_terminate[8]_i_13_n_0\
    );
\m_count_terminate[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \m_count_reg[2]_1\(2),
      I1 => \m_count_reg[2]_1\(3),
      O => \m_count_terminate[8]_i_14_n_0\
    );
\m_count_terminate[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \m_count[2][9]_i_3_n_0\,
      I1 => \m_count_reg[2]_1\(0),
      I2 => \m_count_reg[2]_1\(1),
      O => \m_count_terminate[8]_i_2_n_0\
    );
\m_count_terminate[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(8),
      I1 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[8]_i_3_n_0\
    );
\m_count_terminate[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(6),
      I1 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[8]_i_4_n_0\
    );
\m_count_terminate[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFFFFFFFFFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(4),
      I1 => \m_count_reg[2]_1\(3),
      I2 => \m_count_reg[2]_1\(2),
      I3 => \m_count_reg[2]_1\(0),
      I4 => \m_count_reg[2]_1\(1),
      I5 => \m_count_reg[2]_1\(5),
      O => \m_count_terminate[8]_i_5_n_0\
    );
\m_count_terminate[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100001100011100"
    )
        port map (
      I0 => \m_count_terminate[8]_i_8_n_0\,
      I1 => \m_count_terminate[8]_i_9_n_0\,
      I2 => \m_count_terminate[11]_i_6_n_0\,
      I3 => \m_count_reg[2]_1\(1),
      I4 => octets_per_multi_minus_4(1),
      I5 => \m_count_reg[2]_1\(0),
      O => \m_count_terminate[8]_i_6_n_0\
    );
\m_count_terminate[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBEFFBEFFFFBE"
    )
        port map (
      I0 => \m_count_terminate[8]_i_10_n_0\,
      I1 => \m_count_terminate[8]_i_11_n_0\,
      I2 => \m_count_terminate[8]_i_12_n_0\,
      I3 => octets_per_multi_minus_4(9),
      I4 => \m_count_reg[2]_1\(9),
      I5 => \m_count_terminate[8]_i_13_n_0\,
      O => \m_count_terminate[8]_i_7_n_0\
    );
\m_count_terminate[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF666660006FFF6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(3),
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[2]_1\(1),
      I3 => \m_count_reg[2]_1\(0),
      I4 => \m_count_reg[2]_1\(2),
      I5 => octets_per_multi_minus_4(2),
      O => \m_count_terminate[8]_i_8_n_0\
    );
\m_count_terminate[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC00C8008FFFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(1),
      I1 => \m_count_reg[2]_1\(2),
      I2 => \m_count_reg[2]_1\(3),
      I3 => octets_per_multi_minus_4(3),
      I4 => octets_per_multi_minus_4(0),
      I5 => \m_count_reg[2]_1\(0),
      O => \m_count_terminate[8]_i_9_n_0\
    );
\m_count_terminate[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A80002A"
    )
        port map (
      I0 => \m_count_terminate[9]_i_2_n_0\,
      I1 => \m_count_reg[2]_1\(1),
      I2 => \m_count_terminate[9]_i_3_n_0\,
      I3 => \m_count_reg[2]_1\(9),
      I4 => octets_per_multi_minus_4(9),
      I5 => \m_count_terminate[9]_i_4_n_0\,
      O => m_count_terminate013_out
    );
\m_count_terminate[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8148884424122211"
    )
        port map (
      I0 => octets_per_multi_minus_4(7),
      I1 => \m_count_reg[2]_1\(8),
      I2 => \m_count_terminate[9]_i_5_n_0\,
      I3 => \m_count_reg[2]_1\(7),
      I4 => \m_count_reg[2]_1\(1),
      I5 => octets_per_multi_minus_4(8),
      O => \m_count_terminate[9]_i_2_n_0\
    );
\m_count_terminate[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \m_count_reg[2]_1\(8),
      I1 => \m_count[2][9]_i_3_n_0\,
      O => \m_count_terminate[9]_i_3_n_0\
    );
\m_count_terminate[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBFBAE"
    )
        port map (
      I0 => \m_count_terminate[9]_i_6_n_0\,
      I1 => \m_count_reg[2]_1\(1),
      I2 => \m_count_terminate[10]_i_9_n_0\,
      I3 => \m_count_reg[2]_1\(6),
      I4 => octets_per_multi_minus_4(6),
      O => \m_count_terminate[9]_i_4_n_0\
    );
\m_count_terminate[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(5),
      I1 => \m_count_reg[2]_1\(3),
      I2 => \m_count_reg[2]_1\(2),
      I3 => \m_count_reg[2]_1\(4),
      I4 => \m_count_reg[2]_1\(6),
      O => \m_count_terminate[9]_i_5_n_0\
    );
\m_count_terminate[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEBEBE"
    )
        port map (
      I0 => \m_count_terminate[9]_i_7_n_0\,
      I1 => octets_per_multi_minus_4(3),
      I2 => \m_count_reg[2]_1\(3),
      I3 => \m_count_reg[2]_1\(2),
      I4 => \m_count_reg[2]_1\(1),
      I5 => \m_count_terminate[9]_i_8_n_0\,
      O => \m_count_terminate[9]_i_6_n_0\
    );
\m_count_terminate[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
        port map (
      I0 => \m_count_reg[2]_1\(5),
      I1 => octets_per_multi_minus_4(5),
      I2 => \m_count_reg[2]_1\(4),
      I3 => \m_count_terminate[8]_i_14_n_0\,
      I4 => \m_count_reg[2]_1\(1),
      I5 => octets_per_multi_minus_4(4),
      O => \m_count_terminate[9]_i_7_n_0\
    );
\m_count_terminate[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FF6FFF6FFFF6F"
    )
        port map (
      I0 => octets_per_multi_minus_4(0),
      I1 => \m_count_reg[2]_1\(0),
      I2 => octets_per_multi_minus_4(1),
      I3 => \m_count_reg[2]_1\(1),
      I4 => octets_per_multi_minus_4(2),
      I5 => \m_count_reg[2]_1\(2),
      O => \m_count_terminate[9]_i_8_n_0\
    );
\m_count_terminate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count_terminate[0]_i_1_n_0\,
      Q => data1(0),
      R => sysref_rst_r
    );
\m_count_terminate_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate015_out,
      Q => p_1_in,
      R => sysref_rst_r
    );
\m_count_terminate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate01_out,
      Q => p_0_in,
      R => sysref_rst_r
    );
\m_count_terminate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate017_out,
      Q => \m_count_terminate_reg_n_0_[12]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate019_out,
      Q => \m_count_terminate_reg_n_0_[13]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate021_out,
      Q => \m_count_terminate_reg_n_0_[14]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate02_out,
      Q => \m_count_terminate_reg_n_0_[15]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \m_count_terminate[1]_i_1_n_0\,
      Q => data1(1),
      R => sysref_rst_r
    );
\m_count_terminate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate03_out,
      Q => data1(2),
      R => sysref_rst_r
    );
\m_count_terminate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate0,
      Q => data1(3),
      R => sysref_rst_r
    );
\m_count_terminate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate05_out,
      Q => \m_count_terminate_reg_n_0_[4]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate07_out,
      Q => \m_count_terminate_reg_n_0_[5]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate09_out,
      Q => \m_count_terminate_reg_n_0_[6]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate00_out,
      Q => \m_count_terminate_reg_n_0_[7]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate011_out,
      Q => \m_count_terminate_reg_n_0_[8]\,
      R => sysref_rst_r
    );
\m_count_terminate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => m_count_terminate013_out,
      Q => \m_count_terminate_reg_n_0_[9]\,
      R => sysref_rst_r
    );
\mf_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DE00"
    )
        port map (
      I0 => \mf_count_reg_n_0_[0]\,
      I1 => \mf_count[8]_i_4_n_0\,
      I2 => mf_count0,
      I3 => got_sync_r,
      O => \mf_count[0]_i_1_n_0\
    );
\mf_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mf_count_reg_n_0_[0]\,
      I1 => \mf_count_reg_n_0_[1]\,
      O => \mf_count[1]_i_1_n_0\
    );
\mf_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mf_count_reg_n_0_[2]\,
      I1 => \mf_count_reg_n_0_[0]\,
      I2 => \mf_count_reg_n_0_[1]\,
      O => \mf_count[2]_i_1_n_0\
    );
\mf_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mf_count_reg_n_0_[3]\,
      I1 => \mf_count_reg_n_0_[1]\,
      I2 => \mf_count_reg_n_0_[0]\,
      I3 => \mf_count_reg_n_0_[2]\,
      O => \mf_count[3]_i_1_n_0\
    );
\mf_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \mf_count_reg_n_0_[4]\,
      I1 => \mf_count_reg_n_0_[2]\,
      I2 => \mf_count_reg_n_0_[0]\,
      I3 => \mf_count_reg_n_0_[1]\,
      I4 => \mf_count_reg_n_0_[3]\,
      O => \mf_count[4]_i_1_n_0\
    );
\mf_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mf_count_reg_n_0_[5]\,
      I1 => \mf_count_reg_n_0_[3]\,
      I2 => \mf_count_reg_n_0_[1]\,
      I3 => \mf_count_reg_n_0_[0]\,
      I4 => \mf_count_reg_n_0_[2]\,
      I5 => \mf_count_reg_n_0_[4]\,
      O => \mf_count[5]_i_1_n_0\
    );
\mf_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mf_count_reg_n_0_[6]\,
      I1 => \mf_count[8]_i_5_n_0\,
      O => \mf_count[6]_i_1_n_0\
    );
\mf_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \mf_count[8]_i_5_n_0\,
      I1 => \mf_count_reg_n_0_[6]\,
      I2 => \mf_count_reg_n_0_[7]\,
      O => \mf_count[7]_i_1_n_0\
    );
\mf_count[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mf_count[8]_i_4_n_0\,
      I1 => got_sync_r,
      O => \mf_count[8]_i_1_n_0\
    );
\mf_count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => mfc_end,
      I1 => strobe_go_r,
      I2 => strobe_eom(0),
      I3 => \strobe_eom__0\(3),
      I4 => strobe_eom(1),
      I5 => strobe_eom(2),
      O => mf_count0
    );
\mf_count[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \mf_count_reg_n_0_[8]\,
      I1 => \mf_count[8]_i_5_n_0\,
      I2 => \mf_count_reg_n_0_[6]\,
      I3 => \mf_count_reg_n_0_[7]\,
      O => \mf_count[8]_i_3_n_0\
    );
\mf_count[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \mf_count[8]_i_6_n_0\,
      I1 => \ila_two[1]_i_3_n_0\,
      I2 => \mf_count_reg_n_0_[4]\,
      I3 => \mf_count_reg_n_0_[6]\,
      I4 => \mf_count_reg_n_0_[5]\,
      I5 => \mf_count[8]_i_7_n_0\,
      O => \mf_count[8]_i_4_n_0\
    );
\mf_count[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mf_count_reg_n_0_[4]\,
      I1 => \mf_count_reg_n_0_[2]\,
      I2 => \mf_count_reg_n_0_[0]\,
      I3 => \mf_count_reg_n_0_[1]\,
      I4 => \mf_count_reg_n_0_[3]\,
      I5 => \mf_count_reg_n_0_[5]\,
      O => \mf_count[8]_i_5_n_0\
    );
\mf_count[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => mfc_rst,
      I1 => strobe_eom(0),
      I2 => \strobe_eom__0\(3),
      I3 => strobe_eom(1),
      I4 => strobe_eom(2),
      O => \mf_count[8]_i_6_n_0\
    );
\mf_count[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mf_count_reg_n_0_[1]\,
      I1 => \mf_count_reg_n_0_[0]\,
      I2 => \mf_count_reg_n_0_[2]\,
      I3 => \mf_count_reg_n_0_[7]\,
      I4 => \mf_count_reg_n_0_[3]\,
      I5 => \mf_count_reg_n_0_[8]\,
      O => \mf_count[8]_i_7_n_0\
    );
\mf_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \mf_count[0]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[0]\,
      R => '0'
    );
\mf_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[1]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[1]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[2]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[2]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[3]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[3]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[4]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[4]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[5]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[5]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[6]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[6]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[7]_i_1_n_0\,
      Q => \mf_count_reg_n_0_[7]\,
      R => \mf_count[8]_i_1_n_0\
    );
\mf_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => mf_count0,
      D => \mf_count[8]_i_3_n_0\,
      Q => \mf_count_reg_n_0_[8]\,
      R => \mf_count[8]_i_1_n_0\
    );
mfc_end_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0000"
    )
        port map (
      I0 => mfc_rst_i_2_n_0,
      I1 => test_modes(0),
      I2 => test_modes(1),
      I3 => sysref_rst_r,
      I4 => support_lane_sync,
      O => mfc_end_i_1_n_0
    );
mfc_end_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mfc_end_i_1_n_0,
      Q => mfc_end,
      R => '0'
    );
mfc_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => test_modes(0),
      I1 => test_modes(1),
      I2 => mfc_rst_i_2_n_0,
      O => mfc_rst0
    );
mfc_rst_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => multi_frames(5),
      I1 => multi_frames(3),
      I2 => multi_frames(0),
      I3 => multi_frames(1),
      I4 => multi_frames(2),
      I5 => multi_frames(4),
      O => mfc_rst_i_10_n_0
    );
mfc_rst_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0FFFFD0FFFF"
    )
        port map (
      I0 => multi_frames(7),
      I1 => \mf_count_reg_n_0_[7]\,
      I2 => \mf_count_reg_n_0_[8]\,
      I3 => multi_frames(0),
      I4 => \mf_count_reg_n_0_[0]\,
      I5 => mfc_rst_i_12_n_0,
      O => mfc_rst_i_11_n_0
    );
mfc_rst_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mf_count_reg_n_0_[1]\,
      I1 => multi_frames(1),
      O => mfc_rst_i_12_n_0
    );
mfc_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000014C1"
    )
        port map (
      I0 => mfc_rst_i_3_n_0,
      I1 => multi_frames(6),
      I2 => mfc_rst_i_4_n_0,
      I3 => \mf_count_reg_n_0_[6]\,
      I4 => mfc_rst_i_5_n_0,
      I5 => mfc_rst_i_6_n_0,
      O => mfc_rst_i_2_n_0
    );
mfc_rst_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mf_count_reg_n_0_[7]\,
      I1 => multi_frames(7),
      O => mfc_rst_i_3_n_0
    );
mfc_rst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => multi_frames(5),
      I1 => multi_frames(3),
      I2 => multi_frames(0),
      I3 => multi_frames(1),
      I4 => multi_frames(2),
      I5 => multi_frames(4),
      O => mfc_rst_i_4_n_0
    );
mfc_rst_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDFDFEFEFFDFDFE"
    )
        port map (
      I0 => \mf_count_reg_n_0_[3]\,
      I1 => mfc_rst_i_7_n_0,
      I2 => multi_frames(4),
      I3 => mfc_rst_i_8_n_0,
      I4 => multi_frames(3),
      I5 => \mf_count_reg_n_0_[4]\,
      O => mfc_rst_i_5_n_0
    );
mfc_rst_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2FFFFFFFF00A2"
    )
        port map (
      I0 => mfc_rst_i_9_n_0,
      I1 => \mf_count_reg_n_0_[7]\,
      I2 => multi_frames(7),
      I3 => \mf_count_reg_n_0_[8]\,
      I4 => \mf_count_reg_n_0_[5]\,
      I5 => mfc_rst_i_10_n_0,
      O => mfc_rst_i_6_n_0
    );
mfc_rst_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF956A"
    )
        port map (
      I0 => multi_frames(2),
      I1 => multi_frames(1),
      I2 => multi_frames(0),
      I3 => \mf_count_reg_n_0_[2]\,
      I4 => mfc_rst_i_11_n_0,
      O => mfc_rst_i_7_n_0
    );
mfc_rst_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => multi_frames(2),
      I1 => multi_frames(1),
      I2 => multi_frames(0),
      O => mfc_rst_i_8_n_0
    );
mfc_rst_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mfc_rst_i_4_n_0,
      I1 => multi_frames(6),
      O => mfc_rst_i_9_n_0
    );
mfc_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => mfc_rst0,
      Q => mfc_rst,
      R => sysref_rst_r
    );
\octets_per_frame_minus_4[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_cfg_f(2),
      O => octets_per_frame_minus_4_reg0(2)
    );
\octets_per_frame_minus_4[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tx_cfg_f(2),
      I1 => tx_cfg_f(3),
      O => \octets_per_frame_minus_4[3]_i_1_n_0\
    );
\octets_per_frame_minus_4[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => tx_cfg_f(4),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_f(2),
      O => octets_per_frame_minus_4_reg0(4)
    );
\octets_per_frame_minus_4[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => tx_cfg_f(5),
      I1 => tx_cfg_f(4),
      I2 => tx_cfg_f(2),
      I3 => tx_cfg_f(3),
      O => octets_per_frame_minus_4_reg0(5)
    );
\octets_per_frame_minus_4[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => tx_cfg_f(5),
      I2 => tx_cfg_f(3),
      I3 => tx_cfg_f(2),
      I4 => tx_cfg_f(4),
      O => octets_per_frame_minus_4_reg0(6)
    );
\octets_per_frame_minus_4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => tx_cfg_f(7),
      I1 => tx_cfg_f(6),
      I2 => tx_cfg_f(4),
      I3 => tx_cfg_f(2),
      I4 => tx_cfg_f(3),
      I5 => tx_cfg_f(5),
      O => octets_per_frame_minus_4_reg0(7)
    );
\octets_per_frame_minus_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(0),
      Q => octets_per_frame_minus_4(0),
      R => '0'
    );
\octets_per_frame_minus_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(1),
      Q => octets_per_frame_minus_4(1),
      R => '0'
    );
\octets_per_frame_minus_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_frame_minus_4_reg0(2),
      Q => octets_per_frame_minus_4(2),
      R => '0'
    );
\octets_per_frame_minus_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_frame_minus_4[3]_i_1_n_0\,
      Q => octets_per_frame_minus_4(3),
      R => '0'
    );
\octets_per_frame_minus_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_frame_minus_4_reg0(4),
      Q => octets_per_frame_minus_4(4),
      R => '0'
    );
\octets_per_frame_minus_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_frame_minus_4_reg0(5),
      Q => octets_per_frame_minus_4(5),
      R => '0'
    );
\octets_per_frame_minus_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_frame_minus_4_reg0(6),
      Q => octets_per_frame_minus_4(6),
      R => '0'
    );
\octets_per_frame_minus_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_frame_minus_4_reg0(7),
      Q => octets_per_frame_minus_4(7),
      R => '0'
    );
\octets_per_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(0),
      Q => octets_per_frame_r(0),
      R => '0'
    );
\octets_per_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(1),
      Q => octets_per_frame_r(1),
      R => '0'
    );
\octets_per_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(2),
      Q => octets_per_frame_r(2),
      R => '0'
    );
\octets_per_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(3),
      Q => octets_per_frame_r(3),
      R => '0'
    );
\octets_per_frame_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(4),
      Q => octets_per_frame_r(4),
      R => '0'
    );
\octets_per_frame_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(5),
      Q => octets_per_frame_r(5),
      R => '0'
    );
\octets_per_frame_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(6),
      Q => octets_per_frame_r(6),
      R => '0'
    );
\octets_per_frame_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_cfg_f(7),
      Q => octets_per_frame_r(7),
      R => '0'
    );
\octets_per_frame_small[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => octets_per_frame_r(0),
      I1 => octets_per_frame_r(5),
      I2 => octets_per_frame_r(6),
      I3 => octets_per_frame_r(3),
      I4 => octets_per_frame_r(4),
      I5 => octets_per_frame_r(7),
      O => \octets_per_frame_small[0]_i_1_n_0\
    );
\octets_per_frame_small[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => octets_per_frame_r(1),
      I1 => octets_per_frame_r(5),
      I2 => octets_per_frame_r(6),
      I3 => octets_per_frame_r(3),
      I4 => octets_per_frame_r(4),
      I5 => octets_per_frame_r(7),
      O => \octets_per_frame_small[1]_i_1_n_0\
    );
\octets_per_frame_small[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => octets_per_frame_r(2),
      I1 => octets_per_frame_r(5),
      I2 => octets_per_frame_r(6),
      I3 => octets_per_frame_r(3),
      I4 => octets_per_frame_r(4),
      I5 => octets_per_frame_r(7),
      O => \octets_per_frame_small[2]_i_1_n_0\
    );
\octets_per_frame_small[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => octets_per_frame_r(7),
      I1 => octets_per_frame_r(4),
      I2 => octets_per_frame_r(3),
      I3 => octets_per_frame_r(6),
      I4 => octets_per_frame_r(5),
      O => \octets_per_frame_small[3]_i_1_n_0\
    );
\octets_per_frame_small_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_frame_small[0]_i_1_n_0\,
      Q => octets_per_frame_small(0),
      R => '0'
    );
\octets_per_frame_small_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_frame_small[1]_i_1_n_0\,
      Q => octets_per_frame_small(1),
      R => '0'
    );
\octets_per_frame_small_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_frame_small[2]_i_1_n_0\,
      Q => octets_per_frame_small(2),
      R => '0'
    );
\octets_per_frame_small_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_frame_small[3]_i_1_n_0\,
      Q => octets_per_frame_small(3),
      R => '0'
    );
\octets_per_multi_minus_4[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => octets_per_multi(0),
      O => octets_per_multi_m1(0)
    );
\octets_per_multi_minus_4[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => octets_per_multi(0),
      I1 => octets_per_multi(1),
      O => octets_per_multi_minus_4_reg0(1)
    );
\octets_per_multi_minus_4[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => octets_per_multi(2),
      I1 => octets_per_multi(0),
      I2 => octets_per_multi(1),
      O => \octets_per_multi_minus_4[2]_i_1_n_0\
    );
\octets_per_multi_minus_4[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => octets_per_multi(3),
      I1 => octets_per_multi(2),
      I2 => octets_per_multi(0),
      I3 => octets_per_multi(1),
      O => octets_per_multi_minus_4_reg0(3)
    );
\octets_per_multi_minus_4[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA0155"
    )
        port map (
      I0 => octets_per_multi(3),
      I1 => octets_per_multi(1),
      I2 => octets_per_multi(0),
      I3 => octets_per_multi(2),
      I4 => octets_per_multi(4),
      O => octets_per_multi_minus_4_reg0(4)
    );
\octets_per_multi_minus_4[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEA00001115"
    )
        port map (
      I0 => octets_per_multi(4),
      I1 => octets_per_multi(2),
      I2 => octets_per_multi(0),
      I3 => octets_per_multi(1),
      I4 => octets_per_multi(3),
      I5 => octets_per_multi(5),
      O => octets_per_multi_minus_4_reg0(5)
    );
\octets_per_multi_minus_4[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \octets_per_multi_minus_4[9]_i_3_n_0\,
      I1 => octets_per_multi(6),
      O => octets_per_multi_minus_4_reg0(6)
    );
\octets_per_multi_minus_4[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => octets_per_multi(7),
      I1 => \octets_per_multi_minus_4[9]_i_3_n_0\,
      I2 => octets_per_multi(6),
      O => \octets_per_multi_minus_4[7]_i_1_n_0\
    );
\octets_per_multi_minus_4[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => octets_per_multi(8),
      I1 => octets_per_multi(6),
      I2 => \octets_per_multi_minus_4[9]_i_3_n_0\,
      I3 => octets_per_multi(7),
      O => octets_per_multi_minus_4_reg0(8)
    );
\octets_per_multi_minus_4[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => octets_per_multi(9),
      I1 => octets_per_multi(8),
      I2 => octets_per_multi(7),
      I3 => \octets_per_multi_minus_4[9]_i_3_n_0\,
      I4 => octets_per_multi(6),
      O => octets_per_multi_minus_4_reg0(9)
    );
\octets_per_multi_minus_4[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEEEE"
    )
        port map (
      I0 => octets_per_multi(5),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \octets_per_multi_minus_4[9]_i_3_n_0\
    );
\octets_per_multi_minus_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_m1(0),
      Q => octets_per_multi_minus_4(0),
      R => '0'
    );
\octets_per_multi_minus_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(1),
      Q => octets_per_multi_minus_4(1),
      R => '0'
    );
\octets_per_multi_minus_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_multi_minus_4[2]_i_1_n_0\,
      Q => octets_per_multi_minus_4(2),
      R => '0'
    );
\octets_per_multi_minus_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(3),
      Q => octets_per_multi_minus_4(3),
      R => '0'
    );
\octets_per_multi_minus_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(4),
      Q => octets_per_multi_minus_4(4),
      R => '0'
    );
\octets_per_multi_minus_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(5),
      Q => octets_per_multi_minus_4(5),
      R => '0'
    );
\octets_per_multi_minus_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(6),
      Q => octets_per_multi_minus_4(6),
      R => '0'
    );
\octets_per_multi_minus_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \octets_per_multi_minus_4[7]_i_1_n_0\,
      Q => octets_per_multi_minus_4(7),
      R => '0'
    );
\octets_per_multi_minus_4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(8),
      Q => octets_per_multi_minus_4(8),
      R => '0'
    );
\octets_per_multi_minus_4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => octets_per_multi_minus_4_reg0(9),
      Q => octets_per_multi_minus_4(9),
      R => '0'
    );
\pulse_shift_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sysref_in,
      Q => \pulse_shift_reg_reg_n_0_[0]\,
      R => '0'
    );
\pulse_shift_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data9,
      Q => data10,
      R => '0'
    );
\pulse_shift_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data10,
      Q => data11,
      R => '0'
    );
\pulse_shift_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data11,
      Q => data12,
      R => '0'
    );
\pulse_shift_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data12,
      Q => data13,
      R => '0'
    );
\pulse_shift_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data13,
      Q => data14,
      R => '0'
    );
\pulse_shift_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data14,
      Q => data15,
      R => '0'
    );
\pulse_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \pulse_shift_reg_reg_n_0_[0]\,
      Q => \data1__0\,
      R => '0'
    );
\pulse_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data1__0\,
      Q => data2,
      R => '0'
    );
\pulse_shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data2,
      Q => data3,
      R => '0'
    );
\pulse_shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data3,
      Q => data4,
      R => '0'
    );
\pulse_shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data4,
      Q => data5,
      R => '0'
    );
\pulse_shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data5,
      Q => data6,
      R => '0'
    );
\pulse_shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data6,
      Q => data7,
      R => '0'
    );
\pulse_shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data7,
      Q => data8,
      R => '0'
    );
\pulse_shift_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data8,
      Q => data9,
      R => '0'
    );
\start_of_frame[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_frame_i(0),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_frame(0)
    );
\start_of_frame[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_usr_r2_reg_n_0_[0]\,
      O => \start_of_frame[0]_i_1_n_0\
    );
\start_of_frame[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_frame_i(1),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_frame(1)
    );
\start_of_frame[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_usr_r2_reg_n_0_[1]\,
      O => \start_of_frame[1]_i_1_n_0\
    );
\start_of_frame[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_frame_i(2),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_frame(2)
    );
\start_of_frame[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_usr_r2_reg_n_0_[2]\,
      O => \start_of_frame[2]_i_1_n_0\
    );
\start_of_frame[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_frame_i(3),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_frame(3)
    );
\start_of_frame[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_usr_r2_reg_n_0_[3]\,
      O => \start_of_frame[3]_i_1_n_0\
    );
\start_of_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_sof_r2(0),
      Q => start_of_frame_i(0),
      R => \start_of_frame[0]_i_1_n_0\
    );
\start_of_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_sof_r2(1),
      Q => start_of_frame_i(1),
      R => \start_of_frame[1]_i_1_n_0\
    );
\start_of_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_sof_r2(2),
      Q => start_of_frame_i(2),
      R => \start_of_frame[2]_i_1_n_0\
    );
\start_of_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_sof_r2(3),
      Q => start_of_frame_i(3),
      R => \start_of_frame[3]_i_1_n_0\
    );
\start_of_multiframe[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_multiframe_i(0),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_multiframe(0)
    );
\start_of_multiframe[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_multiframe_i(1),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_multiframe(1)
    );
\start_of_multiframe[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_multiframe_i(2),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_multiframe(2)
    );
\start_of_multiframe[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => start_of_multiframe_i(3),
      I1 => sync_r3,
      I2 => sync_r,
      I3 => sync_r2,
      O => start_of_multiframe(3)
    );
\start_of_multiframe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_som_r2(0),
      Q => start_of_multiframe_i(0),
      R => \start_of_frame[0]_i_1_n_0\
    );
\start_of_multiframe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_som_r2(1),
      Q => start_of_multiframe_i(1),
      R => \start_of_frame[1]_i_1_n_0\
    );
\start_of_multiframe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_som_r2(2),
      Q => start_of_multiframe_i(2),
      R => \start_of_frame[2]_i_1_n_0\
    );
\start_of_multiframe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_som_r2(3),
      Q => start_of_multiframe_i(3),
      R => \start_of_frame[3]_i_1_n_0\
    );
\strobe_align_sym_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_eom_r_reg_n_0_[0]\,
      Q => strobe_align_sym_r2(0),
      R => \strobe_start_of_seq_r2[0]_i_1_n_0\
    );
\strobe_align_sym_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_eom_r_reg_n_0_[1]\,
      Q => strobe_align_sym_r2(1),
      R => \strobe_start_of_seq_r2[1]_i_1_n_0\
    );
\strobe_align_sym_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_eom_r_reg_n_0_[2]\,
      Q => strobe_align_sym_r2(2),
      R => \strobe_start_of_seq_r2[2]_i_1_n_0\
    );
\strobe_align_sym_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_eom_r_reg_n_0_[3]\,
      Q => strobe_align_sym_r2(3),
      R => \strobe_start_of_seq_r2[3]_i_1_n_0\
    );
\strobe_align_sym_r4_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_align_sym_r2(0),
      Q => \strobe_align_sym_r4_reg[0]_srl2_n_0\
    );
\strobe_align_sym_r4_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_align_sym_r2(1),
      Q => \strobe_align_sym_r4_reg[1]_srl2_n_0\
    );
\strobe_align_sym_r4_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_align_sym_r2(2),
      Q => \strobe_align_sym_r4_reg[2]_srl2_n_0\
    );
\strobe_align_sym_r4_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_align_sym_r2(3),
      Q => \strobe_align_sym_r4_reg[3]_srl2_n_0\
    );
\strobe_align_sym_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_align_sym_r4_reg[0]_srl2_n_0\,
      Q => strobe_align_sym(0),
      R => '0'
    );
\strobe_align_sym_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_align_sym_r4_reg[1]_srl2_n_0\,
      Q => strobe_align_sym(1),
      R => '0'
    );
\strobe_align_sym_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_align_sym_r4_reg[2]_srl2_n_0\,
      Q => strobe_align_sym(2),
      R => '0'
    );
\strobe_align_sym_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_align_sym_r4_reg[3]_srl2_n_0\,
      Q => strobe_align_sym(3),
      R => '0'
    );
\strobe_cfg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r4_reg[0]_srl2_n_0\,
      Q => strobe_cfg_data(0),
      R => '0'
    );
\strobe_cfg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r4_reg[1]_srl2_n_0\,
      Q => strobe_cfg_data(1),
      R => '0'
    );
\strobe_cfg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r4_reg[2]_srl2_n_0\,
      Q => strobe_cfg_data(2),
      R => '0'
    );
\strobe_cfg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r4_reg[3]_srl2_n_0\,
      Q => strobe_cfg_data(3),
      R => '0'
    );
\strobe_cfg_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r_reg_n_0_[0]\,
      Q => strobe_cfg_r2(0),
      R => \strobe_start_of_seq_r2[0]_i_1_n_0\
    );
\strobe_cfg_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r_reg_n_0_[1]\,
      Q => strobe_cfg_r2(1),
      R => \strobe_start_of_seq_r2[1]_i_1_n_0\
    );
\strobe_cfg_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r_reg_n_0_[2]\,
      Q => strobe_cfg_r2(2),
      R => \strobe_start_of_seq_r2[2]_i_1_n_0\
    );
\strobe_cfg_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r_reg_n_0_[3]\,
      Q => strobe_cfg_r2(3),
      R => \strobe_start_of_seq_r2[3]_i_1_n_0\
    );
\strobe_cfg_r4_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cfg_r2(0),
      Q => \strobe_cfg_r4_reg[0]_srl2_n_0\
    );
\strobe_cfg_r4_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cfg_r2(1),
      Q => \strobe_cfg_r4_reg[1]_srl2_n_0\
    );
\strobe_cfg_r4_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cfg_r2(2),
      Q => \strobe_cfg_r4_reg[2]_srl2_n_0\
    );
\strobe_cfg_r4_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cfg_r2(3),
      Q => \strobe_cfg_r4_reg[3]_srl2_n_0\
    );
\strobe_cfg_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A200000"
    )
        port map (
      I0 => \strobe_cfg_r[3]_i_5_n_0\,
      I1 => \strobe_cfg_r[3]_i_4_n_0\,
      I2 => \strobe_cfg_r[0]_i_2_n_0\,
      I3 => \strobe_cfg_r_reg_n_0_[0]\,
      I4 => got_sync_r,
      O => \strobe_cfg_r[0]_i_1_n_0\
    );
\strobe_cfg_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => strobe_cnd_r(2),
      I1 => strobe_cnd_r(0),
      I2 => strobe_cnd_r(3),
      I3 => strobe_cnd_r(1),
      I4 => \strobe_cfg_r[3]_i_4_n_0\,
      O => \strobe_cfg_r[0]_i_2_n_0\
    );
\strobe_cfg_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF0057"
    )
        port map (
      I0 => \strobe_cfg_r[3]_i_7_n_0\,
      I1 => \strobe_cfg_r[1]_i_2_n_0\,
      I2 => \strobe_cnd_reg_n_0_[0]\,
      I3 => \strobe_cst_reg_n_0_[1]\,
      I4 => \strobe_cst_reg_n_0_[0]\,
      I5 => \strobe_cst_reg_n_0_[2]\,
      O => \strobe_cfg_r[1]_i_1_n_0\
    );
\strobe_cfg_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sel00,
      I1 => data00,
      I2 => \strobe_cnd_reg_n_0_[1]\,
      O => \strobe_cfg_r[1]_i_2_n_0\
    );
\strobe_cfg_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF01FF00FFFFFF"
    )
        port map (
      I0 => \strobe_cnd_reg_n_0_[0]\,
      I1 => \strobe_cnd_reg_n_0_[1]\,
      I2 => \strobe_cfg_r[2]_i_2_n_0\,
      I3 => \strobe_cfg_r[2]_i_3_n_0\,
      I4 => \strobe_cst_reg_n_0_[2]\,
      I5 => \strobe_cfg_r[3]_i_7_n_0\,
      O => \strobe_cfg_r[2]_i_1_n_0\
    );
\strobe_cfg_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data00,
      I1 => sel00,
      O => \strobe_cfg_r[2]_i_2_n_0\
    );
\strobe_cfg_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_cst_reg_n_0_[0]\,
      I1 => \strobe_cst_reg_n_0_[1]\,
      O => \strobe_cfg_r[2]_i_3_n_0\
    );
\strobe_cfg_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => got_sync_r,
      O => \strobe_cfg_r[3]_i_1_n_0\
    );
\strobe_cfg_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \strobe_cfg_r[3]_i_4_n_0\,
      I1 => strobe_cnd_r(1),
      I2 => strobe_cnd_r(3),
      I3 => strobe_cnd_r(0),
      I4 => strobe_cnd_r(2),
      I5 => \strobe_cfg_r[3]_i_5_n_0\,
      O => \strobe_cfg_r[3]_i_2_n_0\
    );
\strobe_cfg_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFFFF"
    )
        port map (
      I0 => \strobe_cfg_r[3]_i_6_n_0\,
      I1 => data00,
      I2 => sel00,
      I3 => \strobe_cfg_r[3]_i_7_n_0\,
      I4 => \strobe_cfg_r[3]_i_5_n_0\,
      O => \strobe_cfg_r[3]_i_3_n_0\
    );
\strobe_cfg_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \strobe_cnd_reg_n_0_[0]\,
      I1 => \strobe_cfg_r[3]_i_7_n_0\,
      I2 => \strobe_cnd_reg_n_0_[1]\,
      I3 => data00,
      I4 => sel00,
      O => \strobe_cfg_r[3]_i_4_n_0\
    );
\strobe_cfg_r[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \strobe_cst_reg_n_0_[1]\,
      I1 => \strobe_cst_reg_n_0_[0]\,
      I2 => \strobe_cst_reg_n_0_[2]\,
      O => \strobe_cfg_r[3]_i_5_n_0\
    );
\strobe_cfg_r[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \strobe_cnd_reg_n_0_[0]\,
      I1 => \strobe_cfg_r[3]_i_7_n_0\,
      I2 => \strobe_cnd_reg_n_0_[1]\,
      I3 => \strobe_cst_reg_n_0_[2]\,
      O => \strobe_cfg_r[3]_i_6_n_0\
    );
\strobe_cfg_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_12_in,
      I1 => p_7_in,
      I2 => \strobe_cst_r_reg_n_0_[0]\,
      I3 => \strobe_cst_r_reg_n_0_[3]\,
      O => \strobe_cfg_r[3]_i_7_n_0\
    );
\strobe_cfg_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cfg_r[0]_i_1_n_0\,
      Q => \strobe_cfg_r_reg_n_0_[0]\,
      R => '0'
    );
\strobe_cfg_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \strobe_cfg_r[3]_i_2_n_0\,
      D => \strobe_cfg_r[1]_i_1_n_0\,
      Q => \strobe_cfg_r_reg_n_0_[1]\,
      R => \strobe_cfg_r[3]_i_1_n_0\
    );
\strobe_cfg_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \strobe_cfg_r[3]_i_2_n_0\,
      D => \strobe_cfg_r[2]_i_1_n_0\,
      Q => \strobe_cfg_r_reg_n_0_[2]\,
      R => \strobe_cfg_r[3]_i_1_n_0\
    );
\strobe_cfg_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \strobe_cfg_r[3]_i_2_n_0\,
      D => \strobe_cfg_r[3]_i_3_n_0\,
      Q => \strobe_cfg_r_reg_n_0_[3]\,
      R => \strobe_cfg_r[3]_i_1_n_0\
    );
\strobe_cfg_start_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r4_reg[0]_srl2_n_0\,
      Q => strobe_cfg_start(0),
      R => '0'
    );
\strobe_cfg_start_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r4_reg[1]_srl2_n_0\,
      Q => strobe_cfg_start(1),
      R => '0'
    );
\strobe_cfg_start_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r4_reg[2]_srl2_n_0\,
      Q => strobe_cfg_start(2),
      R => '0'
    );
\strobe_cfg_start_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r4_reg[3]_srl2_n_0\,
      Q => strobe_cfg_start(3),
      R => '0'
    );
\strobe_cnd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \strobe_cnd[0]_i_2_n_0\,
      I1 => ila_two(1),
      I2 => ila_two(0),
      I3 => \m_count_reg[0]_6\(8),
      I4 => \m_count_reg[0]_6\(9),
      I5 => \strobe_cnd[0]_i_3_n_0\,
      O => \strobe_cnd[0]_i_1_n_0\
    );
\strobe_cnd[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \m_count_reg[0]_6\(5),
      I1 => \m_count_reg[0]_6\(4),
      I2 => \m_count_reg[0]_6\(7),
      I3 => \m_count_reg[0]_6\(6),
      O => \strobe_cnd[0]_i_2_n_0\
    );
\strobe_cnd[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[0]_6\(3),
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(0),
      I3 => \m_count_reg[0]_6\(1),
      O => \strobe_cnd[0]_i_3_n_0\
    );
\strobe_cnd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \strobe_cnd[1]_i_2_n_0\,
      I1 => \strobe_cnd[0]_i_1_n_0\,
      O => strobe_cnd(1)
    );
\strobe_cnd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \strobe_som[1]_i_2_n_0\,
      I1 => ila_two(1),
      I2 => ila_two(0),
      I3 => \m_count_reg[1]_8\(8),
      I4 => \m_count_reg[1]_8\(9),
      I5 => \strobe_cnd[1]_i_3_n_0\,
      O => \strobe_cnd[1]_i_2_n_0\
    );
\strobe_cnd[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(0),
      I1 => \m_count_reg[1]_8\(1),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(2),
      O => \strobe_cnd[1]_i_3_n_0\
    );
\strobe_cnd[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \strobe_cnd[3]_i_2_n_0\,
      I1 => \strobe_cnd[3]_i_7_n_0\,
      O => strobe_cnd(2)
    );
\strobe_cnd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \strobe_cnd[3]_i_2_n_0\,
      I1 => \strobe_cnd[3]_i_3_n_0\,
      I2 => \strobe_cnd[3]_i_4_n_0\,
      I3 => \strobe_cnd[3]_i_5_n_0\,
      I4 => \strobe_cnd[3]_i_6_n_0\,
      I5 => \strobe_cnd[3]_i_7_n_0\,
      O => strobe_cnd(3)
    );
\strobe_cnd[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \strobe_cnd[0]_i_1_n_0\,
      I1 => \strobe_cnd[1]_i_2_n_0\,
      O => \strobe_cnd[3]_i_2_n_0\
    );
\strobe_cnd[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \m_count_reg[3]_7\(0),
      I1 => \m_count_reg[3]_7\(1),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(2),
      O => \strobe_cnd[3]_i_3_n_0\
    );
\strobe_cnd[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ila_two(0),
      I1 => ila_two(1),
      O => \strobe_cnd[3]_i_4_n_0\
    );
\strobe_cnd[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \m_count_reg[3]_7\(9),
      I1 => \m_count_reg[3]_7\(8),
      O => \strobe_cnd[3]_i_5_n_0\
    );
\strobe_cnd[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \m_count_reg[3]_7\(5),
      I1 => \m_count_reg[3]_7\(4),
      I2 => \m_count_reg[3]_7\(7),
      I3 => \m_count_reg[3]_7\(6),
      O => \strobe_cnd[3]_i_6_n_0\
    );
\strobe_cnd[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \strobe_som[2]_i_2_n_0\,
      I1 => ila_two(1),
      I2 => ila_two(0),
      I3 => \m_count_reg[2]_1\(8),
      I4 => \m_count_reg[2]_1\(9),
      I5 => \m_count_terminate[10]_i_6_n_0\,
      O => \strobe_cnd[3]_i_7_n_0\
    );
\strobe_cnd_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cnd_reg_n_0_[0]\,
      Q => strobe_cnd_r(0),
      R => '0'
    );
\strobe_cnd_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cnd_reg_n_0_[1]\,
      Q => strobe_cnd_r(1),
      R => '0'
    );
\strobe_cnd_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sel00,
      Q => strobe_cnd_r(2),
      R => '0'
    );
\strobe_cnd_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => data00,
      Q => strobe_cnd_r(3),
      R => '0'
    );
\strobe_cnd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cnd[0]_i_1_n_0\,
      Q => \strobe_cnd_reg_n_0_[0]\,
      R => '0'
    );
\strobe_cnd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cnd(1),
      Q => \strobe_cnd_reg_n_0_[1]\,
      R => '0'
    );
\strobe_cnd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cnd(2),
      Q => sel00,
      R => '0'
    );
\strobe_cnd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cnd(3),
      Q => data00,
      R => '0'
    );
\strobe_cst[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \strobe_cst[0]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(1),
      I2 => \m_count_reg[0]_6\(0),
      I3 => ila_two(1),
      I4 => ila_two(0),
      O => \strobe_cst[0]_i_1_n_0\
    );
\strobe_cst[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \strobe_cnd[0]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(9),
      I4 => \m_count_reg[0]_6\(8),
      O => \strobe_cst[0]_i_2_n_0\
    );
\strobe_cst[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => ila_two(0),
      I1 => ila_two(1),
      I2 => \m_count_reg[1]_8\(0),
      I3 => \m_count_reg[1]_8\(1),
      I4 => \strobe_cst[1]_i_2_n_0\,
      I5 => \strobe_cst[0]_i_1_n_0\,
      O => strobe_cst(1)
    );
\strobe_cst[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \strobe_som[1]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(9),
      I4 => \m_count_reg[1]_8\(8),
      O => \strobe_cst[1]_i_2_n_0\
    );
\strobe_cst[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \strobe_cst[3]_i_2_n_0\,
      I1 => ila_two(0),
      I2 => ila_two(1),
      I3 => \m_count_reg[2]_1\(0),
      I4 => \m_count_reg[2]_1\(1),
      I5 => \strobe_cst[2]_i_2_n_0\,
      O => strobe_cst(2)
    );
\strobe_cst[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \strobe_som[2]_i_2_n_0\,
      I1 => \m_count_reg[2]_1\(2),
      I2 => \m_count_reg[2]_1\(3),
      I3 => \m_count_reg[2]_1\(9),
      I4 => \m_count_reg[2]_1\(8),
      O => \strobe_cst[2]_i_2_n_0\
    );
\strobe_cst[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \strobe_cst[3]_i_2_n_0\,
      I1 => \strobe_cst[3]_i_3_n_0\,
      I2 => \m_count_reg[3]_7\(1),
      I3 => \m_count_reg[3]_7\(0),
      I4 => \strobe_cst[3]_i_4_n_0\,
      I5 => \strobe_cst[3]_i_5_n_0\,
      O => strobe_cst(3)
    );
\strobe_cst[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555515555555555"
    )
        port map (
      I0 => \strobe_cst[0]_i_1_n_0\,
      I1 => ila_two(0),
      I2 => ila_two(1),
      I3 => \m_count_reg[1]_8\(0),
      I4 => \m_count_reg[1]_8\(1),
      I5 => \strobe_cst[1]_i_2_n_0\,
      O => \strobe_cst[3]_i_2_n_0\
    );
\strobe_cst[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \strobe_cnd[3]_i_6_n_0\,
      I1 => \m_count_reg[3]_7\(2),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(9),
      I4 => \m_count_reg[3]_7\(8),
      O => \strobe_cst[3]_i_3_n_0\
    );
\strobe_cst[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ila_two(1),
      I1 => ila_two(0),
      O => \strobe_cst[3]_i_4_n_0\
    );
\strobe_cst[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \strobe_cst[2]_i_2_n_0\,
      I1 => \m_count_reg[2]_1\(1),
      I2 => \m_count_reg[2]_1\(0),
      I3 => ila_two(1),
      I4 => ila_two(0),
      O => \strobe_cst[3]_i_5_n_0\
    );
\strobe_cst_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r_reg_n_0_[0]\,
      Q => strobe_cst_r2(0),
      R => \strobe_start_of_seq_r2[0]_i_1_n_0\
    );
\strobe_cst_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_7_in,
      Q => strobe_cst_r2(1),
      R => \strobe_start_of_seq_r2[1]_i_1_n_0\
    );
\strobe_cst_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_12_in,
      Q => strobe_cst_r2(2),
      R => \strobe_start_of_seq_r2[2]_i_1_n_0\
    );
\strobe_cst_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_r_reg_n_0_[3]\,
      Q => strobe_cst_r2(3),
      R => \strobe_start_of_seq_r2[3]_i_1_n_0\
    );
\strobe_cst_r4_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cst_r2(0),
      Q => \strobe_cst_r4_reg[0]_srl2_n_0\
    );
\strobe_cst_r4_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cst_r2(1),
      Q => \strobe_cst_r4_reg[1]_srl2_n_0\
    );
\strobe_cst_r4_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cst_r2(2),
      Q => \strobe_cst_r4_reg[2]_srl2_n_0\
    );
\strobe_cst_r4_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_cst_r2(3),
      Q => \strobe_cst_r4_reg[3]_srl2_n_0\
    );
\strobe_cst_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_reg_n_0_[0]\,
      Q => \strobe_cst_r_reg_n_0_[0]\,
      R => '0'
    );
\strobe_cst_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_reg_n_0_[1]\,
      Q => p_7_in,
      R => '0'
    );
\strobe_cst_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_reg_n_0_[2]\,
      Q => p_12_in,
      R => '0'
    );
\strobe_cst_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst_reg_n_0_[3]\,
      Q => \strobe_cst_r_reg_n_0_[3]\,
      R => '0'
    );
\strobe_cst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_cst[0]_i_1_n_0\,
      Q => \strobe_cst_reg_n_0_[0]\,
      R => '0'
    );
\strobe_cst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cst(1),
      Q => \strobe_cst_reg_n_0_[1]\,
      R => '0'
    );
\strobe_cst_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cst(2),
      Q => \strobe_cst_reg_n_0_[2]\,
      R => '0'
    );
\strobe_cst_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_cst(3),
      Q => \strobe_cst_reg_n_0_[3]\,
      R => '0'
    );
\strobe_dat_r4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => p_20_out(0),
      Q => \strobe_dat_r4_reg[0]_srl3_n_0\
    );
\strobe_dat_r4_reg[0]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \strobe_cst_r_reg_n_0_[0]\,
      I1 => \strobe_ila_r_reg_n_0_[0]\,
      I2 => \strobe_eom_r_reg_n_0_[0]\,
      I3 => \strobe_cfg_r_reg_n_0_[0]\,
      I4 => \strobe_som_r_reg_n_0_[0]\,
      O => p_20_out(0)
    );
\strobe_dat_r4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => p_20_out(1),
      Q => \strobe_dat_r4_reg[1]_srl3_n_0\
    );
\strobe_dat_r4_reg[1]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => p_7_in,
      I1 => p_9_in,
      I2 => \strobe_eom_r_reg_n_0_[1]\,
      I3 => \strobe_cfg_r_reg_n_0_[1]\,
      I4 => p_0_in1_in,
      O => p_20_out(1)
    );
\strobe_dat_r4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => p_20_out(2),
      Q => \strobe_dat_r4_reg[2]_srl3_n_0\
    );
\strobe_dat_r4_reg[2]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => p_12_in,
      I1 => p_14_in,
      I2 => \strobe_eom_r_reg_n_0_[2]\,
      I3 => \strobe_cfg_r_reg_n_0_[2]\,
      I4 => p_0_in3_in,
      O => p_20_out(2)
    );
\strobe_dat_r4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => p_20_out(3),
      Q => \strobe_dat_r4_reg[3]_srl3_n_0\
    );
\strobe_dat_r4_reg[3]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \strobe_cst_r_reg_n_0_[3]\,
      I1 => p_19_in,
      I2 => \strobe_eom_r_reg_n_0_[3]\,
      I3 => \strobe_cfg_r_reg_n_0_[3]\,
      I4 => p_0_in5_in,
      O => p_20_out(3)
    );
\strobe_dataxy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_dat_r4_reg[0]_srl3_n_0\,
      Q => strobe_dataxy(0),
      R => '0'
    );
\strobe_dataxy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_dat_r4_reg[1]_srl3_n_0\,
      Q => strobe_dataxy(1),
      R => '0'
    );
\strobe_dataxy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_dat_r4_reg[2]_srl3_n_0\,
      Q => strobe_dataxy(2),
      R => '0'
    );
\strobe_dataxy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_dat_r4_reg[3]_srl3_n_0\,
      Q => strobe_dataxy(3),
      R => '0'
    );
\strobe_eof[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => \frame_count_reg[0]_9\(6),
      I2 => tx_cfg_f(7),
      I3 => \frame_count_reg[0]_9\(7),
      I4 => \strobe_eof[0]_i_2_n_0\,
      I5 => \strobe_eof[0]_i_3_n_0\,
      O => strobe_eof0
    );
\strobe_eof[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(0),
      I1 => tx_cfg_f(0),
      I2 => tx_cfg_f(2),
      I3 => \frame_count_reg[0]_9\(2),
      I4 => tx_cfg_f(1),
      I5 => \frame_count_reg[0]_9\(1),
      O => \strobe_eof[0]_i_2_n_0\
    );
\strobe_eof[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(3),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_f(4),
      I3 => \frame_count_reg[0]_9\(4),
      I4 => tx_cfg_f(5),
      I5 => \frame_count_reg[0]_9\(5),
      O => \strobe_eof[0]_i_3_n_0\
    );
\strobe_eof[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => tx_cfg_f(6),
      I1 => \frame_count_reg[1]_3\(6),
      I2 => tx_cfg_f(7),
      I3 => \frame_count_reg[1]_3\(7),
      I4 => \strobe_eof[1]_i_2_n_0\,
      I5 => \strobe_eof[1]_i_3_n_0\,
      O => strobe_eof03_out
    );
\strobe_eof[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(0),
      I1 => tx_cfg_f(0),
      I2 => tx_cfg_f(2),
      I3 => \frame_count_reg[1]_3\(2),
      I4 => tx_cfg_f(1),
      I5 => \frame_count_reg[1]_3\(1),
      O => \strobe_eof[1]_i_2_n_0\
    );
\strobe_eof[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(3),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_f(4),
      I3 => \frame_count_reg[1]_3\(4),
      I4 => tx_cfg_f(5),
      I5 => \frame_count_reg[1]_3\(5),
      O => \strobe_eof[1]_i_3_n_0\
    );
\strobe_eof[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => tx_cfg_f(7),
      I1 => \frame_count_reg[2]_2\(7),
      I2 => tx_cfg_f(6),
      I3 => \frame_count_reg[2]_2\(6),
      I4 => \strobe_eof[2]_i_2_n_0\,
      I5 => \strobe_eof[2]_i_3_n_0\,
      O => strobe_eof04_out
    );
\strobe_eof[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(0),
      I1 => tx_cfg_f(0),
      I2 => tx_cfg_f(2),
      I3 => \frame_count_reg[2]_2\(2),
      I4 => tx_cfg_f(1),
      I5 => \frame_count_reg[2]_2\(1),
      O => \strobe_eof[2]_i_2_n_0\
    );
\strobe_eof[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(3),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_f(5),
      I3 => \frame_count_reg[2]_2\(5),
      I4 => tx_cfg_f(4),
      I5 => \frame_count_reg[2]_2\(4),
      O => \strobe_eof[2]_i_3_n_0\
    );
\strobe_eof[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(7),
      I1 => tx_cfg_f(7),
      I2 => \frame_count_reg[3]_0\(6),
      I3 => tx_cfg_f(6),
      I4 => \strobe_eof[3]_i_2_n_0\,
      I5 => \strobe_eof[3]_i_3_n_0\,
      O => strobe_eof05_out
    );
\strobe_eof[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tx_cfg_f(0),
      I1 => \frame_count_reg[3]_0\(0),
      I2 => \frame_count_reg[3]_0\(1),
      I3 => tx_cfg_f(1),
      I4 => \frame_count_reg[3]_0\(2),
      I5 => tx_cfg_f(2),
      O => \strobe_eof[3]_i_2_n_0\
    );
\strobe_eof[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tx_cfg_f(3),
      I1 => \frame_count_reg[3]_0\(3),
      I2 => \frame_count_reg[3]_0\(4),
      I3 => tx_cfg_f(4),
      I4 => \frame_count_reg[3]_0\(5),
      I5 => tx_cfg_f(5),
      O => \strobe_eof[3]_i_3_n_0\
    );
\strobe_eof_r4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_eof_r(0),
      Q => strobe_eof_r4(0)
    );
\strobe_eof_r4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_eof_r(1),
      Q => strobe_eof_r4(1)
    );
\strobe_eof_r4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_eof_r(2),
      Q => strobe_eof_r4(2)
    );
\strobe_eof_r4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_eof_r(3),
      Q => strobe_eof_r4(3)
    );
\strobe_eof_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => strobe_eof(0),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => strobe_go_r,
      O => \strobe_eof_r[0]_i_1_n_0\
    );
\strobe_eof_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAABF"
    )
        port map (
      I0 => strobe_eof(1),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[1]\,
      I3 => strobe_go_r,
      I4 => \strobe_som_reg_n_0_[0]\,
      O => \strobe_eof_r[1]_i_1_n_0\
    );
\strobe_eof_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBBAAAABBBF"
    )
        port map (
      I0 => strobe_eof(2),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[2]\,
      I3 => \strobe_som_reg_n_0_[0]\,
      I4 => strobe_go_r,
      I5 => \strobe_som_reg_n_0_[1]\,
      O => \strobe_eof_r[2]_i_1_n_0\
    );
\strobe_eof_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eof_r[0]_i_1_n_0\,
      Q => strobe_eof_r(0),
      R => \strobe_som_r[0]_i_1_n_0\
    );
\strobe_eof_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eof_r[1]_i_1_n_0\,
      Q => strobe_eof_r(1),
      R => \strobe_som_r[1]_i_1_n_0\
    );
\strobe_eof_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eof_r[2]_i_1_n_0\,
      Q => strobe_eof_r(2),
      R => \strobe_som_r[2]_i_1_n_0\
    );
\strobe_eof_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => strobe_eof(3),
      Q => strobe_eof_r(3),
      R => \strobe_som_r[3]_i_1_n_0\
    );
\strobe_eof_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof0,
      Q => strobe_eof(0),
      R => '0'
    );
\strobe_eof_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof03_out,
      Q => strobe_eof(1),
      R => '0'
    );
\strobe_eof_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof04_out,
      Q => strobe_eof(2),
      R => '0'
    );
\strobe_eof_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eof05_out,
      Q => strobe_eof(3),
      R => '0'
    );
\strobe_eom[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00141400"
    )
        port map (
      I0 => \strobe_eom[0]_i_2_n_0\,
      I1 => \m_count_reg[0]_6\(8),
      I2 => \strobe_eom[3]_i_3_n_0\,
      I3 => \m_count_reg[0]_6\(9),
      I4 => \strobe_eom[3]_i_4_n_0\,
      O => strobe_eom0
    );
\strobe_eom[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFEFEFFDFDFEFEDF"
    )
        port map (
      I0 => \m_count_reg[0]_6\(6),
      I1 => \strobe_eom[0]_i_3_n_0\,
      I2 => octets_per_multi(7),
      I3 => \strobe_eom[3]_i_6_n_0\,
      I4 => octets_per_multi(6),
      I5 => \m_count_reg[0]_6\(7),
      O => \strobe_eom[0]_i_2_n_0\
    );
\strobe_eom[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF9F9FFFFFFFFFF"
    )
        port map (
      I0 => \strobe_eom[3]_i_7_n_0\,
      I1 => \m_count_reg[0]_6\(5),
      I2 => \strobe_eom[0]_i_4_n_0\,
      I3 => \strobe_eom[3]_i_9_n_0\,
      I4 => \m_count_reg[0]_6\(3),
      I5 => \strobe_eom[0]_i_5_n_0\,
      O => \strobe_eom[0]_i_3_n_0\
    );
\strobe_eom[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \m_count_reg[0]_6\(4),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[0]_i_4_n_0\
    );
\strobe_eom[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009006090000900"
    )
        port map (
      I0 => octets_per_multi(2),
      I1 => \m_count_reg[0]_6\(2),
      I2 => \m_count_reg[0]_6\(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(1),
      I5 => \m_count_reg[0]_6\(0),
      O => \strobe_eom[0]_i_5_n_0\
    );
\strobe_eom[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00141400"
    )
        port map (
      I0 => \strobe_eom[1]_i_2_n_0\,
      I1 => \m_count_reg[1]_8\(8),
      I2 => \strobe_eom[3]_i_3_n_0\,
      I3 => \m_count_reg[1]_8\(9),
      I4 => \strobe_eom[3]_i_4_n_0\,
      O => strobe_eom03_out
    );
\strobe_eom[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFEFEFFDFDFEFEDF"
    )
        port map (
      I0 => \m_count_reg[1]_8\(6),
      I1 => \strobe_eom[1]_i_3_n_0\,
      I2 => octets_per_multi(7),
      I3 => \strobe_eom[3]_i_6_n_0\,
      I4 => octets_per_multi(6),
      I5 => \m_count_reg[1]_8\(7),
      O => \strobe_eom[1]_i_2_n_0\
    );
\strobe_eom[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF9F9FF"
    )
        port map (
      I0 => \strobe_eom[3]_i_7_n_0\,
      I1 => \m_count_reg[1]_8\(5),
      I2 => \strobe_eom[1]_i_4_n_0\,
      I3 => \strobe_eom[3]_i_9_n_0\,
      I4 => \m_count_reg[1]_8\(3),
      I5 => \strobe_eom[1]_i_5_n_0\,
      O => \strobe_eom[1]_i_3_n_0\
    );
\strobe_eom[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \m_count_reg[1]_8\(4),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[1]_i_4_n_0\
    );
\strobe_eom[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6FF9F6FFFF6FF"
    )
        port map (
      I0 => octets_per_multi(2),
      I1 => \m_count_reg[1]_8\(2),
      I2 => \m_count_reg[1]_8\(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(1),
      I5 => \m_count_reg[1]_8\(0),
      O => \strobe_eom[1]_i_5_n_0\
    );
\strobe_eom[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00141400"
    )
        port map (
      I0 => \strobe_eom[2]_i_2_n_0\,
      I1 => \m_count_reg[2]_1\(8),
      I2 => \strobe_eom[3]_i_3_n_0\,
      I3 => \m_count_reg[2]_1\(9),
      I4 => \strobe_eom[3]_i_4_n_0\,
      O => strobe_eom04_out
    );
\strobe_eom[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFEFEFFDFDFEFEDF"
    )
        port map (
      I0 => \m_count_reg[2]_1\(6),
      I1 => \strobe_eom[2]_i_3_n_0\,
      I2 => octets_per_multi(7),
      I3 => \strobe_eom[3]_i_6_n_0\,
      I4 => octets_per_multi(6),
      I5 => \m_count_reg[2]_1\(7),
      O => \strobe_eom[2]_i_2_n_0\
    );
\strobe_eom[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF9F9FF"
    )
        port map (
      I0 => \strobe_eom[3]_i_7_n_0\,
      I1 => \m_count_reg[2]_1\(5),
      I2 => \strobe_eom[2]_i_4_n_0\,
      I3 => \strobe_eom[3]_i_9_n_0\,
      I4 => \m_count_reg[2]_1\(3),
      I5 => \strobe_eom[2]_i_5_n_0\,
      O => \strobe_eom[2]_i_3_n_0\
    );
\strobe_eom[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \m_count_reg[2]_1\(4),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[2]_i_4_n_0\
    );
\strobe_eom[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6FF9F6FFFF6FF"
    )
        port map (
      I0 => octets_per_multi(2),
      I1 => \m_count_reg[2]_1\(2),
      I2 => \m_count_reg[2]_1\(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(1),
      I5 => \m_count_reg[2]_1\(0),
      O => \strobe_eom[2]_i_5_n_0\
    );
\strobe_eom[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00141400"
    )
        port map (
      I0 => \strobe_eom[3]_i_2_n_0\,
      I1 => \m_count_reg[3]_7\(8),
      I2 => \strobe_eom[3]_i_3_n_0\,
      I3 => \m_count_reg[3]_7\(9),
      I4 => \strobe_eom[3]_i_4_n_0\,
      O => strobe_eom05_out
    );
\strobe_eom[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009006090000900"
    )
        port map (
      I0 => octets_per_multi(2),
      I1 => \m_count_reg[3]_7\(2),
      I2 => \m_count_reg[3]_7\(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(1),
      I5 => \m_count_reg[3]_7\(0),
      O => \strobe_eom[3]_i_10_n_0\
    );
\strobe_eom[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFEFEFFDFDFEFEDF"
    )
        port map (
      I0 => \m_count_reg[3]_7\(6),
      I1 => \strobe_eom[3]_i_5_n_0\,
      I2 => octets_per_multi(7),
      I3 => \strobe_eom[3]_i_6_n_0\,
      I4 => octets_per_multi(6),
      I5 => \m_count_reg[3]_7\(7),
      O => \strobe_eom[3]_i_2_n_0\
    );
\strobe_eom[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => octets_per_multi(8),
      I1 => octets_per_multi(6),
      I2 => \strobe_eom[3]_i_6_n_0\,
      I3 => octets_per_multi(7),
      O => \strobe_eom[3]_i_3_n_0\
    );
\strobe_eom[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => octets_per_multi(9),
      I1 => octets_per_multi(7),
      I2 => \strobe_eom[3]_i_6_n_0\,
      I3 => octets_per_multi(6),
      I4 => octets_per_multi(8),
      O => \strobe_eom[3]_i_4_n_0\
    );
\strobe_eom[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF9F9FFFFFFFFFF"
    )
        port map (
      I0 => \strobe_eom[3]_i_7_n_0\,
      I1 => \m_count_reg[3]_7\(5),
      I2 => \strobe_eom[3]_i_8_n_0\,
      I3 => \strobe_eom[3]_i_9_n_0\,
      I4 => \m_count_reg[3]_7\(3),
      I5 => \strobe_eom[3]_i_10_n_0\,
      O => \strobe_eom[3]_i_5_n_0\
    );
\strobe_eom[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => octets_per_multi(5),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[3]_i_6_n_0\
    );
\strobe_eom[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => octets_per_multi(5),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[3]_i_7_n_0\
    );
\strobe_eom[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAA9"
    )
        port map (
      I0 => \m_count_reg[3]_7\(4),
      I1 => octets_per_multi(3),
      I2 => octets_per_multi(1),
      I3 => octets_per_multi(0),
      I4 => octets_per_multi(2),
      I5 => octets_per_multi(4),
      O => \strobe_eom[3]_i_8_n_0\
    );
\strobe_eom[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => octets_per_multi(3),
      I1 => octets_per_multi(1),
      I2 => octets_per_multi(0),
      I3 => octets_per_multi(2),
      O => \strobe_eom[3]_i_9_n_0\
    );
\strobe_eom_r4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \strobe_eom_r_reg_n_0_[0]\,
      Q => strobe_eom_r4(0)
    );
\strobe_eom_r4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \strobe_eom_r_reg_n_0_[1]\,
      Q => strobe_eom_r4(1)
    );
\strobe_eom_r4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \strobe_eom_r_reg_n_0_[2]\,
      Q => strobe_eom_r4(2)
    );
\strobe_eom_r4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \strobe_eom_r_reg_n_0_[3]\,
      Q => strobe_eom_r4(3)
    );
\strobe_eom_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => strobe_eom(0),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => strobe_go_r,
      O => \strobe_eom_r[0]_i_1_n_0\
    );
\strobe_eom_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAABF"
    )
        port map (
      I0 => strobe_eom(1),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[1]\,
      I3 => strobe_go_r,
      I4 => \strobe_som_reg_n_0_[0]\,
      O => \strobe_eom_r[1]_i_1_n_0\
    );
\strobe_eom_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBBAAAABBBF"
    )
        port map (
      I0 => strobe_eom(2),
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[2]\,
      I3 => \strobe_som_reg_n_0_[0]\,
      I4 => strobe_go_r,
      I5 => \strobe_som_reg_n_0_[1]\,
      O => \strobe_eom_r[2]_i_1_n_0\
    );
\strobe_eom_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eom_r[0]_i_1_n_0\,
      Q => \strobe_eom_r_reg_n_0_[0]\,
      R => \strobe_som_r[0]_i_1_n_0\
    );
\strobe_eom_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eom_r[1]_i_1_n_0\,
      Q => \strobe_eom_r_reg_n_0_[1]\,
      R => \strobe_som_r[1]_i_1_n_0\
    );
\strobe_eom_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eom_r[2]_i_1_n_0\,
      Q => \strobe_eom_r_reg_n_0_[2]\,
      R => \strobe_som_r[2]_i_1_n_0\
    );
\strobe_eom_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_eom__0\(3),
      Q => \strobe_eom_r_reg_n_0_[3]\,
      R => \strobe_som_r[3]_i_1_n_0\
    );
\strobe_eom_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom0,
      Q => strobe_eom(0),
      R => '0'
    );
\strobe_eom_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom03_out,
      Q => strobe_eom(1),
      R => '0'
    );
\strobe_eom_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom04_out,
      Q => strobe_eom(2),
      R => '0'
    );
\strobe_eom_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_eom05_out,
      Q => \strobe_eom__0\(3),
      R => '0'
    );
strobe_go_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_go_r,
      Q => strobe_go_r2,
      R => '0'
    );
strobe_go_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => strobe_go_r,
      I1 => \strobe_som_reg_n_0_[2]\,
      I2 => p_0_in9_in,
      I3 => \strobe_som_reg_n_0_[0]\,
      I4 => \strobe_som_reg_n_0_[1]\,
      I5 => got_sync_r,
      O => strobe_go_r_i_1_n_0
    );
strobe_go_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_go_r_i_1_n_0,
      Q => strobe_go_r,
      R => '0'
    );
\strobe_ila_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_ila_r_reg_n_0_[0]\,
      Q => strobe_ila_r2(0),
      R => '0'
    );
\strobe_ila_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_9_in,
      Q => strobe_ila_r2(1),
      R => '0'
    );
\strobe_ila_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_14_in,
      Q => strobe_ila_r2(2),
      R => '0'
    );
\strobe_ila_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_19_in,
      Q => strobe_ila_r2(3),
      R => '0'
    );
\strobe_ila_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002E2E2E2E2E2E2E"
    )
        port map (
      I0 => \strobe_ila_r_reg_n_0_[0]\,
      I1 => \strobe_ila_r[2]_i_3_n_0\,
      I2 => \strobe_som_r[0]_i_1_n_0\,
      I3 => mfc_end,
      I4 => strobe_go_r,
      I5 => ila_done,
      O => \strobe_ila_r[0]_i_1_n_0\
    );
\strobe_ila_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E002E002E002E2E"
    )
        port map (
      I0 => p_9_in,
      I1 => \strobe_ila_r[2]_i_3_n_0\,
      I2 => \strobe_som_r[1]_i_1_n_0\,
      I3 => \strobe_ila_r[3]_i_2_n_0\,
      I4 => ila_done,
      I5 => strobe_eom(0),
      O => \strobe_ila_r[1]_i_1_n_0\
    );
\strobe_ila_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045454500450000"
    )
        port map (
      I0 => \strobe_ila_r[2]_i_2_n_0\,
      I1 => \strobe_ila_r[3]_i_2_n_0\,
      I2 => strobe_eom(1),
      I3 => \strobe_som_r[2]_i_1_n_0\,
      I4 => \strobe_ila_r[2]_i_3_n_0\,
      I5 => p_14_in,
      O => \strobe_ila_r[2]_i_1_n_0\
    );
\strobe_ila_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => strobe_eom(0),
      I1 => ila_done,
      I2 => strobe_go_r,
      I3 => mfc_end,
      O => \strobe_ila_r[2]_i_2_n_0\
    );
\strobe_ila_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[2]\,
      I1 => p_0_in9_in,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => \strobe_som_reg_n_0_[1]\,
      I4 => got_sync_r,
      I5 => strobe_go_r,
      O => \strobe_ila_r[2]_i_3_n_0\
    );
\strobe_ila_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F100000000"
    )
        port map (
      I0 => ila_done,
      I1 => strobe_eom(0),
      I2 => \strobe_ila_r[3]_i_2_n_0\,
      I3 => strobe_eom(2),
      I4 => strobe_eom(1),
      I5 => \strobe_ila_r[3]_i_3_n_0\,
      O => \strobe_ila_r[3]_i_1_n_0\
    );
\strobe_ila_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mfc_end,
      I1 => strobe_go_r,
      O => \strobe_ila_r[3]_i_2_n_0\
    );
\strobe_ila_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCF4"
    )
        port map (
      I0 => \ila_two[1]_i_3_n_0\,
      I1 => got_sync_r,
      I2 => strobe_go_r,
      I3 => p_19_in,
      O => \strobe_ila_r[3]_i_3_n_0\
    );
\strobe_ila_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_ila_r[0]_i_1_n_0\,
      Q => \strobe_ila_r_reg_n_0_[0]\,
      R => '0'
    );
\strobe_ila_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_ila_r[1]_i_1_n_0\,
      Q => p_9_in,
      R => '0'
    );
\strobe_ila_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_ila_r[2]_i_1_n_0\,
      Q => p_14_in,
      R => '0'
    );
\strobe_ila_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_ila_r[3]_i_1_n_0\,
      Q => p_19_in,
      R => '0'
    );
\strobe_sof[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(1),
      I1 => \frame_count_reg[0]_9\(4),
      I2 => \frame_count_reg[0]_9\(0),
      I3 => \frame_count_reg[0]_9\(5),
      I4 => \strobe_sof[0]_i_2_n_0\,
      O => \strobe_sof[0]_i_1_n_0\
    );
\strobe_sof[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \frame_count_reg[0]_9\(3),
      I1 => \frame_count_reg[0]_9\(2),
      I2 => \frame_count_reg[0]_9\(7),
      I3 => \frame_count_reg[0]_9\(6),
      O => \strobe_sof[0]_i_2_n_0\
    );
\strobe_sof[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(5),
      I1 => \frame_count_reg[1]_3\(0),
      I2 => \frame_count_reg[1]_3\(4),
      I3 => \frame_count_reg[1]_3\(1),
      I4 => \strobe_sof[1]_i_2_n_0\,
      O => \strobe_sof[1]_i_1_n_0\
    );
\strobe_sof[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \frame_count_reg[1]_3\(3),
      I1 => \frame_count_reg[1]_3\(2),
      I2 => \frame_count_reg[1]_3\(7),
      I3 => \frame_count_reg[1]_3\(6),
      O => \strobe_sof[1]_i_2_n_0\
    );
\strobe_sof[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(5),
      I1 => \frame_count_reg[2]_2\(0),
      I2 => \frame_count_reg[2]_2\(4),
      I3 => \frame_count_reg[2]_2\(1),
      I4 => \strobe_sof[2]_i_2_n_0\,
      O => \strobe_sof[2]_i_1_n_0\
    );
\strobe_sof[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \frame_count_reg[2]_2\(3),
      I1 => \frame_count_reg[2]_2\(2),
      I2 => \frame_count_reg[2]_2\(7),
      I3 => \frame_count_reg[2]_2\(6),
      O => \strobe_sof[2]_i_2_n_0\
    );
\strobe_sof[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(0),
      I1 => \frame_count_reg[3]_0\(1),
      I2 => \frame_count_reg[3]_0\(2),
      I3 => \strobe_sof[3]_i_2_n_0\,
      O => \strobe_sof[3]_i_1_n_0\
    );
\strobe_sof[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \frame_count_reg[3]_0\(4),
      I1 => \frame_count_reg[3]_0\(3),
      I2 => \frame_count_reg[3]_0\(7),
      I3 => \frame_count_reg[3]_0\(6),
      I4 => \frame_count_reg[3]_0\(5),
      O => \strobe_sof[3]_i_2_n_0\
    );
\strobe_sof_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof_r_reg_n_0_[0]\,
      Q => strobe_sof_r2(0),
      R => '0'
    );
\strobe_sof_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof_r_reg_n_0_[1]\,
      Q => strobe_sof_r2(1),
      R => '0'
    );
\strobe_sof_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof_r_reg_n_0_[2]\,
      Q => strobe_sof_r2(2),
      R => '0'
    );
\strobe_sof_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof_r_reg_n_0_[3]\,
      Q => strobe_sof_r2(3),
      R => '0'
    );
\strobe_sof_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => \strobe_sof_reg_n_0_[0]\,
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => strobe_go_r,
      O => \strobe_sof_r[0]_i_1_n_0\
    );
\strobe_sof_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAABF"
    )
        port map (
      I0 => \strobe_sof_reg_n_0_[1]\,
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[1]\,
      I3 => strobe_go_r,
      I4 => \strobe_som_reg_n_0_[0]\,
      O => \strobe_sof_r[1]_i_1_n_0\
    );
\strobe_sof_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBBAAAABBBF"
    )
        port map (
      I0 => \strobe_sof_reg_n_0_[2]\,
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[2]\,
      I3 => \strobe_som_reg_n_0_[0]\,
      I4 => strobe_go_r,
      I5 => \strobe_som_reg_n_0_[1]\,
      O => \strobe_sof_r[2]_i_1_n_0\
    );
\strobe_sof_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_sof_r[0]_i_1_n_0\,
      Q => \strobe_sof_r_reg_n_0_[0]\,
      R => \strobe_som_r[0]_i_1_n_0\
    );
\strobe_sof_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_sof_r[1]_i_1_n_0\,
      Q => \strobe_sof_r_reg_n_0_[1]\,
      R => \strobe_som_r[1]_i_1_n_0\
    );
\strobe_sof_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_sof_r[2]_i_1_n_0\,
      Q => \strobe_sof_r_reg_n_0_[2]\,
      R => \strobe_som_r[2]_i_1_n_0\
    );
\strobe_sof_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_sof_reg_n_0_[3]\,
      Q => \strobe_sof_r_reg_n_0_[3]\,
      R => \strobe_som_r[3]_i_1_n_0\
    );
\strobe_sof_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof[0]_i_1_n_0\,
      Q => \strobe_sof_reg_n_0_[0]\,
      R => '0'
    );
\strobe_sof_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof[1]_i_1_n_0\,
      Q => \strobe_sof_reg_n_0_[1]\,
      R => '0'
    );
\strobe_sof_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof[2]_i_1_n_0\,
      Q => \strobe_sof_reg_n_0_[2]\,
      R => '0'
    );
\strobe_sof_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_sof[3]_i_1_n_0\,
      Q => \strobe_sof_reg_n_0_[3]\,
      R => '0'
    );
\strobe_som[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \m_count_reg[0]_6\(8),
      I1 => \m_count_reg[0]_6\(9),
      I2 => \m_count_reg[0]_6\(3),
      I3 => \m_count_reg[0]_6\(2),
      I4 => \strobe_cnd[0]_i_2_n_0\,
      I5 => \m_count_terminate[0]_i_2_n_0\,
      O => \strobe_som[0]_i_1_n_0\
    );
\strobe_som[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \m_count_reg[1]_8\(8),
      I1 => \m_count_reg[1]_8\(9),
      I2 => \m_count_reg[1]_8\(3),
      I3 => \m_count_reg[1]_8\(2),
      I4 => \strobe_som[1]_i_2_n_0\,
      I5 => \m_count_terminate[4]_i_4_n_0\,
      O => \strobe_som[1]_i_1_n_0\
    );
\strobe_som[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \m_count_reg[1]_8\(5),
      I1 => \m_count_reg[1]_8\(4),
      I2 => \m_count_reg[1]_8\(7),
      I3 => \m_count_reg[1]_8\(6),
      O => \strobe_som[1]_i_2_n_0\
    );
\strobe_som[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \m_count_reg[2]_1\(8),
      I1 => \m_count_reg[2]_1\(9),
      I2 => \m_count_reg[2]_1\(3),
      I3 => \m_count_reg[2]_1\(2),
      I4 => \strobe_som[2]_i_2_n_0\,
      I5 => \strobe_som[2]_i_3_n_0\,
      O => \strobe_som[2]_i_1_n_0\
    );
\strobe_som[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \m_count_reg[2]_1\(5),
      I1 => \m_count_reg[2]_1\(4),
      I2 => \m_count_reg[2]_1\(7),
      I3 => \m_count_reg[2]_1\(6),
      O => \strobe_som[2]_i_2_n_0\
    );
\strobe_som[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_count_reg[2]_1\(1),
      I1 => \m_count_reg[2]_1\(0),
      O => \strobe_som[2]_i_3_n_0\
    );
\strobe_som[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \m_count_reg[3]_7\(8),
      I1 => \m_count_reg[3]_7\(9),
      I2 => \m_count_reg[3]_7\(3),
      I3 => \m_count_reg[3]_7\(2),
      I4 => \strobe_cnd[3]_i_6_n_0\,
      I5 => \m_count_terminate[12]_i_3_n_0\,
      O => \strobe_som[3]_i_1_n_0\
    );
\strobe_som_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som_r_reg_n_0_[0]\,
      Q => strobe_som_r2(0),
      R => '0'
    );
\strobe_som_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in1_in,
      Q => strobe_som_r2(1),
      R => '0'
    );
\strobe_som_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in3_in,
      Q => strobe_som_r2(2),
      R => '0'
    );
\strobe_som_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in5_in,
      Q => strobe_som_r2(3),
      R => '0'
    );
\strobe_som_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1133113311331033"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[0]\,
      I1 => strobe_go_r,
      I2 => \strobe_som_reg_n_0_[1]\,
      I3 => got_sync_r,
      I4 => \strobe_som_reg_n_0_[2]\,
      I5 => p_0_in9_in,
      O => \strobe_som_r[0]_i_1_n_0\
    );
\strobe_som_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[0]\,
      I1 => strobe_go_r,
      O => \strobe_som_r[0]_i_2_n_0\
    );
\strobe_som_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010033333333"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[1]\,
      I1 => strobe_go_r,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => p_0_in9_in,
      I4 => \strobe_som_reg_n_0_[2]\,
      I5 => got_sync_r,
      O => \strobe_som_r[1]_i_1_n_0\
    );
\strobe_som_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[1]\,
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[0]\,
      I3 => strobe_go_r,
      O => \strobe_som_r[1]_i_2_n_0\
    );
\strobe_som_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100000F0F0F0F"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[2]\,
      I1 => \strobe_som_reg_n_0_[0]\,
      I2 => strobe_go_r,
      I3 => \strobe_som_reg_n_0_[1]\,
      I4 => p_0_in9_in,
      I5 => got_sync_r,
      O => \strobe_som_r[2]_i_1_n_0\
    );
\strobe_som_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAABF"
    )
        port map (
      I0 => \strobe_som_reg_n_0_[2]\,
      I1 => got_sync_r,
      I2 => \strobe_som_reg_n_0_[1]\,
      I3 => strobe_go_r,
      I4 => \strobe_som_reg_n_0_[0]\,
      O => \strobe_som_r[2]_i_2_n_0\
    );
\strobe_som_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => got_sync_r,
      I1 => strobe_go_r,
      O => \strobe_som_r[3]_i_1_n_0\
    );
\strobe_som_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => strobe_go_r,
      I1 => \strobe_som_reg_n_0_[2]\,
      I2 => p_0_in9_in,
      I3 => \strobe_som_reg_n_0_[0]\,
      I4 => \strobe_som_reg_n_0_[1]\,
      I5 => got_sync_r,
      O => strobe_sof_r
    );
\strobe_som_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_som_r[0]_i_2_n_0\,
      Q => \strobe_som_r_reg_n_0_[0]\,
      R => \strobe_som_r[0]_i_1_n_0\
    );
\strobe_som_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_som_r[1]_i_2_n_0\,
      Q => p_0_in1_in,
      R => \strobe_som_r[1]_i_1_n_0\
    );
\strobe_som_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => \strobe_som_r[2]_i_2_n_0\,
      Q => p_0_in3_in,
      R => \strobe_som_r[2]_i_1_n_0\
    );
\strobe_som_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => strobe_sof_r,
      D => p_0_in9_in,
      Q => p_0_in5_in,
      R => \strobe_som_r[3]_i_1_n_0\
    );
\strobe_som_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som[0]_i_1_n_0\,
      Q => \strobe_som_reg_n_0_[0]\,
      R => '0'
    );
\strobe_som_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som[1]_i_1_n_0\,
      Q => \strobe_som_reg_n_0_[1]\,
      R => '0'
    );
\strobe_som_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som[2]_i_1_n_0\,
      Q => \strobe_som_reg_n_0_[2]\,
      R => '0'
    );
\strobe_som_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som[3]_i_1_n_0\,
      Q => p_0_in9_in,
      R => '0'
    );
\strobe_start_of_seq_r2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \strobe_ila_r_reg_n_0_[0]\,
      O => \strobe_start_of_seq_r2[0]_i_1_n_0\
    );
\strobe_start_of_seq_r2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_9_in,
      O => \strobe_start_of_seq_r2[1]_i_1_n_0\
    );
\strobe_start_of_seq_r2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_14_in,
      O => \strobe_start_of_seq_r2[2]_i_1_n_0\
    );
\strobe_start_of_seq_r2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_19_in,
      O => \strobe_start_of_seq_r2[3]_i_1_n_0\
    );
\strobe_start_of_seq_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_som_r_reg_n_0_[0]\,
      Q => strobe_start_of_seq_r2(0),
      R => \strobe_start_of_seq_r2[0]_i_1_n_0\
    );
\strobe_start_of_seq_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in1_in,
      Q => strobe_start_of_seq_r2(1),
      R => \strobe_start_of_seq_r2[1]_i_1_n_0\
    );
\strobe_start_of_seq_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in3_in,
      Q => strobe_start_of_seq_r2(2),
      R => \strobe_start_of_seq_r2[2]_i_1_n_0\
    );
\strobe_start_of_seq_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in5_in,
      Q => strobe_start_of_seq_r2(3),
      R => \strobe_start_of_seq_r2[3]_i_1_n_0\
    );
\strobe_start_of_seq_r4_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_start_of_seq_r2(0),
      Q => \strobe_start_of_seq_r4_reg[0]_srl2_n_0\
    );
\strobe_start_of_seq_r4_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_start_of_seq_r2(1),
      Q => \strobe_start_of_seq_r4_reg[1]_srl2_n_0\
    );
\strobe_start_of_seq_r4_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_start_of_seq_r2(2),
      Q => \strobe_start_of_seq_r4_reg[2]_srl2_n_0\
    );
\strobe_start_of_seq_r4_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => strobe_start_of_seq_r2(3),
      Q => \strobe_start_of_seq_r4_reg[3]_srl2_n_0\
    );
\strobe_start_of_seq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_start_of_seq_r4_reg[0]_srl2_n_0\,
      Q => strobe_start_of_seq(0),
      R => '0'
    );
\strobe_start_of_seq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_start_of_seq_r4_reg[1]_srl2_n_0\,
      Q => strobe_start_of_seq(1),
      R => '0'
    );
\strobe_start_of_seq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_start_of_seq_r4_reg[2]_srl2_n_0\,
      Q => strobe_start_of_seq(2),
      R => '0'
    );
\strobe_start_of_seq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_start_of_seq_r4_reg[3]_srl2_n_0\,
      Q => strobe_start_of_seq(3),
      R => '0'
    );
\strobe_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r4(0),
      Q => \^strobe_user_reg[3]_0\(0),
      R => '0'
    );
\strobe_user_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r4(1),
      Q => \^strobe_user_reg[3]_0\(1),
      R => '0'
    );
\strobe_user_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r4(2),
      Q => \^strobe_user_reg[3]_0\(2),
      R => '0'
    );
\strobe_user_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r4(3),
      Q => \^strobe_user_reg[3]_0\(3),
      R => '0'
    );
\strobe_usr_r2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E555E5E"
    )
        port map (
      I0 => \strobe_ila_r_reg_n_0_[0]\,
      I1 => strobe_go_r2,
      I2 => support_lane_sync,
      I3 => test_modes(0),
      I4 => test_modes(1),
      O => \strobe_usr_r2[0]_i_1_n_0\
    );
\strobe_usr_r2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E555E5E"
    )
        port map (
      I0 => p_9_in,
      I1 => strobe_go_r2,
      I2 => support_lane_sync,
      I3 => test_modes(0),
      I4 => test_modes(1),
      O => \strobe_usr_r2[1]_i_1_n_0\
    );
\strobe_usr_r2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E555E5E"
    )
        port map (
      I0 => p_14_in,
      I1 => strobe_go_r2,
      I2 => support_lane_sync,
      I3 => test_modes(0),
      I4 => test_modes(1),
      O => \strobe_usr_r2[2]_i_1_n_0\
    );
\strobe_usr_r2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BAFFFF"
    )
        port map (
      I0 => support_lane_sync,
      I1 => test_modes(0),
      I2 => test_modes(1),
      I3 => strobe_go_r2,
      I4 => got_sync_r,
      O => \strobe_usr_r2[3]_i_1_n_0\
    );
\strobe_usr_r2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E555E5E"
    )
        port map (
      I0 => p_19_in,
      I1 => strobe_go_r2,
      I2 => support_lane_sync,
      I3 => test_modes(0),
      I4 => test_modes(1),
      O => \strobe_usr_r2[3]_i_2_n_0\
    );
\strobe_usr_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2[0]_i_1_n_0\,
      Q => \strobe_usr_r2_reg_n_0_[0]\,
      R => \strobe_usr_r2[3]_i_1_n_0\
    );
\strobe_usr_r2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2[1]_i_1_n_0\,
      Q => \strobe_usr_r2_reg_n_0_[1]\,
      R => \strobe_usr_r2[3]_i_1_n_0\
    );
\strobe_usr_r2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2[2]_i_1_n_0\,
      Q => \strobe_usr_r2_reg_n_0_[2]\,
      R => \strobe_usr_r2[3]_i_1_n_0\
    );
\strobe_usr_r2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2[3]_i_2_n_0\,
      Q => \strobe_usr_r2_reg_n_0_[3]\,
      R => \strobe_usr_r2[3]_i_1_n_0\
    );
\strobe_usr_r3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2_reg_n_0_[0]\,
      Q => strobe_usr_r3(0),
      R => '0'
    );
\strobe_usr_r3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2_reg_n_0_[1]\,
      Q => strobe_usr_r3(1),
      R => '0'
    );
\strobe_usr_r3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2_reg_n_0_[2]\,
      Q => strobe_usr_r3(2),
      R => '0'
    );
\strobe_usr_r3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \strobe_usr_r2_reg_n_0_[3]\,
      Q => strobe_usr_r3(3),
      R => '0'
    );
\strobe_usr_r4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r3(0),
      Q => strobe_usr_r4(0),
      R => '0'
    );
\strobe_usr_r4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r3(1),
      Q => strobe_usr_r4(1),
      R => '0'
    );
\strobe_usr_r4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r3(2),
      Q => strobe_usr_r4(2),
      R => '0'
    );
\strobe_usr_r4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_usr_r3(3),
      Q => strobe_usr_r4(3),
      R => '0'
    );
sync_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_r,
      Q => sync_r2,
      R => '0'
    );
sync_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_r2,
      Q => sync_r3,
      R => '0'
    );
sync_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_combine,
      Q => sync_r,
      R => '0'
    );
sysref_captured_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => got_sysref_r,
      I1 => subclass(0),
      I2 => subclass(1),
      O => sysref_captured
    );
sysref_r2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3,
      I1 => data2,
      I2 => lmfc_pulse_delay(1),
      I3 => \data1__0\,
      I4 => lmfc_pulse_delay(0),
      I5 => \pulse_shift_reg_reg_n_0_[0]\,
      O => sysref_r2_i_4_n_0
    );
sysref_r2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => data6,
      I2 => lmfc_pulse_delay(1),
      I3 => data5,
      I4 => lmfc_pulse_delay(0),
      I5 => data4,
      O => sysref_r2_i_5_n_0
    );
sysref_r2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11,
      I1 => data10,
      I2 => lmfc_pulse_delay(1),
      I3 => data9,
      I4 => lmfc_pulse_delay(0),
      I5 => data8,
      O => sysref_r2_i_6_n_0
    );
sysref_r2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15,
      I1 => data14,
      I2 => lmfc_pulse_delay(1),
      I3 => data13,
      I4 => lmfc_pulse_delay(0),
      I5 => data12,
      O => sysref_r2_i_7_n_0
    );
sysref_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sysref_r,
      Q => sysref_r2,
      R => '0'
    );
sysref_r2_reg_i_1: unisim.vcomponents.MUXF8
     port map (
      I0 => sysref_r2_reg_i_2_n_0,
      I1 => sysref_r2_reg_i_3_n_0,
      O => sysref_r,
      S => lmfc_pulse_delay(3)
    );
sysref_r2_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => sysref_r2_i_4_n_0,
      I1 => sysref_r2_i_5_n_0,
      O => sysref_r2_reg_i_2_n_0,
      S => lmfc_pulse_delay(2)
    );
sysref_r2_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => sysref_r2_i_6_n_0,
      I1 => sysref_r2_i_7_n_0,
      O => sysref_r2_reg_i_3_n_0,
      S => lmfc_pulse_delay(2)
    );
sysref_r3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sysref_r,
      I1 => sysref_r2,
      O => sysref_r30
    );
sysref_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sysref_r30,
      Q => sysref_r3,
      R => '0'
    );
sysref_r5_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => sysref_r40,
      Q => sysref_r5_reg_srl2_n_0
    );
sysref_r5_reg_srl2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^got_sync_reg_0\,
      I1 => sysref_r3,
      O => sysref_r40
    );
sysref_r6_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sysref_r5_reg_srl2_n_0,
      Q => sysref_r6,
      R => '0'
    );
sysref_rst_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \^got_sync_reg_0\,
      I1 => sysref_r3,
      I2 => subclass(1),
      I3 => subclass(0),
      I4 => got_sysref_r,
      I5 => sysref_rst_r_i_2_n_0,
      O => sysref_rst_r0
    );
sysref_rst_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFBAA"
    )
        port map (
      I0 => rst,
      I1 => subclass(0),
      I2 => subclass(1),
      I3 => sync_r,
      I4 => sync_r2,
      O => sysref_rst_r_i_2_n_0
    );
sysref_rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sysref_rst_r0,
      Q => sysref_rst_r,
      R => '0'
    );
txready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
        port map (
      I0 => txready_i_2_n_0,
      I1 => sync_r2,
      I2 => sync_r,
      I3 => sync_r3,
      I4 => rst,
      O => sync_r2_reg_0
    );
txready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => start_of_frame_i(3),
      I1 => start_of_frame_i(2),
      I2 => start_of_frame_i(0),
      I3 => start_of_frame_i(1),
      I4 => txready,
      O => txready_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_r_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    strobe_user_r : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \scram_enable_i_r_reg[0]_0\ : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    p_10_in : out STD_LOGIC;
    scram_k_out_rr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \txdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tx_cfg_test_modes_reg[1]\ : out STD_LOGIC;
    \tx_cfg_test_modes_reg[1]_0\ : out STD_LOGIC;
    \tx_cfg_test_modes_reg[1]_1\ : out STD_LOGIC;
    \link_cfg_data_r_reg[13]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[3]\ : out STD_LOGIC;
    \link_cfg_lane[3]23_out\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[4]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[1]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[2]\ : out STD_LOGIC;
    \link_cfg_data_r_reg[21]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[3]_0\ : out STD_LOGIC;
    \link_cfg_lane[3]26_out\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[4]_0\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[1]_0\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[2]_0\ : out STD_LOGIC;
    \link_cfg_data_r_reg[29]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[3]_1\ : out STD_LOGIC;
    \link_cfg_lane[3]29_out\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[4]_1\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[1]_1\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[2]_1\ : out STD_LOGIC;
    \link_cfg_data_r_reg[5]\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[3]_2\ : out STD_LOGIC;
    \link_cfg_lane[3]2\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[4]_2\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[1]_2\ : out STD_LOGIC;
    \tx_cfg_lid0_reg[2]_2\ : out STD_LOGIC;
    \txcharisk_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_seq_k_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \init_seq_k_reg[1]_0\ : in STD_LOGIC;
    \init_seq_k_reg[2]_0\ : in STD_LOGIC;
    \init_seq_k_reg[3]_0\ : in STD_LOGIC;
    \end_of_multiframe_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_r_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    rst : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in1_in__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tx_cfg_lid0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data[2]_i_3__1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data[23]_i_3\ : in STD_LOGIC;
    \init_seq_data[21]_i_3\ : in STD_LOGIC;
    \init_seq_data[20]_i_2\ : in STD_LOGIC;
    \init_seq_data[19]_i_2\ : in STD_LOGIC;
    \init_seq_data[18]_i_2\ : in STD_LOGIC;
    \init_seq_data[18]_i_2_0\ : in STD_LOGIC;
    \init_seq_data[31]_i_3\ : in STD_LOGIC;
    \init_seq_data[29]_i_3\ : in STD_LOGIC;
    \init_seq_data[28]_i_2\ : in STD_LOGIC;
    \init_seq_data[27]_i_2\ : in STD_LOGIC;
    \init_seq_data[26]_i_2\ : in STD_LOGIC;
    \init_seq_data[26]_i_2_0\ : in STD_LOGIC;
    \init_seq_data[7]_i_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \init_seq_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    support_lane_sync_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^end_of_frame_r_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \end_of_frame_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[9]\ : STD_LOGIC;
  signal init_seq_k : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal last_octet_of_frame_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \last_octet_of_frame_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[7]_i_2_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_120_in : STD_LOGIC;
  signal last_octet_was_replaced_1316_out : STD_LOGIC;
  signal last_octet_was_replaced_224_in : STD_LOGIC;
  signal last_octet_was_replaced_23 : STD_LOGIC;
  signal last_octet_was_replaced_2319_out : STD_LOGIC;
  signal last_octet_was_replaced_328_in : STD_LOGIC;
  signal last_octet_was_replaced_ls_r : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_10_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_11_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_12_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_13_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_14_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_15_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_1_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_3_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_4_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_5_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_6_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_7_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_8_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_ls_r_i_9_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_10_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_11_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_12_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_13_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_14_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_15_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_1_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_2_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_3_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_4_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_5_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_6_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_7_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_8_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_i_9_n_0 : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_reg_n_0 : STD_LOGIC;
  signal \^link_cfg_lane[3]2\ : STD_LOGIC;
  signal \^link_cfg_lane[3]23_out\ : STD_LOGIC;
  signal \^link_cfg_lane[3]26_out\ : STD_LOGIC;
  signal \^link_cfg_lane[3]29_out\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_10_in\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_23_in24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_32_in33_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_39_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_47_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal \^p_4_in\ : STD_LOGIC;
  signal p_50_in : STD_LOGIC;
  signal p_52_in : STD_LOGIC;
  signal p_53_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_55_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_58_in : STD_LOGIC;
  signal p_59_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_63_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal \^p_7_in\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in11_in : STD_LOGIC;
  signal \replace_octet_lsa[0]_i_1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsa[2]_i_1_n_0\ : STD_LOGIC;
  signal replace_octet_lsa_i0 : STD_LOGIC;
  signal \replace_octet_lsa_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_lsf[0]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[1]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_3_n_0\ : STD_LOGIC;
  signal replace_octet_lsf_i0 : STD_LOGIC;
  signal \replace_octet_lsf_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_4_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_5_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_6_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_10_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_11_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_12_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_13_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_3_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_4_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_5_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_6_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_7_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_8_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_9_n_0\ : STD_LOGIC;
  signal replace_octet_nls_i0 : STD_LOGIC;
  signal \replace_octet_nls_reg_n_0_[0]\ : STD_LOGIC;
  signal replace_octet_slsa : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \replace_octet_slsa[0]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_3_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[2]_i_2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[3]_i_2_n_0\ : STD_LOGIC;
  signal replace_octet_slsa_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal scram_data_out0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scram_data_out_24 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \scram_data_out_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[7]\ : STD_LOGIC;
  signal scram_data_out_rr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal scram_enable_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^scram_enable_i_r_reg[0]_0\ : STD_LOGIC;
  signal scram_k_out_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \scram_k_out_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \scram_k_out_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \scram_k_out_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \scram_k_out_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \^scram_k_out_rr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^strobe_user_r\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_user_rr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_user_rr__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tx_cfg_lid0_reg[1]\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[1]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[1]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[1]_2\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[3]\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[3]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[3]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid0_reg[3]_2\ : STD_LOGIC;
  signal \^tx_cfg_test_modes_reg[1]\ : STD_LOGIC;
  signal \^tx_cfg_test_modes_reg[1]_0\ : STD_LOGIC;
  signal \^tx_cfg_test_modes_reg[1]_1\ : STD_LOGIC;
  signal \txcharisk[0]_i_1_n_0\ : STD_LOGIC;
  signal \txcharisk[0]_i_2_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_1_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_2_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_1_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_2_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_1_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_2_n_0\ : STD_LOGIC;
  signal \txdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \txdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \txdata[9]_i_1_n_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \end_of_frame_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_seq_data[12]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \init_seq_data[15]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \init_seq_data[20]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \init_seq_data[28]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \init_seq_data[31]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \init_seq_data[4]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \init_seq_data[5]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_5\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[5]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[7]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_10 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_11 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_4 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_5 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_6 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of last_octet_was_replaced_ls_r_i_9 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_11 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_12 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_13 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_14 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_15 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_3 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_6 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of last_octet_was_replaced_nls_r_i_9 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \replace_octet_lsa[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \replace_octet_lsf[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_10\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_11\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_12\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_13\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_7\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_9\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \replace_octet_slsf[0]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \replace_octet_slsf[2]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \replace_octet_slsf[3]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \scram_data_out_r[18]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \scram_data_out_r[27]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \scram_data_out_r[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \scram_data_out_r[8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \scram_enable_i_r[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \scram_enable_i_r[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \scram_enable_i_r[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \scram_enable_i_r[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \scram_k_out_r[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \scram_k_out_r[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \scram_k_out_r[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \scram_k_out_r[3]_i_1\ : label is "soft_lutpair44";
  attribute equivalent_register_removal of \strobe_user_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM of \txcharisk[0]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \txcharisk[1]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \txcharisk[2]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \txcharisk[3]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \txdata[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \txdata[11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \txdata[12]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \txdata[13]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \txdata[14]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \txdata[18]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \txdata[19]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \txdata[20]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \txdata[21]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \txdata[22]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \txdata[26]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \txdata[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \txdata[28]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \txdata[29]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \txdata[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \txdata[30]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \txdata[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \txdata[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \txdata[5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \txdata[6]_i_1\ : label is "soft_lutpair30";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \end_of_frame_r_reg[3]_0\(3 downto 0) <= \^end_of_frame_r_reg[3]_0\(3 downto 0);
  \link_cfg_lane[3]2\ <= \^link_cfg_lane[3]2\;
  \link_cfg_lane[3]23_out\ <= \^link_cfg_lane[3]23_out\;
  \link_cfg_lane[3]26_out\ <= \^link_cfg_lane[3]26_out\;
  \link_cfg_lane[3]29_out\ <= \^link_cfg_lane[3]29_out\;
  p_10_in <= \^p_10_in\;
  p_4_in <= \^p_4_in\;
  p_7_in <= \^p_7_in\;
  \scram_enable_i_r_reg[0]_0\ <= \^scram_enable_i_r_reg[0]_0\;
  scram_k_out_rr(3 downto 0) <= \^scram_k_out_rr\(3 downto 0);
  strobe_user_r(3 downto 0) <= \^strobe_user_r\(3 downto 0);
  \tx_cfg_lid0_reg[1]\ <= \^tx_cfg_lid0_reg[1]\;
  \tx_cfg_lid0_reg[1]_0\ <= \^tx_cfg_lid0_reg[1]_0\;
  \tx_cfg_lid0_reg[1]_1\ <= \^tx_cfg_lid0_reg[1]_1\;
  \tx_cfg_lid0_reg[1]_2\ <= \^tx_cfg_lid0_reg[1]_2\;
  \tx_cfg_lid0_reg[3]\ <= \^tx_cfg_lid0_reg[3]\;
  \tx_cfg_lid0_reg[3]_0\ <= \^tx_cfg_lid0_reg[3]_0\;
  \tx_cfg_lid0_reg[3]_1\ <= \^tx_cfg_lid0_reg[3]_1\;
  \tx_cfg_lid0_reg[3]_2\ <= \^tx_cfg_lid0_reg[3]_2\;
  \tx_cfg_test_modes_reg[1]\ <= \^tx_cfg_test_modes_reg[1]\;
  \tx_cfg_test_modes_reg[1]_0\ <= \^tx_cfg_test_modes_reg[1]_0\;
  \tx_cfg_test_modes_reg[1]_1\ <= \^tx_cfg_test_modes_reg[1]_1\;
\end_of_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_r_reg[3]_1\(0),
      Q => \^end_of_frame_r_reg[3]_0\(0),
      R => '0'
    );
\end_of_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_r_reg[3]_1\(1),
      Q => \^end_of_frame_r_reg[3]_0\(1),
      R => '0'
    );
\end_of_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_r_reg[3]_1\(2),
      Q => \^end_of_frame_r_reg[3]_0\(2),
      R => '0'
    );
\end_of_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_r_reg[3]_1\(3),
      Q => \^end_of_frame_r_reg[3]_0\(3),
      R => '0'
    );
\end_of_frame_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^end_of_frame_r_reg[3]_0\(0),
      Q => \end_of_frame_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_frame_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^end_of_frame_r_reg[3]_0\(1),
      Q => p_6_in,
      R => '0'
    );
\end_of_frame_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^end_of_frame_r_reg[3]_0\(2),
      Q => p_9_in11_in,
      R => '0'
    );
\end_of_frame_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^end_of_frame_r_reg[3]_0\(3),
      Q => p_1_in,
      R => '0'
    );
\end_of_multiframe_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_r_reg[3]_0\(0),
      Q => \^d\(0),
      R => '0'
    );
\end_of_multiframe_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_r_reg[3]_0\(1),
      Q => \^d\(1),
      R => '0'
    );
\end_of_multiframe_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_r_reg[3]_0\(2),
      Q => \^d\(2),
      R => '0'
    );
\end_of_multiframe_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_r_reg[3]_0\(3),
      Q => \^d\(3),
      R => '0'
    );
\end_of_multiframe_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(0),
      Q => \end_of_multiframe_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_multiframe_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(1),
      Q => p_0_in6_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(2),
      Q => p_0_in10_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^d\(3),
      Q => \end_of_multiframe_rr_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data[10]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid0(1),
      I1 => \^link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(1),
      I3 => \p_0_in1_in__0\(0),
      I4 => tx_cfg_lid0(0),
      O => \^tx_cfg_lid0_reg[1]\
    );
\init_seq_data[11]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(2),
      I1 => \^link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(2),
      I3 => \^tx_cfg_lid0_reg[1]\,
      O => \tx_cfg_lid0_reg[2]\
    );
\init_seq_data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid0(3),
      I1 => \^link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(3),
      I3 => \^tx_cfg_lid0_reg[1]\,
      I4 => \p_0_in1_in__0\(2),
      I5 => tx_cfg_lid0(2),
      O => \^tx_cfg_lid0_reg[3]\
    );
\init_seq_data[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000800"
    )
        port map (
      I0 => \init_seq_data[2]_i_3__1\(0),
      I1 => \init_seq_data[2]_i_3__1\(1),
      I2 => \init_seq_data[2]_i_3__1\(4),
      I3 => \init_seq_data[2]_i_3__1\(2),
      I4 => \init_seq_data[2]_i_3__1\(3),
      O => \^link_cfg_lane[3]23_out\
    );
\init_seq_data[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(4),
      I1 => \^link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \^tx_cfg_lid0_reg[3]\,
      O => \tx_cfg_lid0_reg[4]\
    );
\init_seq_data[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \p_0_in1_in__0\(5),
      I1 => \^tx_cfg_lid0_reg[3]\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \^link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid0(4),
      O => \link_cfg_data_r_reg[13]\
    );
\init_seq_data[18]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid0(1),
      I1 => \^link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[18]_i_2\,
      I3 => \init_seq_data[18]_i_2_0\,
      I4 => tx_cfg_lid0(0),
      O => \^tx_cfg_lid0_reg[1]_0\
    );
\init_seq_data[19]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(2),
      I1 => \^link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[19]_i_2\,
      I3 => \^tx_cfg_lid0_reg[1]_0\,
      O => \tx_cfg_lid0_reg[2]_0\
    );
\init_seq_data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid0(3),
      I1 => \^link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[20]_i_2\,
      I3 => \^tx_cfg_lid0_reg[1]_0\,
      I4 => \init_seq_data[19]_i_2\,
      I5 => tx_cfg_lid0(2),
      O => \^tx_cfg_lid0_reg[3]_0\
    );
\init_seq_data[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000001"
    )
        port map (
      I0 => \init_seq_data[2]_i_3__1\(1),
      I1 => \init_seq_data[2]_i_3__1\(4),
      I2 => \init_seq_data[2]_i_3__1\(2),
      I3 => \init_seq_data[2]_i_3__1\(3),
      I4 => \init_seq_data[2]_i_3__1\(0),
      O => \^link_cfg_lane[3]26_out\
    );
\init_seq_data[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(4),
      I1 => \^link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[21]_i_3\,
      I3 => \^tx_cfg_lid0_reg[3]_0\,
      O => \tx_cfg_lid0_reg[4]_0\
    );
\init_seq_data[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[23]_i_3\,
      I1 => \^tx_cfg_lid0_reg[3]_0\,
      I2 => \init_seq_data[21]_i_3\,
      I3 => \^link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid0(4),
      O => \link_cfg_data_r_reg[21]\
    );
\init_seq_data[26]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid0(1),
      I1 => \^link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[26]_i_2\,
      I3 => \init_seq_data[26]_i_2_0\,
      I4 => tx_cfg_lid0(0),
      O => \^tx_cfg_lid0_reg[1]_1\
    );
\init_seq_data[27]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(2),
      I1 => \^link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[27]_i_2\,
      I3 => \^tx_cfg_lid0_reg[1]_1\,
      O => \tx_cfg_lid0_reg[2]_1\
    );
\init_seq_data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid0(3),
      I1 => \^link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[28]_i_2\,
      I3 => \^tx_cfg_lid0_reg[1]_1\,
      I4 => \init_seq_data[27]_i_2\,
      I5 => tx_cfg_lid0(2),
      O => \^tx_cfg_lid0_reg[3]_1\
    );
\init_seq_data[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004002"
    )
        port map (
      I0 => \init_seq_data[2]_i_3__1\(0),
      I1 => \init_seq_data[2]_i_3__1\(1),
      I2 => \init_seq_data[2]_i_3__1\(3),
      I3 => \init_seq_data[2]_i_3__1\(2),
      I4 => \init_seq_data[2]_i_3__1\(4),
      O => \^link_cfg_lane[3]29_out\
    );
\init_seq_data[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(4),
      I1 => \^link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[29]_i_3\,
      I3 => \^tx_cfg_lid0_reg[3]_1\,
      O => \tx_cfg_lid0_reg[4]_1\
    );
\init_seq_data[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid0(1),
      I1 => \^link_cfg_lane[3]2\,
      I2 => \init_seq_data[7]_i_3\(1),
      I3 => \init_seq_data[7]_i_3\(0),
      I4 => tx_cfg_lid0(0),
      O => \^tx_cfg_lid0_reg[1]_2\
    );
\init_seq_data[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[31]_i_3\,
      I1 => \^tx_cfg_lid0_reg[3]_1\,
      I2 => \init_seq_data[29]_i_3\,
      I3 => \^link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid0(4),
      O => \link_cfg_data_r_reg[29]\
    );
\init_seq_data[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(2),
      I1 => \^link_cfg_lane[3]2\,
      I2 => \init_seq_data[7]_i_3\(2),
      I3 => \^tx_cfg_lid0_reg[1]_2\,
      O => \tx_cfg_lid0_reg[2]_2\
    );
\init_seq_data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid0(3),
      I1 => \^link_cfg_lane[3]2\,
      I2 => \init_seq_data[7]_i_3\(3),
      I3 => \^tx_cfg_lid0_reg[1]_2\,
      I4 => \init_seq_data[7]_i_3\(2),
      I5 => tx_cfg_lid0(2),
      O => \^tx_cfg_lid0_reg[3]_2\
    );
\init_seq_data[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020080"
    )
        port map (
      I0 => \init_seq_data[2]_i_3__1\(1),
      I1 => \init_seq_data[2]_i_3__1\(0),
      I2 => \init_seq_data[2]_i_3__1\(4),
      I3 => \init_seq_data[2]_i_3__1\(3),
      I4 => \init_seq_data[2]_i_3__1\(2),
      O => \^link_cfg_lane[3]2\
    );
\init_seq_data[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid0(4),
      I1 => \^link_cfg_lane[3]2\,
      I2 => \init_seq_data[7]_i_3\(4),
      I3 => \^tx_cfg_lid0_reg[3]_2\,
      O => \tx_cfg_lid0_reg[4]_2\
    );
\init_seq_data[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[7]_i_3\(5),
      I1 => \^tx_cfg_lid0_reg[3]_2\,
      I2 => \init_seq_data[7]_i_3\(4),
      I3 => \^link_cfg_lane[3]2\,
      I4 => tx_cfg_lid0(4),
      O => \link_cfg_data_r_reg[5]\
    );
\init_seq_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(0),
      Q => \init_seq_data_reg_n_0_[0]\,
      R => '0'
    );
\init_seq_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(10),
      Q => p_23_in,
      R => '0'
    );
\init_seq_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(11),
      Q => p_25_in,
      R => '0'
    );
\init_seq_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(12),
      Q => p_27_in,
      R => '0'
    );
\init_seq_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(13),
      Q => p_29_in,
      R => '0'
    );
\init_seq_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(14),
      Q => p_31_in,
      R => '0'
    );
\init_seq_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(15),
      Q => p_32_in,
      R => '0'
    );
\init_seq_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(16),
      Q => p_34_in,
      R => '0'
    );
\init_seq_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(17),
      Q => p_36_in,
      R => '0'
    );
\init_seq_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(18),
      Q => p_38_in,
      R => '0'
    );
\init_seq_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(19),
      Q => \init_seq_data_reg_n_0_[19]\,
      R => '0'
    );
\init_seq_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(1),
      Q => \init_seq_data_reg_n_0_[1]\,
      R => '0'
    );
\init_seq_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(20),
      Q => \init_seq_data_reg_n_0_[20]\,
      R => '0'
    );
\init_seq_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(21),
      Q => \init_seq_data_reg_n_0_[21]\,
      R => '0'
    );
\init_seq_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(22),
      Q => p_46_in,
      R => '0'
    );
\init_seq_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(23),
      Q => p_48_in,
      R => '0'
    );
\init_seq_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(24),
      Q => p_50_in,
      R => '0'
    );
\init_seq_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(25),
      Q => p_52_in,
      R => '0'
    );
\init_seq_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(26),
      Q => p_54_in,
      R => '0'
    );
\init_seq_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(27),
      Q => p_56_in,
      R => '0'
    );
\init_seq_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(28),
      Q => p_58_in,
      R => '0'
    );
\init_seq_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(29),
      Q => p_60_in,
      R => '0'
    );
\init_seq_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(2),
      Q => \init_seq_data_reg_n_0_[2]\,
      R => '0'
    );
\init_seq_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(30),
      Q => p_62_in,
      R => '0'
    );
\init_seq_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(31),
      Q => p_32_in33_in,
      R => '0'
    );
\init_seq_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(3),
      Q => \init_seq_data_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(4),
      Q => \init_seq_data_reg_n_0_[4]\,
      R => '0'
    );
\init_seq_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(5),
      Q => p_12_in,
      R => '0'
    );
\init_seq_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(6),
      Q => \init_seq_data_reg_n_0_[6]\,
      R => '0'
    );
\init_seq_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(7),
      Q => \init_seq_data_reg_n_0_[7]\,
      R => '0'
    );
\init_seq_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(8),
      Q => \init_seq_data_reg_n_0_[8]\,
      R => '0'
    );
\init_seq_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(9),
      Q => \init_seq_data_reg_n_0_[9]\,
      R => '0'
    );
\init_seq_k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_k_reg[0]_0\,
      Q => init_seq_k(0),
      R => Q(0)
    );
\init_seq_k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_k_reg[1]_0\,
      Q => init_seq_k(1),
      R => Q(1)
    );
\init_seq_k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_k_reg[2]_0\,
      Q => init_seq_k(2),
      R => Q(2)
    );
\init_seq_k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_k_reg[3]_0\,
      Q => init_seq_k(3),
      R => Q(3)
    );
\last_octet_of_frame_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(0),
      I1 => p_1_in,
      I2 => p_0_in2_in(0),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[0]_i_2_n_0\,
      O => \p_0_in__0\(0)
    );
\last_octet_of_frame_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[0]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(0),
      O => \last_octet_of_frame_r[0]_i_2_n_0\
    );
\last_octet_of_frame_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_1_in,
      I2 => p_0_in2_in(1),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[1]_i_2_n_0\,
      O => \p_0_in__0\(1)
    );
\last_octet_of_frame_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(1),
      O => \last_octet_of_frame_r[1]_i_2_n_0\
    );
\last_octet_of_frame_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_1_in,
      I2 => p_0_in2_in(2),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[2]_i_2_n_0\,
      O => \p_0_in__0\(2)
    );
\last_octet_of_frame_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(2),
      O => \last_octet_of_frame_r[2]_i_2_n_0\
    );
\last_octet_of_frame_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_1_in,
      I2 => p_0_in2_in(3),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[3]_i_2_n_0\,
      O => \p_0_in__0\(3)
    );
\last_octet_of_frame_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[3]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(3),
      O => \last_octet_of_frame_r[3]_i_2_n_0\
    );
\last_octet_of_frame_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_1_in,
      I2 => p_0_in2_in(4),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[4]_i_2_n_0\,
      O => \p_0_in__0\(4)
    );
\last_octet_of_frame_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(4),
      O => \last_octet_of_frame_r[4]_i_2_n_0\
    );
\last_octet_of_frame_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_1_in,
      I2 => p_0_in2_in(5),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[5]_i_2_n_0\,
      O => \p_0_in__0\(5)
    );
\last_octet_of_frame_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[5]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(5),
      O => \last_octet_of_frame_r[5]_i_2_n_0\
    );
\last_octet_of_frame_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_1_in,
      I2 => p_0_in2_in(6),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[6]_i_2_n_0\,
      O => \p_0_in__0\(6)
    );
\last_octet_of_frame_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[6]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(6),
      O => \last_octet_of_frame_r[6]_i_2_n_0\
    );
\last_octet_of_frame_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_1_in,
      I2 => p_0_in2_in(7),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[7]_i_2_n_0\,
      O => \p_0_in__0\(7)
    );
\last_octet_of_frame_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(7),
      O => \last_octet_of_frame_r[7]_i_2_n_0\
    );
\last_octet_of_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => last_octet_of_frame_r(0),
      R => rst
    );
\last_octet_of_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => last_octet_of_frame_r(1),
      R => rst
    );
\last_octet_of_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => last_octet_of_frame_r(2),
      R => rst
    );
\last_octet_of_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => last_octet_of_frame_r(3),
      R => rst
    );
\last_octet_of_frame_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => last_octet_of_frame_r(4),
      R => rst
    );
\last_octet_of_frame_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => last_octet_of_frame_r(5),
      R => rst
    );
\last_octet_of_frame_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => last_octet_of_frame_r(6),
      R => rst
    );
\last_octet_of_frame_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => last_octet_of_frame_r(7),
      R => rst
    );
last_octet_was_replaced_ls_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => strobe_user_rr(2),
      I1 => strobe_user_rr(1),
      I2 => \strobe_user_rr__0\(0),
      I3 => strobe_user_rr(3),
      O => last_octet_was_replaced_ls_r_i_1_n_0
    );
last_octet_was_replaced_ls_r_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE0000"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_was_replaced_ls_r,
      I3 => last_octet_was_replaced_nls_r_reg_n_0,
      I4 => \replace_octet_lsf[0]_i_2_n_0\,
      O => last_octet_was_replaced_ls_r_i_10_n_0
    );
last_octet_was_replaced_ls_r_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F3F7"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync_i,
      I2 => \replace_octet_nls[1]_i_3_n_0\,
      I3 => p_6_in,
      I4 => \replace_octet_nls[1]_i_2_n_0\,
      O => last_octet_was_replaced_ls_r_i_11_n_0
    );
last_octet_was_replaced_ls_r_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => \^p_7_in\,
      I1 => \last_octet_of_frame_r[7]_i_2_n_0\,
      I2 => p_0_in2_in(7),
      I3 => last_octet_was_replaced_ls_r_i_13_n_0,
      I4 => last_octet_was_replaced_ls_r_i_14_n_0,
      I5 => last_octet_was_replaced_ls_r_i_15_n_0,
      O => last_octet_was_replaced_ls_r_i_12_n_0
    );
last_octet_was_replaced_ls_r_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => last_octet_of_frame_r(6),
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => p_6_in,
      I5 => p_0_in(6),
      O => last_octet_was_replaced_ls_r_i_13_n_0
    );
last_octet_was_replaced_ls_r_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[3]_i_2_n_0\,
      I1 => p_0_in2_in(3),
      I2 => p_0_in2_in(5),
      I3 => \last_octet_of_frame_r[5]_i_2_n_0\,
      I4 => p_0_in2_in(4),
      I5 => \last_octet_of_frame_r[4]_i_2_n_0\,
      O => last_octet_was_replaced_ls_r_i_14_n_0
    );
last_octet_was_replaced_ls_r_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[0]_i_2_n_0\,
      I1 => p_0_in2_in(0),
      I2 => p_0_in2_in(1),
      I3 => \last_octet_of_frame_r[1]_i_2_n_0\,
      I4 => p_0_in2_in(2),
      I5 => \last_octet_of_frame_r[2]_i_2_n_0\,
      O => last_octet_was_replaced_ls_r_i_15_n_0
    );
last_octet_was_replaced_ls_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_was_replaced_ls_r_i_4_n_0,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => last_octet_was_replaced_ls_r_i_5_n_0,
      O => last_octet_was_replaced_nls_r
    );
last_octet_was_replaced_ls_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DDFFF0FFDD"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r_i_6_n_0,
      I1 => last_octet_was_replaced_ls_r_i_7_n_0,
      I2 => last_octet_was_replaced_ls_r_i_8_n_0,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => last_octet_was_replaced_ls_r_i_9_n_0,
      O => last_octet_was_replaced_ls_r_i_3_n_0
    );
last_octet_was_replaced_ls_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => p_6_in,
      O => last_octet_was_replaced_ls_r_i_4_n_0
    );
last_octet_was_replaced_ls_r_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_9_in11_in,
      O => last_octet_was_replaced_ls_r_i_5_n_0
    );
last_octet_was_replaced_ls_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_2_n_0\,
      I1 => p_9_in11_in,
      I2 => p_0_in10_in,
      I3 => \replace_octet_lsf[2]_i_3_n_0\,
      O => last_octet_was_replaced_ls_r_i_6_n_0
    );
last_octet_was_replaced_ls_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011111111"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => last_octet_was_replaced_ls_r_i_10_n_0,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => last_octet_was_replaced_ls_r_i_11_n_0,
      O => last_octet_was_replaced_ls_r_i_7_n_0
    );
last_octet_was_replaced_ls_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FD0000B9B90000"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2_n_0\,
      I2 => last_octet_was_replaced_ls_r_i_12_n_0,
      I3 => support_lane_sync_i,
      I4 => strobe_user_rr(3),
      I5 => p_0_in10_in,
      O => last_octet_was_replaced_ls_r_i_8_n_0
    );
last_octet_was_replaced_ls_r_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => last_octet_was_replaced_nls_r_i_2_n_0,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      O => last_octet_was_replaced_ls_r_i_9_n_0
    );
last_octet_was_replaced_ls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => last_octet_was_replaced_ls_r_i_3_n_0,
      Q => last_octet_was_replaced_ls_r,
      S => last_octet_was_replaced_ls_r_i_1_n_0
    );
last_octet_was_replaced_nls_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10FF10101010"
    )
        port map (
      I0 => last_octet_was_replaced_nls_r_i_2_n_0,
      I1 => last_octet_was_replaced_nls_r_i_3_n_0,
      I2 => last_octet_was_replaced_ls_r_i_8_n_0,
      I3 => last_octet_was_replaced_nls_r_i_4_n_0,
      I4 => last_octet_was_replaced_nls_r_i_5_n_0,
      I5 => last_octet_was_replaced_nls_r_i_6_n_0,
      O => last_octet_was_replaced_nls_r_i_1_n_0
    );
last_octet_was_replaced_nls_r_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_was_replaced_nls_r_i_13_n_0,
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(1),
      I3 => last_octet_was_replaced_nls_r_i_14_n_0,
      I4 => p_0_in4_in(2),
      I5 => last_octet_was_replaced_nls_r_i_15_n_0,
      O => last_octet_was_replaced_nls_r_i_10_n_0
    );
last_octet_was_replaced_nls_r_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[6]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_11_n_0
    );
last_octet_was_replaced_nls_r_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[4]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_12_n_0
    );
last_octet_was_replaced_nls_r_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[0]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_13_n_0
    );
last_octet_was_replaced_nls_r_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[1]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_14_n_0
    );
last_octet_was_replaced_nls_r_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[2]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_15_n_0
    );
last_octet_was_replaced_nls_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => last_octet_was_replaced_nls_r_i_7_n_0,
      I2 => last_octet_was_replaced_nls_r_i_8_n_0,
      I3 => p_0_in4_in(3),
      I4 => last_octet_was_replaced_nls_r_i_9_n_0,
      I5 => last_octet_was_replaced_nls_r_i_10_n_0,
      O => last_octet_was_replaced_nls_r_i_2_n_0
    );
last_octet_was_replaced_nls_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_1_in,
      O => last_octet_was_replaced_nls_r_i_3_n_0
    );
last_octet_was_replaced_nls_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2_n_0\,
      I2 => last_octet_was_replaced_ls_r_i_12_n_0,
      I3 => support_lane_sync,
      I4 => test_modes(0),
      I5 => test_modes(1),
      O => last_octet_was_replaced_nls_r_i_4_n_0
    );
last_octet_was_replaced_nls_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100000010"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => last_octet_was_replaced_120_in,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => last_octet_was_replaced_224_in,
      O => last_octet_was_replaced_nls_r_i_5_n_0
    );
last_octet_was_replaced_nls_r_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => p_1_in,
      O => last_octet_was_replaced_nls_r_i_6_n_0
    );
last_octet_was_replaced_nls_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[7]_i_2_n_0\,
      I3 => p_0_in4_in(7),
      I4 => last_octet_was_replaced_nls_r_i_11_n_0,
      I5 => p_0_in4_in(6),
      O => last_octet_was_replaced_nls_r_i_7_n_0
    );
last_octet_was_replaced_nls_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[5]_i_2_n_0\,
      I3 => p_0_in4_in(5),
      I4 => last_octet_was_replaced_nls_r_i_12_n_0,
      I5 => p_0_in4_in(4),
      O => last_octet_was_replaced_nls_r_i_8_n_0
    );
last_octet_was_replaced_nls_r_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[3]_i_2_n_0\,
      O => last_octet_was_replaced_nls_r_i_9_n_0
    );
last_octet_was_replaced_nls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => last_octet_was_replaced_nls_r_i_1_n_0,
      Q => last_octet_was_replaced_nls_r_reg_n_0,
      S => last_octet_was_replaced_ls_r_i_1_n_0
    );
\replace_octet_lsa[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45440000"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2_n_0\,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_lsa[0]_i_1_n_0\
    );
\replace_octet_lsa[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \replace_octet_nls[1]_i_3_n_0\,
      O => last_octet_was_replaced_23
    );
\replace_octet_lsa[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_3_n_0\,
      I1 => p_0_in10_in,
      O => \replace_octet_lsa[2]_i_1_n_0\
    );
\replace_octet_lsa[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => last_octet_was_replaced_ls_r_i_9_n_0,
      O => replace_octet_lsa_i0
    );
\replace_octet_lsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[0]_i_1_n_0\,
      Q => \replace_octet_lsa_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_23,
      Q => p_9_in,
      R => '0'
    );
\replace_octet_lsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[2]_i_1_n_0\,
      Q => p_14_in,
      R => '0'
    );
\replace_octet_lsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsa_i0,
      Q => p_16_in,
      R => '0'
    );
\replace_octet_lsf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \replace_octet_lsf[0]_i_2_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => last_octet_was_replaced_1316_out
    );
\replace_octet_lsf[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => support_lane_sync_i,
      I1 => \replace_octet_nls[0]_i_6_n_0\,
      I2 => \replace_octet_nls[0]_i_5_n_0\,
      I3 => \replace_octet_nls[0]_i_4_n_0\,
      I4 => \^scram_enable_i_r_reg[0]_0\,
      O => \replace_octet_lsf[0]_i_2_n_0\
    );
\replace_octet_lsf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \replace_octet_lsf[1]_i_2_n_0\,
      I1 => p_0_in6_in,
      O => last_octet_was_replaced_2319_out
    );
\replace_octet_lsf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000400"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2_n_0\,
      I1 => p_6_in,
      I2 => \replace_octet_nls[1]_i_3_n_0\,
      I3 => test_modes(1),
      I4 => test_modes(0),
      I5 => support_lane_sync,
      O => \replace_octet_lsf[1]_i_2_n_0\
    );
\replace_octet_lsf[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2_n_0\,
      I2 => \replace_octet_lsf[2]_i_3_n_0\,
      I3 => p_0_in10_in,
      O => \replace_octet_lsf[2]_i_1_n_0\
    );
\replace_octet_lsf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5054FFFF3344FFFF"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_3_n_0\,
      I1 => p_6_in,
      I2 => support_lane_sync_i,
      I3 => \replace_octet_nls[1]_i_2_n_0\,
      I4 => strobe_user_rr(2),
      I5 => p_0_in6_in,
      O => \replace_octet_lsf[2]_i_2_n_0\
    );
\replace_octet_lsf[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => last_octet_was_replaced_ls_r_i_12_n_0,
      O => \replace_octet_lsf[2]_i_3_n_0\
    );
\replace_octet_lsf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r_i_8_n_0,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => last_octet_was_replaced_ls_r_i_9_n_0,
      O => replace_octet_lsf_i0
    );
\replace_octet_lsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_1316_out,
      Q => \replace_octet_lsf_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_2319_out,
      Q => p_18_in,
      R => '0'
    );
\replace_octet_lsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsf[2]_i_1_n_0\,
      Q => p_19_in,
      R => '0'
    );
\replace_octet_lsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsf_i0,
      Q => p_20_in,
      R => '0'
    );
\replace_octet_nls[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      O => last_octet_was_replaced_120_in
    );
\replace_octet_nls[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^scram_enable_i_r_reg[0]_0\,
      I1 => \replace_octet_nls[0]_i_4_n_0\,
      I2 => \replace_octet_nls[0]_i_5_n_0\,
      I3 => \replace_octet_nls[0]_i_6_n_0\,
      O => \replace_octet_nls[0]_i_2_n_0\
    );
\replace_octet_nls[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(6),
      I1 => \scram_data_out_r_reg_n_0_[6]\,
      I2 => last_octet_of_frame_r(7),
      I3 => \scram_data_out_r_reg_n_0_[7]\,
      O => \replace_octet_nls[0]_i_4_n_0\
    );
\replace_octet_nls[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(3),
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => last_octet_of_frame_r(4),
      I4 => \scram_data_out_r_reg_n_0_[5]\,
      I5 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[0]_i_5_n_0\
    );
\replace_octet_nls[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(0),
      I1 => \scram_data_out_r_reg_n_0_[0]\,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => last_octet_of_frame_r(1),
      I4 => \scram_data_out_r_reg_n_0_[2]\,
      I5 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[0]_i_6_n_0\
    );
\replace_octet_nls[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000510000"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_6_in,
      I5 => \replace_octet_nls[1]_i_3_n_0\,
      O => last_octet_was_replaced_224_in
    );
\replace_octet_nls[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[1]_i_10_n_0\
    );
\replace_octet_nls[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(0),
      O => \replace_octet_nls[1]_i_11_n_0\
    );
\replace_octet_nls[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[2]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[1]_i_12_n_0\
    );
\replace_octet_nls[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[1]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(1),
      O => \replace_octet_nls[1]_i_13_n_0\
    );
\replace_octet_nls[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777575557F557F5"
    )
        port map (
      I0 => strobe_user_rr(1),
      I1 => \replace_octet_nls[0]_i_2_n_0\,
      I2 => \replace_octet_nls[1]_i_4_n_0\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_nls[1]_i_2_n_0\
    );
\replace_octet_nls[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => \^p_4_in\,
      I1 => \replace_octet_nls[1]_i_5_n_0\,
      I2 => \replace_octet_nls[1]_i_6_n_0\,
      I3 => p_0_in(3),
      I4 => \replace_octet_nls[1]_i_7_n_0\,
      I5 => \replace_octet_nls[1]_i_8_n_0\,
      O => \replace_octet_nls[1]_i_3_n_0\
    );
\replace_octet_nls[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      O => \replace_octet_nls[1]_i_4_n_0\
    );
\replace_octet_nls[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[6]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(6),
      I3 => p_0_in(6),
      I4 => \replace_octet_nls[1]_i_9_n_0\,
      I5 => p_0_in(7),
      O => \replace_octet_nls[1]_i_5_n_0\
    );
\replace_octet_nls[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(4),
      I3 => p_0_in(4),
      I4 => \replace_octet_nls[1]_i_10_n_0\,
      I5 => p_0_in(5),
      O => \replace_octet_nls[1]_i_6_n_0\
    );
\replace_octet_nls[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[3]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(3),
      O => \replace_octet_nls[1]_i_7_n_0\
    );
\replace_octet_nls[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_11_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => \replace_octet_nls[1]_i_12_n_0\,
      I4 => p_0_in(1),
      I5 => \replace_octet_nls[1]_i_13_n_0\,
      O => \replace_octet_nls[1]_i_8_n_0\
    );
\replace_octet_nls[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[7]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(7),
      O => \replace_octet_nls[1]_i_9_n_0\
    );
\replace_octet_nls[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => last_octet_was_replaced_nls_r_i_4_n_0,
      O => last_octet_was_replaced_328_in
    );
\replace_octet_nls[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A20000"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r_i_8_n_0,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_1_in,
      I5 => last_octet_was_replaced_nls_r_i_2_n_0,
      O => replace_octet_nls_i0
    );
\replace_octet_nls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_120_in,
      Q => \replace_octet_nls_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_nls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_224_in,
      Q => p_8_in,
      R => '0'
    );
\replace_octet_nls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_328_in,
      Q => p_13_in,
      R => '0'
    );
\replace_octet_nls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_nls_i0,
      Q => p_15_in,
      R => '0'
    );
\replace_octet_slsa[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[0]_i_2_n_0\,
      I1 => \scram_data_out_r_reg_n_0_[4]\,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \^scram_enable_i_r_reg[0]_0\,
      O => replace_octet_slsa_i(0)
    );
\replace_octet_slsa[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => \scram_data_out_r_reg_n_0_[1]\,
      I5 => \scram_data_out_r_reg_n_0_[0]\,
      O => \replace_octet_slsa[0]_i_2_n_0\
    );
\replace_octet_slsa[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2_n_0\,
      I1 => p_0_in(7),
      I2 => p_0_in6_in,
      I3 => support_lane_sync_i,
      I4 => \^p_4_in\,
      O => replace_octet_slsa_i(1)
    );
\replace_octet_slsa[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => \replace_octet_slsa[1]_i_3_n_0\,
      O => \replace_octet_slsa[1]_i_2_n_0\
    );
\replace_octet_slsa[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(2),
      O => \replace_octet_slsa[1]_i_3_n_0\
    );
\replace_octet_slsa[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[2]_i_2_n_0\,
      I1 => p_0_in2_in(7),
      I2 => p_0_in2_in(6),
      I3 => p_0_in10_in,
      I4 => support_lane_sync_i,
      I5 => \^p_7_in\,
      O => replace_octet_slsa_i(2)
    );
\replace_octet_slsa[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => p_0_in2_in(0),
      I3 => p_0_in2_in(1),
      I4 => p_0_in2_in(2),
      I5 => p_0_in2_in(3),
      O => \replace_octet_slsa[2]_i_2_n_0\
    );
\replace_octet_slsa[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_0_in4_in(7),
      I3 => p_0_in4_in(6),
      I4 => support_lane_sync_i,
      I5 => \^p_10_in\,
      O => replace_octet_slsa_i(3)
    );
\replace_octet_slsa[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(2),
      I3 => p_0_in4_in(3),
      I4 => p_0_in4_in(5),
      I5 => p_0_in4_in(4),
      O => \replace_octet_slsa[3]_i_2_n_0\
    );
\replace_octet_slsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(0),
      Q => replace_octet_slsa(0),
      R => '0'
    );
\replace_octet_slsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(1),
      Q => replace_octet_slsa(1),
      R => '0'
    );
\replace_octet_slsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(2),
      Q => replace_octet_slsa(2),
      R => '0'
    );
\replace_octet_slsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(3),
      Q => replace_octet_slsa(3),
      R => '0'
    );
\replace_octet_slsf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2_n_0\,
      I4 => \^tx_cfg_test_modes_reg[1]_1\,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => replace_octet_slsf_i(0)
    );
\replace_octet_slsf[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \^scram_enable_i_r_reg[0]_0\,
      O => \^tx_cfg_test_modes_reg[1]_1\
    );
\replace_octet_slsf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2_n_0\,
      I1 => p_0_in6_in,
      I2 => \^p_4_in\,
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      I5 => p_0_in(7),
      O => replace_octet_slsf_i(1)
    );
\replace_octet_slsf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2_n_0\,
      I4 => \^tx_cfg_test_modes_reg[1]_0\,
      I5 => p_0_in10_in,
      O => replace_octet_slsf_i(2)
    );
\replace_octet_slsf[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \^p_7_in\,
      O => \^tx_cfg_test_modes_reg[1]_0\
    );
\replace_octet_slsf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => \^tx_cfg_test_modes_reg[1]\,
      I4 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I5 => p_1_in,
      O => replace_octet_slsf_i(3)
    );
\replace_octet_slsf[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \^p_10_in\,
      O => \^tx_cfg_test_modes_reg[1]\
    );
\replace_octet_slsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(0),
      Q => replace_octet_slsf(0),
      R => '0'
    );
\replace_octet_slsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(1),
      Q => replace_octet_slsf(1),
      R => '0'
    );
\replace_octet_slsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(2),
      Q => replace_octet_slsf(2),
      R => '0'
    );
\replace_octet_slsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(3),
      Q => replace_octet_slsf(3),
      R => '0'
    );
\replace_octet_snls[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2_n_0\,
      I4 => \^scram_enable_i_r_reg[0]_0\,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(0)
    );
\replace_octet_snls[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2_n_0\,
      I1 => \^p_4_in\,
      I2 => p_0_in(7),
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      O => replace_octet_snls_i(1)
    );
\replace_octet_snls[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2_n_0\,
      I4 => \^p_7_in\,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(2)
    );
\replace_octet_snls[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => \^p_10_in\,
      I4 => support_lane_sync_i,
      I5 => p_1_in,
      O => replace_octet_snls_i(3)
    );
\replace_octet_snls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(0),
      Q => replace_octet_snls(0),
      R => '0'
    );
\replace_octet_snls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(1),
      Q => replace_octet_snls(1),
      R => '0'
    );
\replace_octet_snls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(2),
      Q => replace_octet_snls(2),
      R => '0'
    );
\replace_octet_snls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(3),
      Q => replace_octet_snls(3),
      R => '0'
    );
\scram_data_out_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_0_in4_in(6),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[0]\,
      O => p_35_in
    );
\scram_data_out_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_23_in,
      O => p_55_in
    );
\scram_data_out_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_0_in4_in(1),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_25_in,
      O => p_57_in
    );
\scram_data_out_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_0_in4_in(2),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_27_in,
      O => p_59_in
    );
\scram_data_out_r[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_0_in4_in(3),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_29_in,
      O => p_61_in
    );
\scram_data_out_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_0_in4_in(4),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_31_in,
      O => p_63_in
    );
\scram_data_out_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_0_in4_in(5),
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => p_32_in,
      O => p_33_in
    );
\scram_data_out_r[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_34_in,
      I1 => p_33_in,
      I2 => p_63_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(0)
    );
\scram_data_out_r[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_36_in,
      I1 => p_33_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(1)
    );
\scram_data_out_r[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_38_in,
      I1 => p_37_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(2)
    );
\scram_data_out_r[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[19]\,
      I1 => p_39_in,
      I2 => p_37_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(3)
    );
\scram_data_out_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_0_in4_in(7),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[1]\,
      O => p_37_in
    );
\scram_data_out_r[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[20]\,
      I1 => p_41_in,
      I2 => p_39_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(4)
    );
\scram_data_out_r[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[21]\,
      I1 => p_43_in,
      I2 => p_41_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => scram_data_out0(5)
    );
\scram_data_out_r[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_46_in,
      I1 => p_45_in,
      I2 => p_43_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => p_23_in24_in
    );
\scram_data_out_r[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_48_in,
      I1 => p_47_in,
      I2 => p_45_in,
      I3 => tx_cfg_scr,
      I4 => \^strobe_user_r\(2),
      O => p_49_in
    );
\scram_data_out_r[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_50_in,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(3),
      I3 => p_49_in,
      I4 => p_23_in24_in,
      O => scram_data_out_24(0)
    );
\scram_data_out_r[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_52_in,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(3),
      I3 => p_49_in,
      I4 => \scram_data_out_r[8]_i_1_n_0\,
      O => scram_data_out_24(1)
    );
\scram_data_out_r[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_54_in,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(3),
      I3 => p_53_in,
      I4 => \scram_data_out_r[8]_i_1_n_0\,
      O => scram_data_out_24(2)
    );
\scram_data_out_r[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_56_in,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(3),
      I3 => p_55_in,
      I4 => p_53_in,
      O => scram_data_out_24(3)
    );
\scram_data_out_r[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_57_in,
      I1 => p_55_in,
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(3),
      I4 => p_58_in,
      O => scram_data_out_24(4)
    );
\scram_data_out_r[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_59_in,
      I1 => p_57_in,
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(3),
      I4 => p_60_in,
      O => scram_data_out_24(5)
    );
\scram_data_out_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_0_in2_in(0),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[2]\,
      O => p_39_in
    );
\scram_data_out_r[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_62_in,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(3),
      I3 => p_61_in,
      I4 => p_59_in,
      O => scram_data_out_24(6)
    );
\scram_data_out_r[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_63_in,
      I1 => p_61_in,
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(3),
      I4 => p_32_in33_in,
      O => scram_data_out_24(7)
    );
\scram_data_out_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_0_in2_in(1),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[3]\,
      O => p_41_in
    );
\scram_data_out_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_0_in2_in(2),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[4]\,
      O => p_43_in
    );
\scram_data_out_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_0_in2_in(3),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => p_12_in,
      O => p_45_in
    );
\scram_data_out_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[6]\,
      O => p_47_in
    );
\scram_data_out_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(5),
      I2 => \^strobe_user_r\(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[7]\,
      O => p_17_in
    );
\scram_data_out_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_17_in,
      I1 => p_47_in,
      I2 => tx_cfg_scr,
      I3 => \^strobe_user_r\(1),
      I4 => \init_seq_data_reg_n_0_[8]\,
      O => \scram_data_out_r[8]_i_1_n_0\
    );
\scram_data_out_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[9]\,
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(1),
      I3 => p_0_in4_in(0),
      I4 => p_17_in,
      O => p_53_in
    );
\scram_data_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_35_in,
      Q => \scram_data_out_r_reg_n_0_[0]\,
      R => '0'
    );
\scram_data_out_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_55_in,
      Q => p_0_in(2),
      R => '0'
    );
\scram_data_out_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_57_in,
      Q => p_0_in(3),
      R => '0'
    );
\scram_data_out_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_59_in,
      Q => p_0_in(4),
      R => '0'
    );
\scram_data_out_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_61_in,
      Q => p_0_in(5),
      R => '0'
    );
\scram_data_out_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_63_in,
      Q => p_0_in(6),
      R => '0'
    );
\scram_data_out_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_33_in,
      Q => p_0_in(7),
      R => '0'
    );
\scram_data_out_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(0),
      Q => p_0_in2_in(0),
      R => '0'
    );
\scram_data_out_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(1),
      Q => p_0_in2_in(1),
      R => '0'
    );
\scram_data_out_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(2),
      Q => p_0_in2_in(2),
      R => '0'
    );
\scram_data_out_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(3),
      Q => p_0_in2_in(3),
      R => '0'
    );
\scram_data_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_37_in,
      Q => \scram_data_out_r_reg_n_0_[1]\,
      R => '0'
    );
\scram_data_out_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(4),
      Q => p_0_in2_in(4),
      R => '0'
    );
\scram_data_out_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(5),
      Q => p_0_in2_in(5),
      R => '0'
    );
\scram_data_out_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_23_in24_in,
      Q => p_0_in2_in(6),
      R => '0'
    );
\scram_data_out_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_49_in,
      Q => p_0_in2_in(7),
      R => '0'
    );
\scram_data_out_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(0),
      Q => p_0_in4_in(0),
      R => '0'
    );
\scram_data_out_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(1),
      Q => p_0_in4_in(1),
      R => '0'
    );
\scram_data_out_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(2),
      Q => p_0_in4_in(2),
      R => '0'
    );
\scram_data_out_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(3),
      Q => p_0_in4_in(3),
      R => '0'
    );
\scram_data_out_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(4),
      Q => p_0_in4_in(4),
      R => '0'
    );
\scram_data_out_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(5),
      Q => p_0_in4_in(5),
      R => '0'
    );
\scram_data_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_39_in,
      Q => \scram_data_out_r_reg_n_0_[2]\,
      R => '0'
    );
\scram_data_out_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(6),
      Q => p_0_in4_in(6),
      R => '0'
    );
\scram_data_out_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(7),
      Q => p_0_in4_in(7),
      R => '0'
    );
\scram_data_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_41_in,
      Q => \scram_data_out_r_reg_n_0_[3]\,
      R => '0'
    );
\scram_data_out_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_43_in,
      Q => \scram_data_out_r_reg_n_0_[4]\,
      R => '0'
    );
\scram_data_out_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_45_in,
      Q => \scram_data_out_r_reg_n_0_[5]\,
      R => '0'
    );
\scram_data_out_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_47_in,
      Q => \scram_data_out_r_reg_n_0_[6]\,
      R => '0'
    );
\scram_data_out_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_17_in,
      Q => \scram_data_out_r_reg_n_0_[7]\,
      R => '0'
    );
\scram_data_out_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r[8]_i_1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\scram_data_out_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_53_in,
      Q => p_0_in(1),
      R => '0'
    );
\scram_data_out_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[0]\,
      Q => scram_data_out_rr(0),
      R => '0'
    );
\scram_data_out_rr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => scram_data_out_rr(10),
      R => '0'
    );
\scram_data_out_rr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => scram_data_out_rr(11),
      R => '0'
    );
\scram_data_out_rr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => scram_data_out_rr(12),
      R => '0'
    );
\scram_data_out_rr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => scram_data_out_rr(13),
      R => '0'
    );
\scram_data_out_rr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => scram_data_out_rr(14),
      R => '0'
    );
\scram_data_out_rr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => scram_data_out_rr(15),
      R => '0'
    );
\scram_data_out_rr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(0),
      Q => scram_data_out_rr(16),
      R => '0'
    );
\scram_data_out_rr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(1),
      Q => scram_data_out_rr(17),
      R => '0'
    );
\scram_data_out_rr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(2),
      Q => scram_data_out_rr(18),
      R => '0'
    );
\scram_data_out_rr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(3),
      Q => scram_data_out_rr(19),
      R => '0'
    );
\scram_data_out_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[1]\,
      Q => scram_data_out_rr(1),
      R => '0'
    );
\scram_data_out_rr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(4),
      Q => scram_data_out_rr(20),
      R => '0'
    );
\scram_data_out_rr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(5),
      Q => scram_data_out_rr(21),
      R => '0'
    );
\scram_data_out_rr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(6),
      Q => scram_data_out_rr(22),
      R => '0'
    );
\scram_data_out_rr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(7),
      Q => scram_data_out_rr(23),
      R => '0'
    );
\scram_data_out_rr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(0),
      Q => scram_data_out_rr(24),
      R => '0'
    );
\scram_data_out_rr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(1),
      Q => scram_data_out_rr(25),
      R => '0'
    );
\scram_data_out_rr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(2),
      Q => scram_data_out_rr(26),
      R => '0'
    );
\scram_data_out_rr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(3),
      Q => scram_data_out_rr(27),
      R => '0'
    );
\scram_data_out_rr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(4),
      Q => scram_data_out_rr(28),
      R => '0'
    );
\scram_data_out_rr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(5),
      Q => scram_data_out_rr(29),
      R => '0'
    );
\scram_data_out_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[2]\,
      Q => scram_data_out_rr(2),
      R => '0'
    );
\scram_data_out_rr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(6),
      Q => scram_data_out_rr(30),
      R => '0'
    );
\scram_data_out_rr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(7),
      Q => scram_data_out_rr(31),
      R => '0'
    );
\scram_data_out_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[3]\,
      Q => scram_data_out_rr(3),
      R => '0'
    );
\scram_data_out_rr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[4]\,
      Q => scram_data_out_rr(4),
      R => '0'
    );
\scram_data_out_rr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[5]\,
      Q => scram_data_out_rr(5),
      R => '0'
    );
\scram_data_out_rr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[6]\,
      Q => scram_data_out_rr(6),
      R => '0'
    );
\scram_data_out_rr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[7]\,
      Q => scram_data_out_rr(7),
      R => '0'
    );
\scram_data_out_rr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => scram_data_out_rr(8),
      R => '0'
    );
\scram_data_out_rr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => scram_data_out_rr(9),
      R => '0'
    );
\scram_enable_i_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^strobe_user_r\(0),
      I1 => tx_cfg_scr,
      O => scram_enable_i(0)
    );
\scram_enable_i_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => \^strobe_user_r\(1),
      O => scram_enable_i(1)
    );
\scram_enable_i_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => \^strobe_user_r\(2),
      O => scram_enable_i(2)
    );
\scram_enable_i_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => \^strobe_user_r\(3),
      O => scram_enable_i(3)
    );
\scram_enable_i_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_enable_i(0),
      Q => \^scram_enable_i_r_reg[0]_0\,
      R => '0'
    );
\scram_enable_i_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_enable_i(1),
      Q => \^p_4_in\,
      R => '0'
    );
\scram_enable_i_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_enable_i(2),
      Q => \^p_7_in\,
      R => '0'
    );
\scram_enable_i_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_enable_i(3),
      Q => \^p_10_in\,
      R => '0'
    );
\scram_k_out_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => init_seq_k(0),
      I1 => tx_cfg_scr,
      I2 => \^strobe_user_r\(0),
      O => \scram_k_out_r[0]_i_1_n_0\
    );
\scram_k_out_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => init_seq_k(1),
      I1 => \^strobe_user_r\(1),
      I2 => tx_cfg_scr,
      O => \scram_k_out_r[1]_i_1_n_0\
    );
\scram_k_out_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => init_seq_k(2),
      I1 => \^strobe_user_r\(2),
      I2 => tx_cfg_scr,
      O => \scram_k_out_r[2]_i_1_n_0\
    );
\scram_k_out_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => init_seq_k(3),
      I1 => \^strobe_user_r\(3),
      I2 => tx_cfg_scr,
      O => \scram_k_out_r[3]_i_1_n_0\
    );
\scram_k_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_k_out_r[0]_i_1_n_0\,
      Q => scram_k_out_r(0),
      R => '0'
    );
\scram_k_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_k_out_r[1]_i_1_n_0\,
      Q => scram_k_out_r(1),
      R => '0'
    );
\scram_k_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_k_out_r[2]_i_1_n_0\,
      Q => scram_k_out_r(2),
      R => '0'
    );
\scram_k_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_k_out_r[3]_i_1_n_0\,
      Q => scram_k_out_r(3),
      R => '0'
    );
\scram_k_out_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_k_out_r(0),
      Q => \^scram_k_out_rr\(0),
      R => '0'
    );
\scram_k_out_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_k_out_r(1),
      Q => \^scram_k_out_rr\(1),
      R => '0'
    );
\scram_k_out_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_k_out_r(2),
      Q => \^scram_k_out_rr\(2),
      R => '0'
    );
\scram_k_out_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_k_out_r(3),
      Q => \^scram_k_out_rr\(3),
      R => '0'
    );
\strobe_user_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => \^strobe_user_r\(0),
      R => '0'
    );
\strobe_user_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(1),
      Q => \^strobe_user_r\(1),
      R => '0'
    );
\strobe_user_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(2),
      Q => \^strobe_user_r\(2),
      R => '0'
    );
\strobe_user_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Q(3),
      Q => \^strobe_user_r\(3),
      R => '0'
    );
\strobe_user_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^strobe_user_r\(0),
      Q => \strobe_user_rr__0\(0),
      R => '0'
    );
\strobe_user_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^strobe_user_r\(1),
      Q => strobe_user_rr(1),
      R => '0'
    );
\strobe_user_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^strobe_user_r\(2),
      Q => strobe_user_rr(2),
      R => '0'
    );
\strobe_user_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^strobe_user_r\(3),
      Q => strobe_user_rr(3),
      R => '0'
    );
\txcharisk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^scram_k_out_rr\(0),
      I1 => \txcharisk[0]_i_2_n_0\,
      I2 => replace_octet_slsa(0),
      I3 => replace_octet_slsf(0),
      I4 => \replace_octet_lsf_reg_n_0_[0]\,
      I5 => replace_octet_snls(0),
      O => \txcharisk[0]_i_1_n_0\
    );
\txcharisk[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \replace_octet_lsa_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txcharisk[0]_i_2_n_0\
    );
\txcharisk[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^scram_k_out_rr\(1),
      I1 => \txcharisk[1]_i_2_n_0\,
      I2 => replace_octet_slsa(1),
      I3 => replace_octet_slsf(1),
      I4 => p_18_in,
      I5 => replace_octet_snls(1),
      O => \txcharisk[1]_i_1_n_0\
    );
\txcharisk[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_9_in,
      I1 => p_8_in,
      O => \txcharisk[1]_i_2_n_0\
    );
\txcharisk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^scram_k_out_rr\(2),
      I1 => \txcharisk[2]_i_2_n_0\,
      I2 => replace_octet_slsa(2),
      I3 => replace_octet_slsf(2),
      I4 => p_19_in,
      I5 => replace_octet_snls(2),
      O => \txcharisk[2]_i_1_n_0\
    );
\txcharisk[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      O => \txcharisk[2]_i_2_n_0\
    );
\txcharisk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^scram_k_out_rr\(3),
      I1 => \txcharisk[3]_i_2_n_0\,
      I2 => replace_octet_slsa(3),
      I3 => replace_octet_slsf(3),
      I4 => p_20_in,
      I5 => replace_octet_snls(3),
      O => \txcharisk[3]_i_1_n_0\
    );
\txcharisk[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_16_in,
      I1 => p_15_in,
      O => \txcharisk[3]_i_2_n_0\
    );
\txcharisk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[0]_i_1_n_0\,
      Q => \txcharisk_reg[3]_0\(0),
      R => \txdata[30]_i_1_n_0\
    );
\txcharisk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[1]_i_1_n_0\,
      Q => \txcharisk_reg[3]_0\(1),
      R => \txdata[30]_i_1_n_0\
    );
\txcharisk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[2]_i_1_n_0\,
      Q => \txcharisk_reg[3]_0\(2),
      R => \txdata[30]_i_1_n_0\
    );
\txcharisk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[3]_i_1_n_0\,
      Q => \txcharisk_reg[3]_0\(3),
      R => \txdata[30]_i_1_n_0\
    );
\txdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(10),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[10]_i_1_n_0\
    );
\txdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(11),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[11]_i_1_n_0\
    );
\txdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(12),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[12]_i_1_n_0\
    );
\txdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(13),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[13]_i_1_n_0\
    );
\txdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(14),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[14]_i_1_n_0\
    );
\txdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_18_in,
      I1 => p_8_in,
      I2 => scram_data_out_rr(15),
      I3 => p_9_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[15]_i_1_n_0\
    );
\txdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_14_in,
      I3 => p_19_in,
      I4 => p_13_in,
      O => \txdata[17]_i_1_n_0\
    );
\txdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(18),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[18]_i_1_n_0\
    );
\txdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(19),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[19]_i_1_n_0\
    );
\txdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => \replace_octet_lsa_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      I4 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txdata[1]_i_1_n_0\
    );
\txdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(20),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[20]_i_1_n_0\
    );
\txdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(21),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[21]_i_1_n_0\
    );
\txdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(22),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[22]_i_1_n_0\
    );
\txdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_19_in,
      I1 => p_13_in,
      I2 => scram_data_out_rr(23),
      I3 => p_14_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[23]_i_1_n_0\
    );
\txdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_16_in,
      I3 => p_20_in,
      I4 => p_15_in,
      O => \txdata[25]_i_1_n_0\
    );
\txdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(26),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[26]_i_1_n_0\
    );
\txdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(27),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[27]_i_1_n_0\
    );
\txdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(28),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[28]_i_1_n_0\
    );
\txdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(29),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[29]_i_1_n_0\
    );
\txdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(2),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[2]_i_1_n_0\
    );
\txdata[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      O => \txdata[30]_i_1_n_0\
    );
\txdata[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(30),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[30]_i_2_n_0\
    );
\txdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_20_in,
      I1 => p_15_in,
      I2 => scram_data_out_rr(31),
      I3 => p_16_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[31]_i_1_n_0\
    );
\txdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(3),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[3]_i_1_n_0\
    );
\txdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(4),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[4]_i_1_n_0\
    );
\txdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(5),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[5]_i_1_n_0\
    );
\txdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(6),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[6]_i_1_n_0\
    );
\txdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => \replace_octet_lsf_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      I2 => scram_data_out_rr(7),
      I3 => \replace_octet_lsa_reg_n_0_[0]\,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[7]_i_1_n_0\
    );
\txdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_9_in,
      I3 => p_18_in,
      I4 => p_8_in,
      O => \txdata[9]_i_1_n_0\
    );
\txdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(0),
      Q => \txdata_reg[31]_0\(0),
      R => \txdata[1]_i_1_n_0\
    );
\txdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[10]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(10),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[11]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(11),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[12]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(12),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[13]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(13),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[14]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(14),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[15]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(15),
      R => '0'
    );
\txdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(16),
      Q => \txdata_reg[31]_0\(16),
      R => \txdata[17]_i_1_n_0\
    );
\txdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(17),
      Q => \txdata_reg[31]_0\(17),
      R => \txdata[17]_i_1_n_0\
    );
\txdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[18]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(18),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[19]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(19),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(1),
      Q => \txdata_reg[31]_0\(1),
      R => \txdata[1]_i_1_n_0\
    );
\txdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[20]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(20),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[21]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(21),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[22]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(22),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[23]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(23),
      R => '0'
    );
\txdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(24),
      Q => \txdata_reg[31]_0\(24),
      R => \txdata[25]_i_1_n_0\
    );
\txdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(25),
      Q => \txdata_reg[31]_0\(25),
      R => \txdata[25]_i_1_n_0\
    );
\txdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[26]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(26),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[27]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(27),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[28]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(28),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[29]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(29),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[2]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(2),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[30]_i_2_n_0\,
      Q => \txdata_reg[31]_0\(30),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[31]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(31),
      R => '0'
    );
\txdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[3]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(3),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[4]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(4),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[5]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(5),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[6]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(6),
      R => \txdata[30]_i_1_n_0\
    );
\txdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[7]_i_1_n_0\,
      Q => \txdata_reg[31]_0\(7),
      R => '0'
    );
\txdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(8),
      Q => \txdata_reg[31]_0\(8),
      R => \txdata[9]_i_1_n_0\
    );
\txdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(9),
      Q => \txdata_reg[31]_0\(9),
      R => \txdata[9]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \link_cfg_data_r_reg[13]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[3]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[4]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[1]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[2]\ : out STD_LOGIC;
    \link_cfg_data_r_reg[21]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[3]_0\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[4]_0\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[1]_0\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[2]_0\ : out STD_LOGIC;
    \link_cfg_data_r_reg[29]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[3]_1\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[4]_1\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[1]_1\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[2]_1\ : out STD_LOGIC;
    \link_cfg_data_r_reg[5]\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[3]_2\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[4]_2\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[1]_2\ : out STD_LOGIC;
    \tx_cfg_lid1_reg[2]_2\ : out STD_LOGIC;
    \txcharisk_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    rst : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in1_in__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]23_out\ : in STD_LOGIC;
    tx_cfg_lid1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data[23]_i_2\ : in STD_LOGIC;
    \init_seq_data[21]_i_2\ : in STD_LOGIC;
    \link_cfg_lane[3]26_out\ : in STD_LOGIC;
    \init_seq_data[20]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[19]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__0_0\ : in STD_LOGIC;
    \init_seq_data[31]_i_2\ : in STD_LOGIC;
    \init_seq_data[29]_i_2\ : in STD_LOGIC;
    \link_cfg_lane[3]29_out\ : in STD_LOGIC;
    \init_seq_data[28]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[27]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__0_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]2\ : in STD_LOGIC;
    strobe_user_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_multiframe_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_seq_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    scram_k_out_rr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    support_lane_sync_i : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    \replace_octet_slsa_reg[0]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[3]_0\ : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    \replace_octet_slsf_reg[2]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_0 : entity is "jesd204_v7_2_6_tx_lane_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_0 is
  signal \end_of_frame_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[9]\ : STD_LOGIC;
  signal last_octet_of_frame_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \last_octet_of_frame_r[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[7]_i_2__0_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_120_in : STD_LOGIC;
  signal last_octet_was_replaced_1316_out : STD_LOGIC;
  signal last_octet_was_replaced_224_in : STD_LOGIC;
  signal last_octet_was_replaced_23 : STD_LOGIC;
  signal last_octet_was_replaced_2319_out : STD_LOGIC;
  signal last_octet_was_replaced_328_in : STD_LOGIC;
  signal last_octet_was_replaced_ls_r : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_10__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_11__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_12__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_13__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_14__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_15__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_1__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_3__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_4__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_5__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_6__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_7__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_8__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_9__0_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_10__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_11__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_12__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_13__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_14__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_15__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_1__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_2__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_3__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_4__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_5__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_6__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_7__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_8__0_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_9__0_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_23_in24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_32_in33_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_39_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_47_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal p_50_in : STD_LOGIC;
  signal p_52_in : STD_LOGIC;
  signal p_53_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_55_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_58_in : STD_LOGIC;
  signal p_59_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_63_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in11_in : STD_LOGIC;
  signal \replace_octet_lsa[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \replace_octet_lsa[2]_i_1__0_n_0\ : STD_LOGIC;
  signal replace_octet_lsa_i0 : STD_LOGIC;
  signal \replace_octet_lsa_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_lsf[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_3__0_n_0\ : STD_LOGIC;
  signal replace_octet_lsf_i0 : STD_LOGIC;
  signal \replace_octet_lsf_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_3_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_13__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_9__0_n_0\ : STD_LOGIC;
  signal replace_octet_nls_i0 : STD_LOGIC;
  signal \replace_octet_nls_reg_n_0_[0]\ : STD_LOGIC;
  signal replace_octet_slsa : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \replace_octet_slsa[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[3]_i_2__0_n_0\ : STD_LOGIC;
  signal replace_octet_slsa_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal scram_data_out0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scram_data_out_24 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \scram_data_out_r[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[7]\ : STD_LOGIC;
  signal scram_data_out_rr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal strobe_user_rr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_user_rr__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tx_cfg_lid1_reg[1]\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[1]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[1]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[1]_2\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[3]\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[3]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[3]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid1_reg[3]_2\ : STD_LOGIC;
  signal \txcharisk[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \txcharisk[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \txdata[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \txdata[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \txdata[9]_i_1__0_n_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \end_of_frame_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_3__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \init_seq_data[15]_i_3__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_3__2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_3__2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_3__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \init_seq_data[31]_i_3__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \init_seq_data[5]_i_3__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_3__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_2__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_2__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_2__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[4]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[5]_i_2__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[6]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[7]_i_2__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_10__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_11__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_4__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_5__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_6__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_9__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_11__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_12__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_13__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_14__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_15__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_6__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_9__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \replace_octet_lsa[2]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_2__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_3__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \replace_octet_lsf[3]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_2__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_10__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_11__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_12__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_13__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_4__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_7__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_9__0\ : label is "soft_lutpair58";
  attribute equivalent_register_removal of \strobe_user_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM of \txcharisk[0]_i_2__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \txcharisk[1]_i_2__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \txcharisk[2]_i_2__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \txcharisk[3]_i_2__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \txdata[10]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \txdata[11]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \txdata[12]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \txdata[13]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \txdata[14]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \txdata[18]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \txdata[19]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \txdata[20]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \txdata[21]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \txdata[22]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \txdata[26]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \txdata[27]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \txdata[28]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \txdata[29]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \txdata[2]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \txdata[30]_i_2__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \txdata[3]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \txdata[4]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \txdata[5]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \txdata[6]_i_1__0\ : label is "soft_lutpair68";
begin
  \tx_cfg_lid1_reg[1]\ <= \^tx_cfg_lid1_reg[1]\;
  \tx_cfg_lid1_reg[1]_0\ <= \^tx_cfg_lid1_reg[1]_0\;
  \tx_cfg_lid1_reg[1]_1\ <= \^tx_cfg_lid1_reg[1]_1\;
  \tx_cfg_lid1_reg[1]_2\ <= \^tx_cfg_lid1_reg[1]_2\;
  \tx_cfg_lid1_reg[3]\ <= \^tx_cfg_lid1_reg[3]\;
  \tx_cfg_lid1_reg[3]_0\ <= \^tx_cfg_lid1_reg[3]_0\;
  \tx_cfg_lid1_reg[3]_1\ <= \^tx_cfg_lid1_reg[3]_1\;
  \tx_cfg_lid1_reg[3]_2\ <= \^tx_cfg_lid1_reg[3]_2\;
\end_of_frame_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(0),
      Q => \end_of_frame_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_frame_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(1),
      Q => p_6_in,
      R => '0'
    );
\end_of_frame_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(2),
      Q => p_9_in11_in,
      R => '0'
    );
\end_of_frame_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(3),
      Q => p_1_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(0),
      Q => \end_of_multiframe_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_multiframe_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(1),
      Q => p_0_in6_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(2),
      Q => p_0_in10_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(3),
      Q => \end_of_multiframe_rr_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data[10]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid1(1),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(1),
      I3 => \p_0_in1_in__0\(0),
      I4 => tx_cfg_lid1(0),
      O => \^tx_cfg_lid1_reg[1]\
    );
\init_seq_data[11]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(2),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(2),
      I3 => \^tx_cfg_lid1_reg[1]\,
      O => \tx_cfg_lid1_reg[2]\
    );
\init_seq_data[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid1(3),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(3),
      I3 => \^tx_cfg_lid1_reg[1]\,
      I4 => \p_0_in1_in__0\(2),
      I5 => tx_cfg_lid1(2),
      O => \^tx_cfg_lid1_reg[3]\
    );
\init_seq_data[13]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(4),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \^tx_cfg_lid1_reg[3]\,
      O => \tx_cfg_lid1_reg[4]\
    );
\init_seq_data[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \p_0_in1_in__0\(5),
      I1 => \^tx_cfg_lid1_reg[3]\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid1(4),
      O => \link_cfg_data_r_reg[13]\
    );
\init_seq_data[18]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid1(1),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[18]_i_2__0\,
      I3 => \init_seq_data[18]_i_2__0_0\,
      I4 => tx_cfg_lid1(0),
      O => \^tx_cfg_lid1_reg[1]_0\
    );
\init_seq_data[19]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(2),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[19]_i_2__0\,
      I3 => \^tx_cfg_lid1_reg[1]_0\,
      O => \tx_cfg_lid1_reg[2]_0\
    );
\init_seq_data[20]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid1(3),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[20]_i_2__0\,
      I3 => \^tx_cfg_lid1_reg[1]_0\,
      I4 => \init_seq_data[19]_i_2__0\,
      I5 => tx_cfg_lid1(2),
      O => \^tx_cfg_lid1_reg[3]_0\
    );
\init_seq_data[21]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(4),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[21]_i_2\,
      I3 => \^tx_cfg_lid1_reg[3]_0\,
      O => \tx_cfg_lid1_reg[4]_0\
    );
\init_seq_data[23]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[23]_i_2\,
      I1 => \^tx_cfg_lid1_reg[3]_0\,
      I2 => \init_seq_data[21]_i_2\,
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid1(4),
      O => \link_cfg_data_r_reg[21]\
    );
\init_seq_data[26]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid1(1),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[26]_i_2__0\,
      I3 => \init_seq_data[26]_i_2__0_0\,
      I4 => tx_cfg_lid1(0),
      O => \^tx_cfg_lid1_reg[1]_1\
    );
\init_seq_data[27]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(2),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[27]_i_2__0\,
      I3 => \^tx_cfg_lid1_reg[1]_1\,
      O => \tx_cfg_lid1_reg[2]_1\
    );
\init_seq_data[28]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid1(3),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[28]_i_2__0\,
      I3 => \^tx_cfg_lid1_reg[1]_1\,
      I4 => \init_seq_data[27]_i_2__0\,
      I5 => tx_cfg_lid1(2),
      O => \^tx_cfg_lid1_reg[3]_1\
    );
\init_seq_data[29]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(4),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[29]_i_2\,
      I3 => \^tx_cfg_lid1_reg[3]_1\,
      O => \tx_cfg_lid1_reg[4]_1\
    );
\init_seq_data[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid1(1),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => tx_cfg_lid1(0),
      O => \^tx_cfg_lid1_reg[1]_2\
    );
\init_seq_data[31]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[31]_i_2\,
      I1 => \^tx_cfg_lid1_reg[3]_1\,
      I2 => \init_seq_data[29]_i_2\,
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid1(4),
      O => \link_cfg_data_r_reg[29]\
    );
\init_seq_data[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(2),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(2),
      I3 => \^tx_cfg_lid1_reg[1]_2\,
      O => \tx_cfg_lid1_reg[2]_2\
    );
\init_seq_data[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid1(3),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(3),
      I3 => \^tx_cfg_lid1_reg[1]_2\,
      I4 => Q(2),
      I5 => tx_cfg_lid1(2),
      O => \^tx_cfg_lid1_reg[3]_2\
    );
\init_seq_data[5]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid1(4),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(4),
      I3 => \^tx_cfg_lid1_reg[3]_2\,
      O => \tx_cfg_lid1_reg[4]_2\
    );
\init_seq_data[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => Q(5),
      I1 => \^tx_cfg_lid1_reg[3]_2\,
      I2 => Q(4),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid1(4),
      O => \link_cfg_data_r_reg[5]\
    );
\init_seq_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(0),
      Q => \init_seq_data_reg_n_0_[0]\,
      R => '0'
    );
\init_seq_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(10),
      Q => p_23_in,
      R => '0'
    );
\init_seq_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(11),
      Q => p_25_in,
      R => '0'
    );
\init_seq_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(12),
      Q => p_27_in,
      R => '0'
    );
\init_seq_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(13),
      Q => p_29_in,
      R => '0'
    );
\init_seq_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(14),
      Q => p_31_in,
      R => '0'
    );
\init_seq_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(15),
      Q => p_32_in,
      R => '0'
    );
\init_seq_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(16),
      Q => p_34_in,
      R => '0'
    );
\init_seq_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(17),
      Q => p_36_in,
      R => '0'
    );
\init_seq_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(18),
      Q => p_38_in,
      R => '0'
    );
\init_seq_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(19),
      Q => \init_seq_data_reg_n_0_[19]\,
      R => '0'
    );
\init_seq_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(1),
      Q => \init_seq_data_reg_n_0_[1]\,
      R => '0'
    );
\init_seq_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(20),
      Q => \init_seq_data_reg_n_0_[20]\,
      R => '0'
    );
\init_seq_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(21),
      Q => \init_seq_data_reg_n_0_[21]\,
      R => '0'
    );
\init_seq_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(22),
      Q => p_46_in,
      R => '0'
    );
\init_seq_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(23),
      Q => p_48_in,
      R => '0'
    );
\init_seq_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(24),
      Q => p_50_in,
      R => '0'
    );
\init_seq_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(25),
      Q => p_52_in,
      R => '0'
    );
\init_seq_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(26),
      Q => p_54_in,
      R => '0'
    );
\init_seq_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(27),
      Q => p_56_in,
      R => '0'
    );
\init_seq_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(28),
      Q => p_58_in,
      R => '0'
    );
\init_seq_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(29),
      Q => p_60_in,
      R => '0'
    );
\init_seq_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(2),
      Q => \init_seq_data_reg_n_0_[2]\,
      R => '0'
    );
\init_seq_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(30),
      Q => p_62_in,
      R => '0'
    );
\init_seq_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(31),
      Q => p_32_in33_in,
      R => '0'
    );
\init_seq_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(3),
      Q => \init_seq_data_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(4),
      Q => \init_seq_data_reg_n_0_[4]\,
      R => '0'
    );
\init_seq_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(5),
      Q => p_12_in,
      R => '0'
    );
\init_seq_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(6),
      Q => \init_seq_data_reg_n_0_[6]\,
      R => '0'
    );
\init_seq_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(7),
      Q => \init_seq_data_reg_n_0_[7]\,
      R => '0'
    );
\init_seq_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(8),
      Q => \init_seq_data_reg_n_0_[8]\,
      R => '0'
    );
\init_seq_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(9),
      Q => \init_seq_data_reg_n_0_[9]\,
      R => '0'
    );
\last_octet_of_frame_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(0),
      I1 => p_1_in,
      I2 => p_0_in2_in(0),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[0]_i_2__0_n_0\,
      O => \p_0_in__0\(0)
    );
\last_octet_of_frame_r[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[0]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(0),
      O => \last_octet_of_frame_r[0]_i_2__0_n_0\
    );
\last_octet_of_frame_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_1_in,
      I2 => p_0_in2_in(1),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[1]_i_2__0_n_0\,
      O => \p_0_in__0\(1)
    );
\last_octet_of_frame_r[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(1),
      O => \last_octet_of_frame_r[1]_i_2__0_n_0\
    );
\last_octet_of_frame_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_1_in,
      I2 => p_0_in2_in(2),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[2]_i_2__0_n_0\,
      O => \p_0_in__0\(2)
    );
\last_octet_of_frame_r[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(2),
      O => \last_octet_of_frame_r[2]_i_2__0_n_0\
    );
\last_octet_of_frame_r[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_1_in,
      I2 => p_0_in2_in(3),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[3]_i_2__0_n_0\,
      O => \p_0_in__0\(3)
    );
\last_octet_of_frame_r[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[3]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(3),
      O => \last_octet_of_frame_r[3]_i_2__0_n_0\
    );
\last_octet_of_frame_r[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_1_in,
      I2 => p_0_in2_in(4),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[4]_i_2__0_n_0\,
      O => \p_0_in__0\(4)
    );
\last_octet_of_frame_r[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(4),
      O => \last_octet_of_frame_r[4]_i_2__0_n_0\
    );
\last_octet_of_frame_r[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_1_in,
      I2 => p_0_in2_in(5),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[5]_i_2__0_n_0\,
      O => \p_0_in__0\(5)
    );
\last_octet_of_frame_r[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[5]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(5),
      O => \last_octet_of_frame_r[5]_i_2__0_n_0\
    );
\last_octet_of_frame_r[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_1_in,
      I2 => p_0_in2_in(6),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[6]_i_2__0_n_0\,
      O => \p_0_in__0\(6)
    );
\last_octet_of_frame_r[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[6]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(6),
      O => \last_octet_of_frame_r[6]_i_2__0_n_0\
    );
\last_octet_of_frame_r[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_1_in,
      I2 => p_0_in2_in(7),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[7]_i_2__0_n_0\,
      O => \p_0_in__0\(7)
    );
\last_octet_of_frame_r[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(7),
      O => \last_octet_of_frame_r[7]_i_2__0_n_0\
    );
\last_octet_of_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => last_octet_of_frame_r(0),
      R => rst
    );
\last_octet_of_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => last_octet_of_frame_r(1),
      R => rst
    );
\last_octet_of_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => last_octet_of_frame_r(2),
      R => rst
    );
\last_octet_of_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => last_octet_of_frame_r(3),
      R => rst
    );
\last_octet_of_frame_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => last_octet_of_frame_r(4),
      R => rst
    );
\last_octet_of_frame_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => last_octet_of_frame_r(5),
      R => rst
    );
\last_octet_of_frame_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => last_octet_of_frame_r(6),
      R => rst
    );
\last_octet_of_frame_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => last_octet_of_frame_r(7),
      R => rst
    );
\last_octet_was_replaced_ls_r_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE0000"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_was_replaced_ls_r,
      I3 => last_octet_was_replaced_nls_r_reg_n_0,
      I4 => \replace_octet_lsf[0]_i_2__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_10__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F3F7"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync_i,
      I2 => \replace_octet_nls[1]_i_3__0_n_0\,
      I3 => p_6_in,
      I4 => \replace_octet_nls[1]_i_2__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_11__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => p_7_in,
      I1 => \last_octet_of_frame_r[7]_i_2__0_n_0\,
      I2 => p_0_in2_in(7),
      I3 => \last_octet_was_replaced_ls_r_i_13__0_n_0\,
      I4 => \last_octet_was_replaced_ls_r_i_14__0_n_0\,
      I5 => \last_octet_was_replaced_ls_r_i_15__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_12__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => last_octet_of_frame_r(6),
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => p_6_in,
      I5 => p_0_in(6),
      O => \last_octet_was_replaced_ls_r_i_13__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[3]_i_2__0_n_0\,
      I1 => p_0_in2_in(3),
      I2 => p_0_in2_in(5),
      I3 => \last_octet_of_frame_r[5]_i_2__0_n_0\,
      I4 => p_0_in2_in(4),
      I5 => \last_octet_of_frame_r[4]_i_2__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_14__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[0]_i_2__0_n_0\,
      I1 => p_0_in2_in(0),
      I2 => p_0_in2_in(1),
      I3 => \last_octet_of_frame_r[1]_i_2__0_n_0\,
      I4 => p_0_in2_in(2),
      I5 => \last_octet_of_frame_r[2]_i_2__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_15__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => strobe_user_rr(2),
      I1 => strobe_user_rr(1),
      I2 => \strobe_user_rr__0\(0),
      I3 => strobe_user_rr(3),
      O => \last_octet_was_replaced_ls_r_i_1__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => \last_octet_was_replaced_ls_r_i_4__0_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_5__0_n_0\,
      O => last_octet_was_replaced_nls_r
    );
\last_octet_was_replaced_ls_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DDFFF0FFDD"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_6__0_n_0\,
      I1 => \last_octet_was_replaced_ls_r_i_7__0_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__0_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_9__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_3__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => p_6_in,
      O => \last_octet_was_replaced_ls_r_i_4__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_9_in11_in,
      O => \last_octet_was_replaced_ls_r_i_5__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_2__0_n_0\,
      I1 => p_9_in11_in,
      I2 => p_0_in10_in,
      I3 => \replace_octet_lsf[2]_i_3__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_6__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011111111"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => \last_octet_was_replaced_ls_r_i_10__0_n_0\,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => \last_octet_was_replaced_ls_r_i_11__0_n_0\,
      O => \last_octet_was_replaced_ls_r_i_7__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FD0000B9B90000"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__0_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__0_n_0\,
      I3 => support_lane_sync_i,
      I4 => strobe_user_rr(3),
      I5 => p_0_in10_in,
      O => \last_octet_was_replaced_ls_r_i_8__0_n_0\
    );
\last_octet_was_replaced_ls_r_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__0_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      O => \last_octet_was_replaced_ls_r_i_9__0_n_0\
    );
last_octet_was_replaced_ls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_ls_r_i_3__0_n_0\,
      Q => last_octet_was_replaced_ls_r,
      S => \last_octet_was_replaced_ls_r_i_1__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_13__0_n_0\,
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(1),
      I3 => \last_octet_was_replaced_nls_r_i_14__0_n_0\,
      I4 => p_0_in4_in(2),
      I5 => \last_octet_was_replaced_nls_r_i_15__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_10__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[6]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_11__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[4]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_12__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[0]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_13__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[1]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_14__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[2]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_15__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10FF10101010"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__0_n_0\,
      I1 => \last_octet_was_replaced_nls_r_i_3__0_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__0_n_0\,
      I3 => \last_octet_was_replaced_nls_r_i_4__0_n_0\,
      I4 => \last_octet_was_replaced_nls_r_i_5__0_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_6__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_1__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_10_in,
      I1 => \last_octet_was_replaced_nls_r_i_7__0_n_0\,
      I2 => \last_octet_was_replaced_nls_r_i_8__0_n_0\,
      I3 => p_0_in4_in(3),
      I4 => \last_octet_was_replaced_nls_r_i_9__0_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_10__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_2__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_3__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__0_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__0_n_0\,
      I3 => support_lane_sync,
      I4 => test_modes(0),
      I5 => test_modes(1),
      O => \last_octet_was_replaced_nls_r_i_4__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100000010"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => last_octet_was_replaced_120_in,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => last_octet_was_replaced_224_in,
      O => \last_octet_was_replaced_nls_r_i_5__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_6__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[7]_i_2__0_n_0\,
      I3 => p_0_in4_in(7),
      I4 => \last_octet_was_replaced_nls_r_i_11__0_n_0\,
      I5 => p_0_in4_in(6),
      O => \last_octet_was_replaced_nls_r_i_7__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[5]_i_2__0_n_0\,
      I3 => p_0_in4_in(5),
      I4 => \last_octet_was_replaced_nls_r_i_12__0_n_0\,
      I5 => p_0_in4_in(4),
      O => \last_octet_was_replaced_nls_r_i_8__0_n_0\
    );
\last_octet_was_replaced_nls_r_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[3]_i_2__0_n_0\,
      O => \last_octet_was_replaced_nls_r_i_9__0_n_0\
    );
last_octet_was_replaced_nls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_nls_r_i_1__0_n_0\,
      Q => last_octet_was_replaced_nls_r_reg_n_0,
      S => \last_octet_was_replaced_ls_r_i_1__0_n_0\
    );
\replace_octet_lsa[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45440000"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__0_n_0\,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_lsa[0]_i_1__0_n_0\
    );
\replace_octet_lsa[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \replace_octet_nls[1]_i_3__0_n_0\,
      O => last_octet_was_replaced_23
    );
\replace_octet_lsa[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_3__0_n_0\,
      I1 => p_0_in10_in,
      O => \replace_octet_lsa[2]_i_1__0_n_0\
    );
\replace_octet_lsa[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => \last_octet_was_replaced_ls_r_i_9__0_n_0\,
      O => replace_octet_lsa_i0
    );
\replace_octet_lsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[0]_i_1__0_n_0\,
      Q => \replace_octet_lsa_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_23,
      Q => p_9_in,
      R => '0'
    );
\replace_octet_lsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[2]_i_1__0_n_0\,
      Q => p_14_in,
      R => '0'
    );
\replace_octet_lsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsa_i0,
      Q => p_16_in,
      R => '0'
    );
\replace_octet_lsf[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \replace_octet_lsf[0]_i_2__0_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => last_octet_was_replaced_1316_out
    );
\replace_octet_lsf[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => support_lane_sync_i,
      I1 => \replace_octet_nls[0]_i_5__0_n_0\,
      I2 => \replace_octet_nls[0]_i_4__0_n_0\,
      I3 => \replace_octet_nls[0]_i_3_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      O => \replace_octet_lsf[0]_i_2__0_n_0\
    );
\replace_octet_lsf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \replace_octet_lsf[1]_i_2__0_n_0\,
      I1 => p_0_in6_in,
      O => last_octet_was_replaced_2319_out
    );
\replace_octet_lsf[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000400"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__0_n_0\,
      I1 => p_6_in,
      I2 => \replace_octet_nls[1]_i_3__0_n_0\,
      I3 => test_modes(1),
      I4 => test_modes(0),
      I5 => support_lane_sync,
      O => \replace_octet_lsf[1]_i_2__0_n_0\
    );
\replace_octet_lsf[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__0_n_0\,
      I2 => \replace_octet_lsf[2]_i_3__0_n_0\,
      I3 => p_0_in10_in,
      O => \replace_octet_lsf[2]_i_1__0_n_0\
    );
\replace_octet_lsf[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5054FFFF3344FFFF"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_3__0_n_0\,
      I1 => p_6_in,
      I2 => support_lane_sync_i,
      I3 => \replace_octet_nls[1]_i_2__0_n_0\,
      I4 => strobe_user_rr(2),
      I5 => p_0_in6_in,
      O => \replace_octet_lsf[2]_i_2__0_n_0\
    );
\replace_octet_lsf[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \last_octet_was_replaced_ls_r_i_12__0_n_0\,
      O => \replace_octet_lsf[2]_i_3__0_n_0\
    );
\replace_octet_lsf[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__0_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \last_octet_was_replaced_ls_r_i_9__0_n_0\,
      O => replace_octet_lsf_i0
    );
\replace_octet_lsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_1316_out,
      Q => \replace_octet_lsf_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_2319_out,
      Q => p_18_in,
      R => '0'
    );
\replace_octet_lsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsf[2]_i_1__0_n_0\,
      Q => p_19_in,
      R => '0'
    );
\replace_octet_lsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsf_i0,
      Q => p_20_in,
      R => '0'
    );
\replace_octet_nls[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__0_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      O => last_octet_was_replaced_120_in
    );
\replace_octet_nls[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \replace_octet_slsa_reg[0]_0\,
      I1 => \replace_octet_nls[0]_i_3_n_0\,
      I2 => \replace_octet_nls[0]_i_4__0_n_0\,
      I3 => \replace_octet_nls[0]_i_5__0_n_0\,
      O => \replace_octet_nls[0]_i_2__0_n_0\
    );
\replace_octet_nls[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(6),
      I1 => \scram_data_out_r_reg_n_0_[6]\,
      I2 => last_octet_of_frame_r(7),
      I3 => \scram_data_out_r_reg_n_0_[7]\,
      O => \replace_octet_nls[0]_i_3_n_0\
    );
\replace_octet_nls[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(3),
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => last_octet_of_frame_r(4),
      I4 => \scram_data_out_r_reg_n_0_[5]\,
      I5 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[0]_i_4__0_n_0\
    );
\replace_octet_nls[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(0),
      I1 => \scram_data_out_r_reg_n_0_[0]\,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => last_octet_of_frame_r(1),
      I4 => \scram_data_out_r_reg_n_0_[2]\,
      I5 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[0]_i_5__0_n_0\
    );
\replace_octet_nls[1]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[1]_i_10__0_n_0\
    );
\replace_octet_nls[1]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(0),
      O => \replace_octet_nls[1]_i_11__0_n_0\
    );
\replace_octet_nls[1]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[2]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[1]_i_12__0_n_0\
    );
\replace_octet_nls[1]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[1]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(1),
      O => \replace_octet_nls[1]_i_13__0_n_0\
    );
\replace_octet_nls[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000510000"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__0_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_6_in,
      I5 => \replace_octet_nls[1]_i_3__0_n_0\,
      O => last_octet_was_replaced_224_in
    );
\replace_octet_nls[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777575557F557F5"
    )
        port map (
      I0 => strobe_user_rr(1),
      I1 => \replace_octet_nls[0]_i_2__0_n_0\,
      I2 => \replace_octet_nls[1]_i_4__0_n_0\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_nls[1]_i_2__0_n_0\
    );
\replace_octet_nls[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_4_in,
      I1 => \replace_octet_nls[1]_i_5__0_n_0\,
      I2 => \replace_octet_nls[1]_i_6__0_n_0\,
      I3 => p_0_in(3),
      I4 => \replace_octet_nls[1]_i_7__0_n_0\,
      I5 => \replace_octet_nls[1]_i_8__0_n_0\,
      O => \replace_octet_nls[1]_i_3__0_n_0\
    );
\replace_octet_nls[1]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      O => \replace_octet_nls[1]_i_4__0_n_0\
    );
\replace_octet_nls[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[6]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(6),
      I3 => p_0_in(6),
      I4 => \replace_octet_nls[1]_i_9__0_n_0\,
      I5 => p_0_in(7),
      O => \replace_octet_nls[1]_i_5__0_n_0\
    );
\replace_octet_nls[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(4),
      I3 => p_0_in(4),
      I4 => \replace_octet_nls[1]_i_10__0_n_0\,
      I5 => p_0_in(5),
      O => \replace_octet_nls[1]_i_6__0_n_0\
    );
\replace_octet_nls[1]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[3]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(3),
      O => \replace_octet_nls[1]_i_7__0_n_0\
    );
\replace_octet_nls[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_11__0_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => \replace_octet_nls[1]_i_12__0_n_0\,
      I4 => p_0_in(1),
      I5 => \replace_octet_nls[1]_i_13__0_n_0\,
      O => \replace_octet_nls[1]_i_8__0_n_0\
    );
\replace_octet_nls[1]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[7]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(7),
      O => \replace_octet_nls[1]_i_9__0_n_0\
    );
\replace_octet_nls[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_4__0_n_0\,
      O => last_octet_was_replaced_328_in
    );
\replace_octet_nls[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A20000"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__0_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_nls_r_i_2__0_n_0\,
      O => replace_octet_nls_i0
    );
\replace_octet_nls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_120_in,
      Q => \replace_octet_nls_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_nls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_224_in,
      Q => p_8_in,
      R => '0'
    );
\replace_octet_nls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_328_in,
      Q => p_13_in,
      R => '0'
    );
\replace_octet_nls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_nls_i0,
      Q => p_15_in,
      R => '0'
    );
\replace_octet_slsa[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[0]_i_2__0_n_0\,
      I1 => \scram_data_out_r_reg_n_0_[4]\,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \replace_octet_slsa_reg[0]_0\,
      O => replace_octet_slsa_i(0)
    );
\replace_octet_slsa[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => \scram_data_out_r_reg_n_0_[1]\,
      I5 => \scram_data_out_r_reg_n_0_[0]\,
      O => \replace_octet_slsa[0]_i_2__0_n_0\
    );
\replace_octet_slsa[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__0_n_0\,
      I1 => p_0_in(7),
      I2 => p_0_in6_in,
      I3 => support_lane_sync_i,
      I4 => p_4_in,
      O => replace_octet_slsa_i(1)
    );
\replace_octet_slsa[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => \replace_octet_slsa[1]_i_3__0_n_0\,
      O => \replace_octet_slsa[1]_i_2__0_n_0\
    );
\replace_octet_slsa[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(2),
      O => \replace_octet_slsa[1]_i_3__0_n_0\
    );
\replace_octet_slsa[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[2]_i_2__0_n_0\,
      I1 => p_0_in2_in(7),
      I2 => p_0_in2_in(6),
      I3 => p_0_in10_in,
      I4 => support_lane_sync_i,
      I5 => p_7_in,
      O => replace_octet_slsa_i(2)
    );
\replace_octet_slsa[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => p_0_in2_in(0),
      I3 => p_0_in2_in(1),
      I4 => p_0_in2_in(2),
      I5 => p_0_in2_in(3),
      O => \replace_octet_slsa[2]_i_2__0_n_0\
    );
\replace_octet_slsa[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__0_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_0_in4_in(7),
      I3 => p_0_in4_in(6),
      I4 => support_lane_sync_i,
      I5 => p_10_in,
      O => replace_octet_slsa_i(3)
    );
\replace_octet_slsa[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(2),
      I3 => p_0_in4_in(3),
      I4 => p_0_in4_in(5),
      I5 => p_0_in4_in(4),
      O => \replace_octet_slsa[3]_i_2__0_n_0\
    );
\replace_octet_slsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(0),
      Q => replace_octet_slsa(0),
      R => '0'
    );
\replace_octet_slsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(1),
      Q => replace_octet_slsa(1),
      R => '0'
    );
\replace_octet_slsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(2),
      Q => replace_octet_slsa(2),
      R => '0'
    );
\replace_octet_slsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(3),
      Q => replace_octet_slsa(3),
      R => '0'
    );
\replace_octet_slsf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__0_n_0\,
      I4 => \replace_octet_slsf_reg[0]_0\,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => replace_octet_slsf_i(0)
    );
\replace_octet_slsf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__0_n_0\,
      I1 => p_0_in6_in,
      I2 => p_4_in,
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      I5 => p_0_in(7),
      O => replace_octet_slsf_i(1)
    );
\replace_octet_slsf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__0_n_0\,
      I4 => \replace_octet_slsf_reg[2]_0\,
      I5 => p_0_in10_in,
      O => replace_octet_slsf_i(2)
    );
\replace_octet_slsf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__0_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => \replace_octet_slsf_reg[3]_0\,
      I4 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I5 => p_1_in,
      O => replace_octet_slsf_i(3)
    );
\replace_octet_slsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(0),
      Q => replace_octet_slsf(0),
      R => '0'
    );
\replace_octet_slsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(1),
      Q => replace_octet_slsf(1),
      R => '0'
    );
\replace_octet_slsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(2),
      Q => replace_octet_slsf(2),
      R => '0'
    );
\replace_octet_slsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(3),
      Q => replace_octet_slsf(3),
      R => '0'
    );
\replace_octet_snls[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__0_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(0)
    );
\replace_octet_snls[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__0_n_0\,
      I1 => p_4_in,
      I2 => p_0_in(7),
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      O => replace_octet_snls_i(1)
    );
\replace_octet_snls[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__0_n_0\,
      I4 => p_7_in,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(2)
    );
\replace_octet_snls[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__0_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => p_10_in,
      I4 => support_lane_sync_i,
      I5 => p_1_in,
      O => replace_octet_snls_i(3)
    );
\replace_octet_snls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(0),
      Q => replace_octet_snls(0),
      R => '0'
    );
\replace_octet_snls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(1),
      Q => replace_octet_snls(1),
      R => '0'
    );
\replace_octet_snls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(2),
      Q => replace_octet_snls(2),
      R => '0'
    );
\replace_octet_snls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(3),
      Q => replace_octet_snls(3),
      R => '0'
    );
\scram_data_out_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_0_in4_in(6),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[0]\,
      O => p_35_in
    );
\scram_data_out_r[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_23_in,
      O => p_55_in
    );
\scram_data_out_r[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_0_in4_in(1),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_25_in,
      O => p_57_in
    );
\scram_data_out_r[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_0_in4_in(2),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_27_in,
      O => p_59_in
    );
\scram_data_out_r[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_0_in4_in(3),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_29_in,
      O => p_61_in
    );
\scram_data_out_r[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_0_in4_in(4),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_31_in,
      O => p_63_in
    );
\scram_data_out_r[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_0_in4_in(5),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_32_in,
      O => p_33_in
    );
\scram_data_out_r[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_34_in,
      I1 => p_33_in,
      I2 => p_63_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(0)
    );
\scram_data_out_r[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_36_in,
      I1 => p_33_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(1)
    );
\scram_data_out_r[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_38_in,
      I1 => p_37_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(2)
    );
\scram_data_out_r[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[19]\,
      I1 => p_39_in,
      I2 => p_37_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(3)
    );
\scram_data_out_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_0_in4_in(7),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[1]\,
      O => p_37_in
    );
\scram_data_out_r[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[20]\,
      I1 => p_41_in,
      I2 => p_39_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(4)
    );
\scram_data_out_r[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[21]\,
      I1 => p_43_in,
      I2 => p_41_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(5)
    );
\scram_data_out_r[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_46_in,
      I1 => p_45_in,
      I2 => p_43_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_23_in24_in
    );
\scram_data_out_r[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_48_in,
      I1 => p_47_in,
      I2 => p_45_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_49_in
    );
\scram_data_out_r[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_50_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => p_23_in24_in,
      O => scram_data_out_24(0)
    );
\scram_data_out_r[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_52_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => \scram_data_out_r[8]_i_1__0_n_0\,
      O => scram_data_out_24(1)
    );
\scram_data_out_r[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_54_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_53_in,
      I4 => \scram_data_out_r[8]_i_1__0_n_0\,
      O => scram_data_out_24(2)
    );
\scram_data_out_r[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_56_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_55_in,
      I4 => p_53_in,
      O => scram_data_out_24(3)
    );
\scram_data_out_r[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_57_in,
      I1 => p_55_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_58_in,
      O => scram_data_out_24(4)
    );
\scram_data_out_r[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_59_in,
      I1 => p_57_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_60_in,
      O => scram_data_out_24(5)
    );
\scram_data_out_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_0_in2_in(0),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[2]\,
      O => p_39_in
    );
\scram_data_out_r[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_62_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_61_in,
      I4 => p_59_in,
      O => scram_data_out_24(6)
    );
\scram_data_out_r[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_63_in,
      I1 => p_61_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_32_in33_in,
      O => scram_data_out_24(7)
    );
\scram_data_out_r[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_0_in2_in(1),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[3]\,
      O => p_41_in
    );
\scram_data_out_r[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_0_in2_in(2),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[4]\,
      O => p_43_in
    );
\scram_data_out_r[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_0_in2_in(3),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => p_12_in,
      O => p_45_in
    );
\scram_data_out_r[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[6]\,
      O => p_47_in
    );
\scram_data_out_r[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(5),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[7]\,
      O => p_17_in
    );
\scram_data_out_r[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_17_in,
      I1 => p_47_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => \init_seq_data_reg_n_0_[8]\,
      O => \scram_data_out_r[8]_i_1__0_n_0\
    );
\scram_data_out_r[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[9]\,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(1),
      I3 => p_0_in4_in(0),
      I4 => p_17_in,
      O => p_53_in
    );
\scram_data_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_35_in,
      Q => \scram_data_out_r_reg_n_0_[0]\,
      R => '0'
    );
\scram_data_out_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_55_in,
      Q => p_0_in(2),
      R => '0'
    );
\scram_data_out_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_57_in,
      Q => p_0_in(3),
      R => '0'
    );
\scram_data_out_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_59_in,
      Q => p_0_in(4),
      R => '0'
    );
\scram_data_out_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_61_in,
      Q => p_0_in(5),
      R => '0'
    );
\scram_data_out_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_63_in,
      Q => p_0_in(6),
      R => '0'
    );
\scram_data_out_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_33_in,
      Q => p_0_in(7),
      R => '0'
    );
\scram_data_out_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(0),
      Q => p_0_in2_in(0),
      R => '0'
    );
\scram_data_out_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(1),
      Q => p_0_in2_in(1),
      R => '0'
    );
\scram_data_out_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(2),
      Q => p_0_in2_in(2),
      R => '0'
    );
\scram_data_out_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(3),
      Q => p_0_in2_in(3),
      R => '0'
    );
\scram_data_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_37_in,
      Q => \scram_data_out_r_reg_n_0_[1]\,
      R => '0'
    );
\scram_data_out_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(4),
      Q => p_0_in2_in(4),
      R => '0'
    );
\scram_data_out_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(5),
      Q => p_0_in2_in(5),
      R => '0'
    );
\scram_data_out_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_23_in24_in,
      Q => p_0_in2_in(6),
      R => '0'
    );
\scram_data_out_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_49_in,
      Q => p_0_in2_in(7),
      R => '0'
    );
\scram_data_out_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(0),
      Q => p_0_in4_in(0),
      R => '0'
    );
\scram_data_out_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(1),
      Q => p_0_in4_in(1),
      R => '0'
    );
\scram_data_out_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(2),
      Q => p_0_in4_in(2),
      R => '0'
    );
\scram_data_out_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(3),
      Q => p_0_in4_in(3),
      R => '0'
    );
\scram_data_out_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(4),
      Q => p_0_in4_in(4),
      R => '0'
    );
\scram_data_out_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(5),
      Q => p_0_in4_in(5),
      R => '0'
    );
\scram_data_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_39_in,
      Q => \scram_data_out_r_reg_n_0_[2]\,
      R => '0'
    );
\scram_data_out_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(6),
      Q => p_0_in4_in(6),
      R => '0'
    );
\scram_data_out_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(7),
      Q => p_0_in4_in(7),
      R => '0'
    );
\scram_data_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_41_in,
      Q => \scram_data_out_r_reg_n_0_[3]\,
      R => '0'
    );
\scram_data_out_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_43_in,
      Q => \scram_data_out_r_reg_n_0_[4]\,
      R => '0'
    );
\scram_data_out_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_45_in,
      Q => \scram_data_out_r_reg_n_0_[5]\,
      R => '0'
    );
\scram_data_out_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_47_in,
      Q => \scram_data_out_r_reg_n_0_[6]\,
      R => '0'
    );
\scram_data_out_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_17_in,
      Q => \scram_data_out_r_reg_n_0_[7]\,
      R => '0'
    );
\scram_data_out_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r[8]_i_1__0_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\scram_data_out_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_53_in,
      Q => p_0_in(1),
      R => '0'
    );
\scram_data_out_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[0]\,
      Q => scram_data_out_rr(0),
      R => '0'
    );
\scram_data_out_rr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => scram_data_out_rr(10),
      R => '0'
    );
\scram_data_out_rr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => scram_data_out_rr(11),
      R => '0'
    );
\scram_data_out_rr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => scram_data_out_rr(12),
      R => '0'
    );
\scram_data_out_rr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => scram_data_out_rr(13),
      R => '0'
    );
\scram_data_out_rr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => scram_data_out_rr(14),
      R => '0'
    );
\scram_data_out_rr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => scram_data_out_rr(15),
      R => '0'
    );
\scram_data_out_rr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(0),
      Q => scram_data_out_rr(16),
      R => '0'
    );
\scram_data_out_rr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(1),
      Q => scram_data_out_rr(17),
      R => '0'
    );
\scram_data_out_rr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(2),
      Q => scram_data_out_rr(18),
      R => '0'
    );
\scram_data_out_rr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(3),
      Q => scram_data_out_rr(19),
      R => '0'
    );
\scram_data_out_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[1]\,
      Q => scram_data_out_rr(1),
      R => '0'
    );
\scram_data_out_rr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(4),
      Q => scram_data_out_rr(20),
      R => '0'
    );
\scram_data_out_rr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(5),
      Q => scram_data_out_rr(21),
      R => '0'
    );
\scram_data_out_rr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(6),
      Q => scram_data_out_rr(22),
      R => '0'
    );
\scram_data_out_rr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(7),
      Q => scram_data_out_rr(23),
      R => '0'
    );
\scram_data_out_rr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(0),
      Q => scram_data_out_rr(24),
      R => '0'
    );
\scram_data_out_rr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(1),
      Q => scram_data_out_rr(25),
      R => '0'
    );
\scram_data_out_rr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(2),
      Q => scram_data_out_rr(26),
      R => '0'
    );
\scram_data_out_rr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(3),
      Q => scram_data_out_rr(27),
      R => '0'
    );
\scram_data_out_rr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(4),
      Q => scram_data_out_rr(28),
      R => '0'
    );
\scram_data_out_rr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(5),
      Q => scram_data_out_rr(29),
      R => '0'
    );
\scram_data_out_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[2]\,
      Q => scram_data_out_rr(2),
      R => '0'
    );
\scram_data_out_rr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(6),
      Q => scram_data_out_rr(30),
      R => '0'
    );
\scram_data_out_rr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(7),
      Q => scram_data_out_rr(31),
      R => '0'
    );
\scram_data_out_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[3]\,
      Q => scram_data_out_rr(3),
      R => '0'
    );
\scram_data_out_rr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[4]\,
      Q => scram_data_out_rr(4),
      R => '0'
    );
\scram_data_out_rr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[5]\,
      Q => scram_data_out_rr(5),
      R => '0'
    );
\scram_data_out_rr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[6]\,
      Q => scram_data_out_rr(6),
      R => '0'
    );
\scram_data_out_rr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[7]\,
      Q => scram_data_out_rr(7),
      R => '0'
    );
\scram_data_out_rr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => scram_data_out_rr(8),
      R => '0'
    );
\scram_data_out_rr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => scram_data_out_rr(9),
      R => '0'
    );
\strobe_user_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(0),
      Q => \strobe_user_rr__0\(0),
      R => '0'
    );
\strobe_user_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(1),
      Q => strobe_user_rr(1),
      R => '0'
    );
\strobe_user_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(2),
      Q => strobe_user_rr(2),
      R => '0'
    );
\strobe_user_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(3),
      Q => strobe_user_rr(3),
      R => '0'
    );
\txcharisk[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(0),
      I1 => \txcharisk[0]_i_2__0_n_0\,
      I2 => replace_octet_slsa(0),
      I3 => replace_octet_slsf(0),
      I4 => \replace_octet_lsf_reg_n_0_[0]\,
      I5 => replace_octet_snls(0),
      O => \txcharisk[0]_i_1__0_n_0\
    );
\txcharisk[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \replace_octet_lsa_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txcharisk[0]_i_2__0_n_0\
    );
\txcharisk[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(1),
      I1 => \txcharisk[1]_i_2__0_n_0\,
      I2 => replace_octet_slsa(1),
      I3 => replace_octet_slsf(1),
      I4 => p_18_in,
      I5 => replace_octet_snls(1),
      O => \txcharisk[1]_i_1__0_n_0\
    );
\txcharisk[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_9_in,
      I1 => p_8_in,
      O => \txcharisk[1]_i_2__0_n_0\
    );
\txcharisk[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(2),
      I1 => \txcharisk[2]_i_2__0_n_0\,
      I2 => replace_octet_slsa(2),
      I3 => replace_octet_slsf(2),
      I4 => p_19_in,
      I5 => replace_octet_snls(2),
      O => \txcharisk[2]_i_1__0_n_0\
    );
\txcharisk[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      O => \txcharisk[2]_i_2__0_n_0\
    );
\txcharisk[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(3),
      I1 => \txcharisk[3]_i_2__0_n_0\,
      I2 => replace_octet_slsa(3),
      I3 => replace_octet_slsf(3),
      I4 => p_20_in,
      I5 => replace_octet_snls(3),
      O => \txcharisk[3]_i_1__0_n_0\
    );
\txcharisk[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_16_in,
      I1 => p_15_in,
      O => \txcharisk[3]_i_2__0_n_0\
    );
\txcharisk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[0]_i_1__0_n_0\,
      Q => \txcharisk_reg[3]_0\(0),
      R => \txdata[30]_i_1__0_n_0\
    );
\txcharisk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[1]_i_1__0_n_0\,
      Q => \txcharisk_reg[3]_0\(1),
      R => \txdata[30]_i_1__0_n_0\
    );
\txcharisk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[2]_i_1__0_n_0\,
      Q => \txcharisk_reg[3]_0\(2),
      R => \txdata[30]_i_1__0_n_0\
    );
\txcharisk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[3]_i_1__0_n_0\,
      Q => \txcharisk_reg[3]_0\(3),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(10),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[10]_i_1__0_n_0\
    );
\txdata[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(11),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[11]_i_1__0_n_0\
    );
\txdata[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(12),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[12]_i_1__0_n_0\
    );
\txdata[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(13),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[13]_i_1__0_n_0\
    );
\txdata[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(14),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[14]_i_1__0_n_0\
    );
\txdata[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_18_in,
      I1 => p_8_in,
      I2 => scram_data_out_rr(15),
      I3 => p_9_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[15]_i_1__0_n_0\
    );
\txdata[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_14_in,
      I3 => p_19_in,
      I4 => p_13_in,
      O => \txdata[17]_i_1__0_n_0\
    );
\txdata[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(18),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[18]_i_1__0_n_0\
    );
\txdata[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(19),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[19]_i_1__0_n_0\
    );
\txdata[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => \replace_octet_lsa_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      I4 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txdata[1]_i_1__0_n_0\
    );
\txdata[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(20),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[20]_i_1__0_n_0\
    );
\txdata[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(21),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[21]_i_1__0_n_0\
    );
\txdata[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(22),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[22]_i_1__0_n_0\
    );
\txdata[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_19_in,
      I1 => p_13_in,
      I2 => scram_data_out_rr(23),
      I3 => p_14_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[23]_i_1__0_n_0\
    );
\txdata[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_16_in,
      I3 => p_20_in,
      I4 => p_15_in,
      O => \txdata[25]_i_1__0_n_0\
    );
\txdata[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(26),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[26]_i_1__0_n_0\
    );
\txdata[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(27),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[27]_i_1__0_n_0\
    );
\txdata[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(28),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[28]_i_1__0_n_0\
    );
\txdata[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(29),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[29]_i_1__0_n_0\
    );
\txdata[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(2),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[2]_i_1__0_n_0\
    );
\txdata[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      O => \txdata[30]_i_1__0_n_0\
    );
\txdata[30]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(30),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[30]_i_2__0_n_0\
    );
\txdata[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_20_in,
      I1 => p_15_in,
      I2 => scram_data_out_rr(31),
      I3 => p_16_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[31]_i_1__0_n_0\
    );
\txdata[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(3),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[3]_i_1__0_n_0\
    );
\txdata[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(4),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[4]_i_1__0_n_0\
    );
\txdata[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(5),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[5]_i_1__0_n_0\
    );
\txdata[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(6),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[6]_i_1__0_n_0\
    );
\txdata[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => \replace_octet_lsf_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      I2 => scram_data_out_rr(7),
      I3 => \replace_octet_lsa_reg_n_0_[0]\,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[7]_i_1__0_n_0\
    );
\txdata[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_9_in,
      I3 => p_18_in,
      I4 => p_8_in,
      O => \txdata[9]_i_1__0_n_0\
    );
\txdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(0),
      Q => D(0),
      R => \txdata[1]_i_1__0_n_0\
    );
\txdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[10]_i_1__0_n_0\,
      Q => D(10),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[11]_i_1__0_n_0\,
      Q => D(11),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[12]_i_1__0_n_0\,
      Q => D(12),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[13]_i_1__0_n_0\,
      Q => D(13),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[14]_i_1__0_n_0\,
      Q => D(14),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[15]_i_1__0_n_0\,
      Q => D(15),
      R => '0'
    );
\txdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(16),
      Q => D(16),
      R => \txdata[17]_i_1__0_n_0\
    );
\txdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(17),
      Q => D(17),
      R => \txdata[17]_i_1__0_n_0\
    );
\txdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[18]_i_1__0_n_0\,
      Q => D(18),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[19]_i_1__0_n_0\,
      Q => D(19),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(1),
      Q => D(1),
      R => \txdata[1]_i_1__0_n_0\
    );
\txdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[20]_i_1__0_n_0\,
      Q => D(20),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[21]_i_1__0_n_0\,
      Q => D(21),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[22]_i_1__0_n_0\,
      Q => D(22),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[23]_i_1__0_n_0\,
      Q => D(23),
      R => '0'
    );
\txdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(24),
      Q => D(24),
      R => \txdata[25]_i_1__0_n_0\
    );
\txdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(25),
      Q => D(25),
      R => \txdata[25]_i_1__0_n_0\
    );
\txdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[26]_i_1__0_n_0\,
      Q => D(26),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[27]_i_1__0_n_0\,
      Q => D(27),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[28]_i_1__0_n_0\,
      Q => D(28),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[29]_i_1__0_n_0\,
      Q => D(29),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[2]_i_1__0_n_0\,
      Q => D(2),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[30]_i_2__0_n_0\,
      Q => D(30),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[31]_i_1__0_n_0\,
      Q => D(31),
      R => '0'
    );
\txdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[3]_i_1__0_n_0\,
      Q => D(3),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[4]_i_1__0_n_0\,
      Q => D(4),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[5]_i_1__0_n_0\,
      Q => D(5),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[6]_i_1__0_n_0\,
      Q => D(6),
      R => \txdata[30]_i_1__0_n_0\
    );
\txdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[7]_i_1__0_n_0\,
      Q => D(7),
      R => '0'
    );
\txdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(8),
      Q => D(8),
      R => \txdata[9]_i_1__0_n_0\
    );
\txdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(9),
      Q => D(9),
      R => \txdata[9]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \link_cfg_data_r_reg[13]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[3]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[4]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[1]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[2]\ : out STD_LOGIC;
    \link_cfg_data_r_reg[21]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[3]_0\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[4]_0\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[1]_0\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[2]_0\ : out STD_LOGIC;
    \link_cfg_data_r_reg[29]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[3]_1\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[4]_1\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[1]_1\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[2]_1\ : out STD_LOGIC;
    \link_cfg_data_r_reg[5]\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[3]_2\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[4]_2\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[1]_2\ : out STD_LOGIC;
    \tx_cfg_lid2_reg[2]_2\ : out STD_LOGIC;
    \txcharisk_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    rst : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in1_in__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]23_out\ : in STD_LOGIC;
    tx_cfg_lid2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data[23]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[21]_i_2__0\ : in STD_LOGIC;
    \link_cfg_lane[3]26_out\ : in STD_LOGIC;
    \init_seq_data[20]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[19]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__1_0\ : in STD_LOGIC;
    \init_seq_data[31]_i_2__0\ : in STD_LOGIC;
    \init_seq_data[29]_i_2__0\ : in STD_LOGIC;
    \link_cfg_lane[3]29_out\ : in STD_LOGIC;
    \init_seq_data[28]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[27]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__1_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]2\ : in STD_LOGIC;
    strobe_user_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_multiframe_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_seq_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    scram_k_out_rr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    support_lane_sync_i : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    \replace_octet_slsa_reg[0]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[3]_0\ : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    \replace_octet_slsf_reg[2]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_1 : entity is "jesd204_v7_2_6_tx_lane_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_1 is
  signal \end_of_frame_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[9]\ : STD_LOGIC;
  signal last_octet_of_frame_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \last_octet_of_frame_r[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[7]_i_2__1_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_120_in : STD_LOGIC;
  signal last_octet_was_replaced_1316_out : STD_LOGIC;
  signal last_octet_was_replaced_224_in : STD_LOGIC;
  signal last_octet_was_replaced_23 : STD_LOGIC;
  signal last_octet_was_replaced_2319_out : STD_LOGIC;
  signal last_octet_was_replaced_328_in : STD_LOGIC;
  signal last_octet_was_replaced_ls_r : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_10__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_11__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_12__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_13__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_14__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_15__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_1__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_3__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_4__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_5__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_6__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_7__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_8__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_9__1_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_10__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_11__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_12__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_13__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_14__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_15__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_1__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_2__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_3__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_4__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_5__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_6__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_7__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_8__1_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_9__1_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_23_in24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_32_in33_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_39_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_47_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal p_50_in : STD_LOGIC;
  signal p_52_in : STD_LOGIC;
  signal p_53_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_55_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_58_in : STD_LOGIC;
  signal p_59_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_63_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in11_in : STD_LOGIC;
  signal \replace_octet_lsa[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsa[2]_i_1__1_n_0\ : STD_LOGIC;
  signal replace_octet_lsa_i0 : STD_LOGIC;
  signal \replace_octet_lsa_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_lsf[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_3__1_n_0\ : STD_LOGIC;
  signal replace_octet_lsf_i0 : STD_LOGIC;
  signal \replace_octet_lsf_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_10__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_11__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_12__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_13__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_8__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_9__1_n_0\ : STD_LOGIC;
  signal replace_octet_nls_i0 : STD_LOGIC;
  signal \replace_octet_nls_reg_n_0_[0]\ : STD_LOGIC;
  signal replace_octet_slsa : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \replace_octet_slsa[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[3]_i_2__1_n_0\ : STD_LOGIC;
  signal replace_octet_slsa_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal scram_data_out0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scram_data_out_24 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \scram_data_out_r[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[7]\ : STD_LOGIC;
  signal scram_data_out_rr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal strobe_user_rr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_user_rr__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tx_cfg_lid2_reg[1]\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[1]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[1]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[1]_2\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[3]\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[3]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[3]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid2_reg[3]_2\ : STD_LOGIC;
  signal \txcharisk[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \txcharisk[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \txdata[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_2__1_n_0\ : STD_LOGIC;
  signal \txdata[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \txdata[9]_i_1__1_n_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \end_of_frame_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_3__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \init_seq_data[15]_i_3__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_3__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_3__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_3__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \init_seq_data[31]_i_3__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \init_seq_data[5]_i_3__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_3__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_2__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_2__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_2__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_2__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[4]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[5]_i_2__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[6]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[7]_i_2__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_10__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_11__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_4__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_5__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_6__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_9__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_11__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_12__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_13__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_14__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_15__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_6__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_9__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \replace_octet_lsa[2]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_2__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_3__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \replace_octet_lsf[3]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_2__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_10__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_11__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_12__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_13__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_4__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_7__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_9__1\ : label is "soft_lutpair94";
  attribute equivalent_register_removal of \strobe_user_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM of \txcharisk[0]_i_2__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \txcharisk[1]_i_2__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \txcharisk[2]_i_2__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \txcharisk[3]_i_2__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \txdata[10]_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \txdata[11]_i_1__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \txdata[12]_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \txdata[13]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \txdata[14]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \txdata[18]_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \txdata[19]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \txdata[20]_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \txdata[21]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \txdata[22]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \txdata[26]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \txdata[27]_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \txdata[28]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \txdata[29]_i_1__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \txdata[2]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \txdata[30]_i_2__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \txdata[3]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \txdata[4]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \txdata[5]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \txdata[6]_i_1__1\ : label is "soft_lutpair104";
begin
  \tx_cfg_lid2_reg[1]\ <= \^tx_cfg_lid2_reg[1]\;
  \tx_cfg_lid2_reg[1]_0\ <= \^tx_cfg_lid2_reg[1]_0\;
  \tx_cfg_lid2_reg[1]_1\ <= \^tx_cfg_lid2_reg[1]_1\;
  \tx_cfg_lid2_reg[1]_2\ <= \^tx_cfg_lid2_reg[1]_2\;
  \tx_cfg_lid2_reg[3]\ <= \^tx_cfg_lid2_reg[3]\;
  \tx_cfg_lid2_reg[3]_0\ <= \^tx_cfg_lid2_reg[3]_0\;
  \tx_cfg_lid2_reg[3]_1\ <= \^tx_cfg_lid2_reg[3]_1\;
  \tx_cfg_lid2_reg[3]_2\ <= \^tx_cfg_lid2_reg[3]_2\;
\end_of_frame_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(0),
      Q => \end_of_frame_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_frame_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(1),
      Q => p_6_in,
      R => '0'
    );
\end_of_frame_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(2),
      Q => p_9_in11_in,
      R => '0'
    );
\end_of_frame_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(3),
      Q => p_1_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(0),
      Q => \end_of_multiframe_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_multiframe_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(1),
      Q => p_0_in6_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(2),
      Q => p_0_in10_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(3),
      Q => \end_of_multiframe_rr_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data[10]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid2(1),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(1),
      I3 => \p_0_in1_in__0\(0),
      I4 => tx_cfg_lid2(0),
      O => \^tx_cfg_lid2_reg[1]\
    );
\init_seq_data[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(2),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(2),
      I3 => \^tx_cfg_lid2_reg[1]\,
      O => \tx_cfg_lid2_reg[2]\
    );
\init_seq_data[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid2(3),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(3),
      I3 => \^tx_cfg_lid2_reg[1]\,
      I4 => \p_0_in1_in__0\(2),
      I5 => tx_cfg_lid2(2),
      O => \^tx_cfg_lid2_reg[3]\
    );
\init_seq_data[13]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(4),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \^tx_cfg_lid2_reg[3]\,
      O => \tx_cfg_lid2_reg[4]\
    );
\init_seq_data[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \p_0_in1_in__0\(5),
      I1 => \^tx_cfg_lid2_reg[3]\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid2(4),
      O => \link_cfg_data_r_reg[13]\
    );
\init_seq_data[18]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid2(1),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[18]_i_2__1\,
      I3 => \init_seq_data[18]_i_2__1_0\,
      I4 => tx_cfg_lid2(0),
      O => \^tx_cfg_lid2_reg[1]_0\
    );
\init_seq_data[19]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(2),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[19]_i_2__1\,
      I3 => \^tx_cfg_lid2_reg[1]_0\,
      O => \tx_cfg_lid2_reg[2]_0\
    );
\init_seq_data[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid2(3),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[20]_i_2__1\,
      I3 => \^tx_cfg_lid2_reg[1]_0\,
      I4 => \init_seq_data[19]_i_2__1\,
      I5 => tx_cfg_lid2(2),
      O => \^tx_cfg_lid2_reg[3]_0\
    );
\init_seq_data[21]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(4),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[21]_i_2__0\,
      I3 => \^tx_cfg_lid2_reg[3]_0\,
      O => \tx_cfg_lid2_reg[4]_0\
    );
\init_seq_data[23]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[23]_i_2__0\,
      I1 => \^tx_cfg_lid2_reg[3]_0\,
      I2 => \init_seq_data[21]_i_2__0\,
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid2(4),
      O => \link_cfg_data_r_reg[21]\
    );
\init_seq_data[26]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid2(1),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[26]_i_2__1\,
      I3 => \init_seq_data[26]_i_2__1_0\,
      I4 => tx_cfg_lid2(0),
      O => \^tx_cfg_lid2_reg[1]_1\
    );
\init_seq_data[27]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(2),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[27]_i_2__1\,
      I3 => \^tx_cfg_lid2_reg[1]_1\,
      O => \tx_cfg_lid2_reg[2]_1\
    );
\init_seq_data[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid2(3),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[28]_i_2__1\,
      I3 => \^tx_cfg_lid2_reg[1]_1\,
      I4 => \init_seq_data[27]_i_2__1\,
      I5 => tx_cfg_lid2(2),
      O => \^tx_cfg_lid2_reg[3]_1\
    );
\init_seq_data[29]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(4),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[29]_i_2__0\,
      I3 => \^tx_cfg_lid2_reg[3]_1\,
      O => \tx_cfg_lid2_reg[4]_1\
    );
\init_seq_data[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid2(1),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => tx_cfg_lid2(0),
      O => \^tx_cfg_lid2_reg[1]_2\
    );
\init_seq_data[31]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[31]_i_2__0\,
      I1 => \^tx_cfg_lid2_reg[3]_1\,
      I2 => \init_seq_data[29]_i_2__0\,
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid2(4),
      O => \link_cfg_data_r_reg[29]\
    );
\init_seq_data[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(2),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(2),
      I3 => \^tx_cfg_lid2_reg[1]_2\,
      O => \tx_cfg_lid2_reg[2]_2\
    );
\init_seq_data[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid2(3),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(3),
      I3 => \^tx_cfg_lid2_reg[1]_2\,
      I4 => Q(2),
      I5 => tx_cfg_lid2(2),
      O => \^tx_cfg_lid2_reg[3]_2\
    );
\init_seq_data[5]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid2(4),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(4),
      I3 => \^tx_cfg_lid2_reg[3]_2\,
      O => \tx_cfg_lid2_reg[4]_2\
    );
\init_seq_data[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => Q(5),
      I1 => \^tx_cfg_lid2_reg[3]_2\,
      I2 => Q(4),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid2(4),
      O => \link_cfg_data_r_reg[5]\
    );
\init_seq_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(0),
      Q => \init_seq_data_reg_n_0_[0]\,
      R => '0'
    );
\init_seq_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(10),
      Q => p_23_in,
      R => '0'
    );
\init_seq_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(11),
      Q => p_25_in,
      R => '0'
    );
\init_seq_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(12),
      Q => p_27_in,
      R => '0'
    );
\init_seq_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(13),
      Q => p_29_in,
      R => '0'
    );
\init_seq_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(14),
      Q => p_31_in,
      R => '0'
    );
\init_seq_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(15),
      Q => p_32_in,
      R => '0'
    );
\init_seq_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(16),
      Q => p_34_in,
      R => '0'
    );
\init_seq_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(17),
      Q => p_36_in,
      R => '0'
    );
\init_seq_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(18),
      Q => p_38_in,
      R => '0'
    );
\init_seq_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(19),
      Q => \init_seq_data_reg_n_0_[19]\,
      R => '0'
    );
\init_seq_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(1),
      Q => \init_seq_data_reg_n_0_[1]\,
      R => '0'
    );
\init_seq_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(20),
      Q => \init_seq_data_reg_n_0_[20]\,
      R => '0'
    );
\init_seq_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(21),
      Q => \init_seq_data_reg_n_0_[21]\,
      R => '0'
    );
\init_seq_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(22),
      Q => p_46_in,
      R => '0'
    );
\init_seq_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(23),
      Q => p_48_in,
      R => '0'
    );
\init_seq_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(24),
      Q => p_50_in,
      R => '0'
    );
\init_seq_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(25),
      Q => p_52_in,
      R => '0'
    );
\init_seq_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(26),
      Q => p_54_in,
      R => '0'
    );
\init_seq_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(27),
      Q => p_56_in,
      R => '0'
    );
\init_seq_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(28),
      Q => p_58_in,
      R => '0'
    );
\init_seq_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(29),
      Q => p_60_in,
      R => '0'
    );
\init_seq_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(2),
      Q => \init_seq_data_reg_n_0_[2]\,
      R => '0'
    );
\init_seq_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(30),
      Q => p_62_in,
      R => '0'
    );
\init_seq_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(31),
      Q => p_32_in33_in,
      R => '0'
    );
\init_seq_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(3),
      Q => \init_seq_data_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(4),
      Q => \init_seq_data_reg_n_0_[4]\,
      R => '0'
    );
\init_seq_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(5),
      Q => p_12_in,
      R => '0'
    );
\init_seq_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(6),
      Q => \init_seq_data_reg_n_0_[6]\,
      R => '0'
    );
\init_seq_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(7),
      Q => \init_seq_data_reg_n_0_[7]\,
      R => '0'
    );
\init_seq_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(8),
      Q => \init_seq_data_reg_n_0_[8]\,
      R => '0'
    );
\init_seq_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(9),
      Q => \init_seq_data_reg_n_0_[9]\,
      R => '0'
    );
\last_octet_of_frame_r[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(0),
      I1 => p_1_in,
      I2 => p_0_in2_in(0),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[0]_i_2__1_n_0\,
      O => \p_0_in__0\(0)
    );
\last_octet_of_frame_r[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[0]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(0),
      O => \last_octet_of_frame_r[0]_i_2__1_n_0\
    );
\last_octet_of_frame_r[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_1_in,
      I2 => p_0_in2_in(1),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[1]_i_2__1_n_0\,
      O => \p_0_in__0\(1)
    );
\last_octet_of_frame_r[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(1),
      O => \last_octet_of_frame_r[1]_i_2__1_n_0\
    );
\last_octet_of_frame_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_1_in,
      I2 => p_0_in2_in(2),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[2]_i_2__1_n_0\,
      O => \p_0_in__0\(2)
    );
\last_octet_of_frame_r[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(2),
      O => \last_octet_of_frame_r[2]_i_2__1_n_0\
    );
\last_octet_of_frame_r[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_1_in,
      I2 => p_0_in2_in(3),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[3]_i_2__1_n_0\,
      O => \p_0_in__0\(3)
    );
\last_octet_of_frame_r[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[3]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(3),
      O => \last_octet_of_frame_r[3]_i_2__1_n_0\
    );
\last_octet_of_frame_r[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_1_in,
      I2 => p_0_in2_in(4),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[4]_i_2__1_n_0\,
      O => \p_0_in__0\(4)
    );
\last_octet_of_frame_r[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(4),
      O => \last_octet_of_frame_r[4]_i_2__1_n_0\
    );
\last_octet_of_frame_r[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_1_in,
      I2 => p_0_in2_in(5),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[5]_i_2__1_n_0\,
      O => \p_0_in__0\(5)
    );
\last_octet_of_frame_r[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[5]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(5),
      O => \last_octet_of_frame_r[5]_i_2__1_n_0\
    );
\last_octet_of_frame_r[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_1_in,
      I2 => p_0_in2_in(6),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[6]_i_2__1_n_0\,
      O => \p_0_in__0\(6)
    );
\last_octet_of_frame_r[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[6]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(6),
      O => \last_octet_of_frame_r[6]_i_2__1_n_0\
    );
\last_octet_of_frame_r[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_1_in,
      I2 => p_0_in2_in(7),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[7]_i_2__1_n_0\,
      O => \p_0_in__0\(7)
    );
\last_octet_of_frame_r[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(7),
      O => \last_octet_of_frame_r[7]_i_2__1_n_0\
    );
\last_octet_of_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => last_octet_of_frame_r(0),
      R => rst
    );
\last_octet_of_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => last_octet_of_frame_r(1),
      R => rst
    );
\last_octet_of_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => last_octet_of_frame_r(2),
      R => rst
    );
\last_octet_of_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => last_octet_of_frame_r(3),
      R => rst
    );
\last_octet_of_frame_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => last_octet_of_frame_r(4),
      R => rst
    );
\last_octet_of_frame_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => last_octet_of_frame_r(5),
      R => rst
    );
\last_octet_of_frame_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => last_octet_of_frame_r(6),
      R => rst
    );
\last_octet_of_frame_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => last_octet_of_frame_r(7),
      R => rst
    );
\last_octet_was_replaced_ls_r_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE0000"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_was_replaced_ls_r,
      I3 => last_octet_was_replaced_nls_r_reg_n_0,
      I4 => \replace_octet_lsf[0]_i_2__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_10__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F3F7"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync_i,
      I2 => \replace_octet_nls[1]_i_3__1_n_0\,
      I3 => p_6_in,
      I4 => \replace_octet_nls[1]_i_2__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_11__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => p_7_in,
      I1 => \last_octet_of_frame_r[7]_i_2__1_n_0\,
      I2 => p_0_in2_in(7),
      I3 => \last_octet_was_replaced_ls_r_i_13__1_n_0\,
      I4 => \last_octet_was_replaced_ls_r_i_14__1_n_0\,
      I5 => \last_octet_was_replaced_ls_r_i_15__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_12__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => last_octet_of_frame_r(6),
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => p_6_in,
      I5 => p_0_in(6),
      O => \last_octet_was_replaced_ls_r_i_13__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[3]_i_2__1_n_0\,
      I1 => p_0_in2_in(3),
      I2 => p_0_in2_in(5),
      I3 => \last_octet_of_frame_r[5]_i_2__1_n_0\,
      I4 => p_0_in2_in(4),
      I5 => \last_octet_of_frame_r[4]_i_2__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_14__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[0]_i_2__1_n_0\,
      I1 => p_0_in2_in(0),
      I2 => p_0_in2_in(1),
      I3 => \last_octet_of_frame_r[1]_i_2__1_n_0\,
      I4 => p_0_in2_in(2),
      I5 => \last_octet_of_frame_r[2]_i_2__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_15__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => strobe_user_rr(2),
      I1 => strobe_user_rr(1),
      I2 => \strobe_user_rr__0\(0),
      I3 => strobe_user_rr(3),
      O => \last_octet_was_replaced_ls_r_i_1__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => \last_octet_was_replaced_ls_r_i_4__1_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_5__1_n_0\,
      O => last_octet_was_replaced_nls_r
    );
\last_octet_was_replaced_ls_r_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DDFFF0FFDD"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_6__1_n_0\,
      I1 => \last_octet_was_replaced_ls_r_i_7__1_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__1_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_9__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_3__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => p_6_in,
      O => \last_octet_was_replaced_ls_r_i_4__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_9_in11_in,
      O => \last_octet_was_replaced_ls_r_i_5__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_2__1_n_0\,
      I1 => p_9_in11_in,
      I2 => p_0_in10_in,
      I3 => \replace_octet_lsf[2]_i_3__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_6__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011111111"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => \last_octet_was_replaced_ls_r_i_10__1_n_0\,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => \last_octet_was_replaced_ls_r_i_11__1_n_0\,
      O => \last_octet_was_replaced_ls_r_i_7__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FD0000B9B90000"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__1_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__1_n_0\,
      I3 => support_lane_sync_i,
      I4 => strobe_user_rr(3),
      I5 => p_0_in10_in,
      O => \last_octet_was_replaced_ls_r_i_8__1_n_0\
    );
\last_octet_was_replaced_ls_r_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__1_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      O => \last_octet_was_replaced_ls_r_i_9__1_n_0\
    );
last_octet_was_replaced_ls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_ls_r_i_3__1_n_0\,
      Q => last_octet_was_replaced_ls_r,
      S => \last_octet_was_replaced_ls_r_i_1__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_13__1_n_0\,
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(1),
      I3 => \last_octet_was_replaced_nls_r_i_14__1_n_0\,
      I4 => p_0_in4_in(2),
      I5 => \last_octet_was_replaced_nls_r_i_15__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_10__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[6]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_11__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[4]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_12__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[0]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_13__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[1]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_14__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[2]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_15__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10FF10101010"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__1_n_0\,
      I1 => \last_octet_was_replaced_nls_r_i_3__1_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__1_n_0\,
      I3 => \last_octet_was_replaced_nls_r_i_4__1_n_0\,
      I4 => \last_octet_was_replaced_nls_r_i_5__1_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_6__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_1__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_10_in,
      I1 => \last_octet_was_replaced_nls_r_i_7__1_n_0\,
      I2 => \last_octet_was_replaced_nls_r_i_8__1_n_0\,
      I3 => p_0_in4_in(3),
      I4 => \last_octet_was_replaced_nls_r_i_9__1_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_10__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_2__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_3__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__1_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__1_n_0\,
      I3 => support_lane_sync,
      I4 => test_modes(0),
      I5 => test_modes(1),
      O => \last_octet_was_replaced_nls_r_i_4__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100000010"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => last_octet_was_replaced_120_in,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => last_octet_was_replaced_224_in,
      O => \last_octet_was_replaced_nls_r_i_5__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_6__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[7]_i_2__1_n_0\,
      I3 => p_0_in4_in(7),
      I4 => \last_octet_was_replaced_nls_r_i_11__1_n_0\,
      I5 => p_0_in4_in(6),
      O => \last_octet_was_replaced_nls_r_i_7__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[5]_i_2__1_n_0\,
      I3 => p_0_in4_in(5),
      I4 => \last_octet_was_replaced_nls_r_i_12__1_n_0\,
      I5 => p_0_in4_in(4),
      O => \last_octet_was_replaced_nls_r_i_8__1_n_0\
    );
\last_octet_was_replaced_nls_r_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[3]_i_2__1_n_0\,
      O => \last_octet_was_replaced_nls_r_i_9__1_n_0\
    );
last_octet_was_replaced_nls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_nls_r_i_1__1_n_0\,
      Q => last_octet_was_replaced_nls_r_reg_n_0,
      S => \last_octet_was_replaced_ls_r_i_1__1_n_0\
    );
\replace_octet_lsa[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45440000"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__1_n_0\,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_lsa[0]_i_1__1_n_0\
    );
\replace_octet_lsa[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \replace_octet_nls[1]_i_3__1_n_0\,
      O => last_octet_was_replaced_23
    );
\replace_octet_lsa[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_3__1_n_0\,
      I1 => p_0_in10_in,
      O => \replace_octet_lsa[2]_i_1__1_n_0\
    );
\replace_octet_lsa[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => \last_octet_was_replaced_ls_r_i_9__1_n_0\,
      O => replace_octet_lsa_i0
    );
\replace_octet_lsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[0]_i_1__1_n_0\,
      Q => \replace_octet_lsa_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_23,
      Q => p_9_in,
      R => '0'
    );
\replace_octet_lsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[2]_i_1__1_n_0\,
      Q => p_14_in,
      R => '0'
    );
\replace_octet_lsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsa_i0,
      Q => p_16_in,
      R => '0'
    );
\replace_octet_lsf[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \replace_octet_lsf[0]_i_2__1_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => last_octet_was_replaced_1316_out
    );
\replace_octet_lsf[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => support_lane_sync_i,
      I1 => \replace_octet_nls[0]_i_5__1_n_0\,
      I2 => \replace_octet_nls[0]_i_4__1_n_0\,
      I3 => \replace_octet_nls[0]_i_3__0_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      O => \replace_octet_lsf[0]_i_2__1_n_0\
    );
\replace_octet_lsf[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \replace_octet_lsf[1]_i_2__1_n_0\,
      I1 => p_0_in6_in,
      O => last_octet_was_replaced_2319_out
    );
\replace_octet_lsf[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000400"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__1_n_0\,
      I1 => p_6_in,
      I2 => \replace_octet_nls[1]_i_3__1_n_0\,
      I3 => test_modes(1),
      I4 => test_modes(0),
      I5 => support_lane_sync,
      O => \replace_octet_lsf[1]_i_2__1_n_0\
    );
\replace_octet_lsf[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__1_n_0\,
      I2 => \replace_octet_lsf[2]_i_3__1_n_0\,
      I3 => p_0_in10_in,
      O => \replace_octet_lsf[2]_i_1__1_n_0\
    );
\replace_octet_lsf[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5054FFFF3344FFFF"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_3__1_n_0\,
      I1 => p_6_in,
      I2 => support_lane_sync_i,
      I3 => \replace_octet_nls[1]_i_2__1_n_0\,
      I4 => strobe_user_rr(2),
      I5 => p_0_in6_in,
      O => \replace_octet_lsf[2]_i_2__1_n_0\
    );
\replace_octet_lsf[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \last_octet_was_replaced_ls_r_i_12__1_n_0\,
      O => \replace_octet_lsf[2]_i_3__1_n_0\
    );
\replace_octet_lsf[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__1_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \last_octet_was_replaced_ls_r_i_9__1_n_0\,
      O => replace_octet_lsf_i0
    );
\replace_octet_lsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_1316_out,
      Q => \replace_octet_lsf_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_2319_out,
      Q => p_18_in,
      R => '0'
    );
\replace_octet_lsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsf[2]_i_1__1_n_0\,
      Q => p_19_in,
      R => '0'
    );
\replace_octet_lsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsf_i0,
      Q => p_20_in,
      R => '0'
    );
\replace_octet_nls[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__1_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      O => last_octet_was_replaced_120_in
    );
\replace_octet_nls[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \replace_octet_slsa_reg[0]_0\,
      I1 => \replace_octet_nls[0]_i_3__0_n_0\,
      I2 => \replace_octet_nls[0]_i_4__1_n_0\,
      I3 => \replace_octet_nls[0]_i_5__1_n_0\,
      O => \replace_octet_nls[0]_i_2__1_n_0\
    );
\replace_octet_nls[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(6),
      I1 => \scram_data_out_r_reg_n_0_[6]\,
      I2 => last_octet_of_frame_r(7),
      I3 => \scram_data_out_r_reg_n_0_[7]\,
      O => \replace_octet_nls[0]_i_3__0_n_0\
    );
\replace_octet_nls[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(3),
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => last_octet_of_frame_r(4),
      I4 => \scram_data_out_r_reg_n_0_[5]\,
      I5 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[0]_i_4__1_n_0\
    );
\replace_octet_nls[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(0),
      I1 => \scram_data_out_r_reg_n_0_[0]\,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => last_octet_of_frame_r(1),
      I4 => \scram_data_out_r_reg_n_0_[2]\,
      I5 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[0]_i_5__1_n_0\
    );
\replace_octet_nls[1]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[1]_i_10__1_n_0\
    );
\replace_octet_nls[1]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(0),
      O => \replace_octet_nls[1]_i_11__1_n_0\
    );
\replace_octet_nls[1]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[2]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[1]_i_12__1_n_0\
    );
\replace_octet_nls[1]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[1]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(1),
      O => \replace_octet_nls[1]_i_13__1_n_0\
    );
\replace_octet_nls[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000510000"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__1_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_6_in,
      I5 => \replace_octet_nls[1]_i_3__1_n_0\,
      O => last_octet_was_replaced_224_in
    );
\replace_octet_nls[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777575557F557F5"
    )
        port map (
      I0 => strobe_user_rr(1),
      I1 => \replace_octet_nls[0]_i_2__1_n_0\,
      I2 => \replace_octet_nls[1]_i_4__1_n_0\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_nls[1]_i_2__1_n_0\
    );
\replace_octet_nls[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_4_in,
      I1 => \replace_octet_nls[1]_i_5__1_n_0\,
      I2 => \replace_octet_nls[1]_i_6__1_n_0\,
      I3 => p_0_in(3),
      I4 => \replace_octet_nls[1]_i_7__1_n_0\,
      I5 => \replace_octet_nls[1]_i_8__1_n_0\,
      O => \replace_octet_nls[1]_i_3__1_n_0\
    );
\replace_octet_nls[1]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      O => \replace_octet_nls[1]_i_4__1_n_0\
    );
\replace_octet_nls[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[6]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(6),
      I3 => p_0_in(6),
      I4 => \replace_octet_nls[1]_i_9__1_n_0\,
      I5 => p_0_in(7),
      O => \replace_octet_nls[1]_i_5__1_n_0\
    );
\replace_octet_nls[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(4),
      I3 => p_0_in(4),
      I4 => \replace_octet_nls[1]_i_10__1_n_0\,
      I5 => p_0_in(5),
      O => \replace_octet_nls[1]_i_6__1_n_0\
    );
\replace_octet_nls[1]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[3]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(3),
      O => \replace_octet_nls[1]_i_7__1_n_0\
    );
\replace_octet_nls[1]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_11__1_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => \replace_octet_nls[1]_i_12__1_n_0\,
      I4 => p_0_in(1),
      I5 => \replace_octet_nls[1]_i_13__1_n_0\,
      O => \replace_octet_nls[1]_i_8__1_n_0\
    );
\replace_octet_nls[1]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[7]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(7),
      O => \replace_octet_nls[1]_i_9__1_n_0\
    );
\replace_octet_nls[2]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_4__1_n_0\,
      O => last_octet_was_replaced_328_in
    );
\replace_octet_nls[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A20000"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__1_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_nls_r_i_2__1_n_0\,
      O => replace_octet_nls_i0
    );
\replace_octet_nls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_120_in,
      Q => \replace_octet_nls_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_nls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_224_in,
      Q => p_8_in,
      R => '0'
    );
\replace_octet_nls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_328_in,
      Q => p_13_in,
      R => '0'
    );
\replace_octet_nls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_nls_i0,
      Q => p_15_in,
      R => '0'
    );
\replace_octet_slsa[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[0]_i_2__1_n_0\,
      I1 => \scram_data_out_r_reg_n_0_[4]\,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I4 => support_lane_sync_i,
      I5 => \replace_octet_slsa_reg[0]_0\,
      O => replace_octet_slsa_i(0)
    );
\replace_octet_slsa[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => \scram_data_out_r_reg_n_0_[1]\,
      I5 => \scram_data_out_r_reg_n_0_[0]\,
      O => \replace_octet_slsa[0]_i_2__1_n_0\
    );
\replace_octet_slsa[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__1_n_0\,
      I1 => p_0_in(7),
      I2 => p_0_in6_in,
      I3 => support_lane_sync_i,
      I4 => p_4_in,
      O => replace_octet_slsa_i(1)
    );
\replace_octet_slsa[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => \replace_octet_slsa[1]_i_3__1_n_0\,
      O => \replace_octet_slsa[1]_i_2__1_n_0\
    );
\replace_octet_slsa[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(2),
      O => \replace_octet_slsa[1]_i_3__1_n_0\
    );
\replace_octet_slsa[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[2]_i_2__1_n_0\,
      I1 => p_0_in2_in(7),
      I2 => p_0_in2_in(6),
      I3 => p_0_in10_in,
      I4 => support_lane_sync_i,
      I5 => p_7_in,
      O => replace_octet_slsa_i(2)
    );
\replace_octet_slsa[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => p_0_in2_in(0),
      I3 => p_0_in2_in(1),
      I4 => p_0_in2_in(2),
      I5 => p_0_in2_in(3),
      O => \replace_octet_slsa[2]_i_2__1_n_0\
    );
\replace_octet_slsa[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__1_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_0_in4_in(7),
      I3 => p_0_in4_in(6),
      I4 => support_lane_sync_i,
      I5 => p_10_in,
      O => replace_octet_slsa_i(3)
    );
\replace_octet_slsa[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(2),
      I3 => p_0_in4_in(3),
      I4 => p_0_in4_in(5),
      I5 => p_0_in4_in(4),
      O => \replace_octet_slsa[3]_i_2__1_n_0\
    );
\replace_octet_slsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(0),
      Q => replace_octet_slsa(0),
      R => '0'
    );
\replace_octet_slsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(1),
      Q => replace_octet_slsa(1),
      R => '0'
    );
\replace_octet_slsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(2),
      Q => replace_octet_slsa(2),
      R => '0'
    );
\replace_octet_slsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(3),
      Q => replace_octet_slsa(3),
      R => '0'
    );
\replace_octet_slsf[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__1_n_0\,
      I4 => \replace_octet_slsf_reg[0]_0\,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => replace_octet_slsf_i(0)
    );
\replace_octet_slsf[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__1_n_0\,
      I1 => p_0_in6_in,
      I2 => p_4_in,
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      I5 => p_0_in(7),
      O => replace_octet_slsf_i(1)
    );
\replace_octet_slsf[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__1_n_0\,
      I4 => \replace_octet_slsf_reg[2]_0\,
      I5 => p_0_in10_in,
      O => replace_octet_slsf_i(2)
    );
\replace_octet_slsf[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__1_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => \replace_octet_slsf_reg[3]_0\,
      I4 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I5 => p_1_in,
      O => replace_octet_slsf_i(3)
    );
\replace_octet_slsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(0),
      Q => replace_octet_slsf(0),
      R => '0'
    );
\replace_octet_slsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(1),
      Q => replace_octet_slsf(1),
      R => '0'
    );
\replace_octet_slsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(2),
      Q => replace_octet_slsf(2),
      R => '0'
    );
\replace_octet_slsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(3),
      Q => replace_octet_slsf(3),
      R => '0'
    );
\replace_octet_snls[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__1_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(0)
    );
\replace_octet_snls[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__1_n_0\,
      I1 => p_4_in,
      I2 => p_0_in(7),
      I3 => support_lane_sync_i,
      I4 => p_6_in,
      O => replace_octet_snls_i(1)
    );
\replace_octet_snls[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__1_n_0\,
      I4 => p_7_in,
      I5 => support_lane_sync_i,
      O => replace_octet_snls_i(2)
    );
\replace_octet_snls[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__1_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => p_10_in,
      I4 => support_lane_sync_i,
      I5 => p_1_in,
      O => replace_octet_snls_i(3)
    );
\replace_octet_snls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(0),
      Q => replace_octet_snls(0),
      R => '0'
    );
\replace_octet_snls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(1),
      Q => replace_octet_snls(1),
      R => '0'
    );
\replace_octet_snls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(2),
      Q => replace_octet_snls(2),
      R => '0'
    );
\replace_octet_snls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(3),
      Q => replace_octet_snls(3),
      R => '0'
    );
\scram_data_out_r[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_0_in4_in(6),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[0]\,
      O => p_35_in
    );
\scram_data_out_r[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_23_in,
      O => p_55_in
    );
\scram_data_out_r[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_0_in4_in(1),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_25_in,
      O => p_57_in
    );
\scram_data_out_r[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_0_in4_in(2),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_27_in,
      O => p_59_in
    );
\scram_data_out_r[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_0_in4_in(3),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_29_in,
      O => p_61_in
    );
\scram_data_out_r[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_0_in4_in(4),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_31_in,
      O => p_63_in
    );
\scram_data_out_r[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_0_in4_in(5),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_32_in,
      O => p_33_in
    );
\scram_data_out_r[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_34_in,
      I1 => p_33_in,
      I2 => p_63_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(0)
    );
\scram_data_out_r[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_36_in,
      I1 => p_33_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(1)
    );
\scram_data_out_r[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_38_in,
      I1 => p_37_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(2)
    );
\scram_data_out_r[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[19]\,
      I1 => p_39_in,
      I2 => p_37_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(3)
    );
\scram_data_out_r[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_0_in4_in(7),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[1]\,
      O => p_37_in
    );
\scram_data_out_r[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[20]\,
      I1 => p_41_in,
      I2 => p_39_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(4)
    );
\scram_data_out_r[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[21]\,
      I1 => p_43_in,
      I2 => p_41_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(5)
    );
\scram_data_out_r[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_46_in,
      I1 => p_45_in,
      I2 => p_43_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_23_in24_in
    );
\scram_data_out_r[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_48_in,
      I1 => p_47_in,
      I2 => p_45_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_49_in
    );
\scram_data_out_r[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_50_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => p_23_in24_in,
      O => scram_data_out_24(0)
    );
\scram_data_out_r[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_52_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => \scram_data_out_r[8]_i_1__1_n_0\,
      O => scram_data_out_24(1)
    );
\scram_data_out_r[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_54_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_53_in,
      I4 => \scram_data_out_r[8]_i_1__1_n_0\,
      O => scram_data_out_24(2)
    );
\scram_data_out_r[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_56_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_55_in,
      I4 => p_53_in,
      O => scram_data_out_24(3)
    );
\scram_data_out_r[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_57_in,
      I1 => p_55_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_58_in,
      O => scram_data_out_24(4)
    );
\scram_data_out_r[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_59_in,
      I1 => p_57_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_60_in,
      O => scram_data_out_24(5)
    );
\scram_data_out_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_0_in2_in(0),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[2]\,
      O => p_39_in
    );
\scram_data_out_r[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_62_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_61_in,
      I4 => p_59_in,
      O => scram_data_out_24(6)
    );
\scram_data_out_r[31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_63_in,
      I1 => p_61_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_32_in33_in,
      O => scram_data_out_24(7)
    );
\scram_data_out_r[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_0_in2_in(1),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[3]\,
      O => p_41_in
    );
\scram_data_out_r[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_0_in2_in(2),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[4]\,
      O => p_43_in
    );
\scram_data_out_r[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_0_in2_in(3),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => p_12_in,
      O => p_45_in
    );
\scram_data_out_r[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[6]\,
      O => p_47_in
    );
\scram_data_out_r[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(5),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[7]\,
      O => p_17_in
    );
\scram_data_out_r[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_17_in,
      I1 => p_47_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => \init_seq_data_reg_n_0_[8]\,
      O => \scram_data_out_r[8]_i_1__1_n_0\
    );
\scram_data_out_r[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[9]\,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(1),
      I3 => p_0_in4_in(0),
      I4 => p_17_in,
      O => p_53_in
    );
\scram_data_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_35_in,
      Q => \scram_data_out_r_reg_n_0_[0]\,
      R => '0'
    );
\scram_data_out_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_55_in,
      Q => p_0_in(2),
      R => '0'
    );
\scram_data_out_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_57_in,
      Q => p_0_in(3),
      R => '0'
    );
\scram_data_out_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_59_in,
      Q => p_0_in(4),
      R => '0'
    );
\scram_data_out_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_61_in,
      Q => p_0_in(5),
      R => '0'
    );
\scram_data_out_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_63_in,
      Q => p_0_in(6),
      R => '0'
    );
\scram_data_out_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_33_in,
      Q => p_0_in(7),
      R => '0'
    );
\scram_data_out_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(0),
      Q => p_0_in2_in(0),
      R => '0'
    );
\scram_data_out_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(1),
      Q => p_0_in2_in(1),
      R => '0'
    );
\scram_data_out_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(2),
      Q => p_0_in2_in(2),
      R => '0'
    );
\scram_data_out_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(3),
      Q => p_0_in2_in(3),
      R => '0'
    );
\scram_data_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_37_in,
      Q => \scram_data_out_r_reg_n_0_[1]\,
      R => '0'
    );
\scram_data_out_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(4),
      Q => p_0_in2_in(4),
      R => '0'
    );
\scram_data_out_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(5),
      Q => p_0_in2_in(5),
      R => '0'
    );
\scram_data_out_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_23_in24_in,
      Q => p_0_in2_in(6),
      R => '0'
    );
\scram_data_out_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_49_in,
      Q => p_0_in2_in(7),
      R => '0'
    );
\scram_data_out_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(0),
      Q => p_0_in4_in(0),
      R => '0'
    );
\scram_data_out_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(1),
      Q => p_0_in4_in(1),
      R => '0'
    );
\scram_data_out_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(2),
      Q => p_0_in4_in(2),
      R => '0'
    );
\scram_data_out_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(3),
      Q => p_0_in4_in(3),
      R => '0'
    );
\scram_data_out_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(4),
      Q => p_0_in4_in(4),
      R => '0'
    );
\scram_data_out_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(5),
      Q => p_0_in4_in(5),
      R => '0'
    );
\scram_data_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_39_in,
      Q => \scram_data_out_r_reg_n_0_[2]\,
      R => '0'
    );
\scram_data_out_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(6),
      Q => p_0_in4_in(6),
      R => '0'
    );
\scram_data_out_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(7),
      Q => p_0_in4_in(7),
      R => '0'
    );
\scram_data_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_41_in,
      Q => \scram_data_out_r_reg_n_0_[3]\,
      R => '0'
    );
\scram_data_out_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_43_in,
      Q => \scram_data_out_r_reg_n_0_[4]\,
      R => '0'
    );
\scram_data_out_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_45_in,
      Q => \scram_data_out_r_reg_n_0_[5]\,
      R => '0'
    );
\scram_data_out_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_47_in,
      Q => \scram_data_out_r_reg_n_0_[6]\,
      R => '0'
    );
\scram_data_out_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_17_in,
      Q => \scram_data_out_r_reg_n_0_[7]\,
      R => '0'
    );
\scram_data_out_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r[8]_i_1__1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\scram_data_out_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_53_in,
      Q => p_0_in(1),
      R => '0'
    );
\scram_data_out_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[0]\,
      Q => scram_data_out_rr(0),
      R => '0'
    );
\scram_data_out_rr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => scram_data_out_rr(10),
      R => '0'
    );
\scram_data_out_rr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => scram_data_out_rr(11),
      R => '0'
    );
\scram_data_out_rr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => scram_data_out_rr(12),
      R => '0'
    );
\scram_data_out_rr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => scram_data_out_rr(13),
      R => '0'
    );
\scram_data_out_rr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => scram_data_out_rr(14),
      R => '0'
    );
\scram_data_out_rr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => scram_data_out_rr(15),
      R => '0'
    );
\scram_data_out_rr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(0),
      Q => scram_data_out_rr(16),
      R => '0'
    );
\scram_data_out_rr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(1),
      Q => scram_data_out_rr(17),
      R => '0'
    );
\scram_data_out_rr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(2),
      Q => scram_data_out_rr(18),
      R => '0'
    );
\scram_data_out_rr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(3),
      Q => scram_data_out_rr(19),
      R => '0'
    );
\scram_data_out_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[1]\,
      Q => scram_data_out_rr(1),
      R => '0'
    );
\scram_data_out_rr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(4),
      Q => scram_data_out_rr(20),
      R => '0'
    );
\scram_data_out_rr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(5),
      Q => scram_data_out_rr(21),
      R => '0'
    );
\scram_data_out_rr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(6),
      Q => scram_data_out_rr(22),
      R => '0'
    );
\scram_data_out_rr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(7),
      Q => scram_data_out_rr(23),
      R => '0'
    );
\scram_data_out_rr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(0),
      Q => scram_data_out_rr(24),
      R => '0'
    );
\scram_data_out_rr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(1),
      Q => scram_data_out_rr(25),
      R => '0'
    );
\scram_data_out_rr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(2),
      Q => scram_data_out_rr(26),
      R => '0'
    );
\scram_data_out_rr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(3),
      Q => scram_data_out_rr(27),
      R => '0'
    );
\scram_data_out_rr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(4),
      Q => scram_data_out_rr(28),
      R => '0'
    );
\scram_data_out_rr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(5),
      Q => scram_data_out_rr(29),
      R => '0'
    );
\scram_data_out_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[2]\,
      Q => scram_data_out_rr(2),
      R => '0'
    );
\scram_data_out_rr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(6),
      Q => scram_data_out_rr(30),
      R => '0'
    );
\scram_data_out_rr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(7),
      Q => scram_data_out_rr(31),
      R => '0'
    );
\scram_data_out_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[3]\,
      Q => scram_data_out_rr(3),
      R => '0'
    );
\scram_data_out_rr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[4]\,
      Q => scram_data_out_rr(4),
      R => '0'
    );
\scram_data_out_rr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[5]\,
      Q => scram_data_out_rr(5),
      R => '0'
    );
\scram_data_out_rr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[6]\,
      Q => scram_data_out_rr(6),
      R => '0'
    );
\scram_data_out_rr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[7]\,
      Q => scram_data_out_rr(7),
      R => '0'
    );
\scram_data_out_rr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => scram_data_out_rr(8),
      R => '0'
    );
\scram_data_out_rr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => scram_data_out_rr(9),
      R => '0'
    );
\strobe_user_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(0),
      Q => \strobe_user_rr__0\(0),
      R => '0'
    );
\strobe_user_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(1),
      Q => strobe_user_rr(1),
      R => '0'
    );
\strobe_user_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(2),
      Q => strobe_user_rr(2),
      R => '0'
    );
\strobe_user_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(3),
      Q => strobe_user_rr(3),
      R => '0'
    );
\txcharisk[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(0),
      I1 => \txcharisk[0]_i_2__1_n_0\,
      I2 => replace_octet_slsa(0),
      I3 => replace_octet_slsf(0),
      I4 => \replace_octet_lsf_reg_n_0_[0]\,
      I5 => replace_octet_snls(0),
      O => \txcharisk[0]_i_1__1_n_0\
    );
\txcharisk[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \replace_octet_lsa_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txcharisk[0]_i_2__1_n_0\
    );
\txcharisk[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(1),
      I1 => \txcharisk[1]_i_2__1_n_0\,
      I2 => replace_octet_slsa(1),
      I3 => replace_octet_slsf(1),
      I4 => p_18_in,
      I5 => replace_octet_snls(1),
      O => \txcharisk[1]_i_1__1_n_0\
    );
\txcharisk[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_9_in,
      I1 => p_8_in,
      O => \txcharisk[1]_i_2__1_n_0\
    );
\txcharisk[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(2),
      I1 => \txcharisk[2]_i_2__1_n_0\,
      I2 => replace_octet_slsa(2),
      I3 => replace_octet_slsf(2),
      I4 => p_19_in,
      I5 => replace_octet_snls(2),
      O => \txcharisk[2]_i_1__1_n_0\
    );
\txcharisk[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      O => \txcharisk[2]_i_2__1_n_0\
    );
\txcharisk[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(3),
      I1 => \txcharisk[3]_i_2__1_n_0\,
      I2 => replace_octet_slsa(3),
      I3 => replace_octet_slsf(3),
      I4 => p_20_in,
      I5 => replace_octet_snls(3),
      O => \txcharisk[3]_i_1__1_n_0\
    );
\txcharisk[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_16_in,
      I1 => p_15_in,
      O => \txcharisk[3]_i_2__1_n_0\
    );
\txcharisk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[0]_i_1__1_n_0\,
      Q => \txcharisk_reg[3]_0\(0),
      R => \txdata[30]_i_1__1_n_0\
    );
\txcharisk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[1]_i_1__1_n_0\,
      Q => \txcharisk_reg[3]_0\(1),
      R => \txdata[30]_i_1__1_n_0\
    );
\txcharisk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[2]_i_1__1_n_0\,
      Q => \txcharisk_reg[3]_0\(2),
      R => \txdata[30]_i_1__1_n_0\
    );
\txcharisk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[3]_i_1__1_n_0\,
      Q => \txcharisk_reg[3]_0\(3),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(10),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[10]_i_1__1_n_0\
    );
\txdata[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(11),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[11]_i_1__1_n_0\
    );
\txdata[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(12),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[12]_i_1__1_n_0\
    );
\txdata[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(13),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[13]_i_1__1_n_0\
    );
\txdata[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(14),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[14]_i_1__1_n_0\
    );
\txdata[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_18_in,
      I1 => p_8_in,
      I2 => scram_data_out_rr(15),
      I3 => p_9_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[15]_i_1__1_n_0\
    );
\txdata[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_14_in,
      I3 => p_19_in,
      I4 => p_13_in,
      O => \txdata[17]_i_1__1_n_0\
    );
\txdata[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(18),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[18]_i_1__1_n_0\
    );
\txdata[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(19),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[19]_i_1__1_n_0\
    );
\txdata[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => \replace_octet_lsa_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      I4 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txdata[1]_i_1__1_n_0\
    );
\txdata[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(20),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[20]_i_1__1_n_0\
    );
\txdata[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(21),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[21]_i_1__1_n_0\
    );
\txdata[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(22),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[22]_i_1__1_n_0\
    );
\txdata[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_19_in,
      I1 => p_13_in,
      I2 => scram_data_out_rr(23),
      I3 => p_14_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[23]_i_1__1_n_0\
    );
\txdata[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_16_in,
      I3 => p_20_in,
      I4 => p_15_in,
      O => \txdata[25]_i_1__1_n_0\
    );
\txdata[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(26),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[26]_i_1__1_n_0\
    );
\txdata[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(27),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[27]_i_1__1_n_0\
    );
\txdata[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(28),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[28]_i_1__1_n_0\
    );
\txdata[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(29),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[29]_i_1__1_n_0\
    );
\txdata[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(2),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[2]_i_1__1_n_0\
    );
\txdata[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      O => \txdata[30]_i_1__1_n_0\
    );
\txdata[30]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(30),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[30]_i_2__1_n_0\
    );
\txdata[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_20_in,
      I1 => p_15_in,
      I2 => scram_data_out_rr(31),
      I3 => p_16_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[31]_i_1__1_n_0\
    );
\txdata[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(3),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[3]_i_1__1_n_0\
    );
\txdata[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(4),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[4]_i_1__1_n_0\
    );
\txdata[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(5),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[5]_i_1__1_n_0\
    );
\txdata[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(6),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[6]_i_1__1_n_0\
    );
\txdata[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => \replace_octet_lsf_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      I2 => scram_data_out_rr(7),
      I3 => \replace_octet_lsa_reg_n_0_[0]\,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[7]_i_1__1_n_0\
    );
\txdata[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_9_in,
      I3 => p_18_in,
      I4 => p_8_in,
      O => \txdata[9]_i_1__1_n_0\
    );
\txdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(0),
      Q => D(0),
      R => \txdata[1]_i_1__1_n_0\
    );
\txdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[10]_i_1__1_n_0\,
      Q => D(10),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[11]_i_1__1_n_0\,
      Q => D(11),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[12]_i_1__1_n_0\,
      Q => D(12),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[13]_i_1__1_n_0\,
      Q => D(13),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[14]_i_1__1_n_0\,
      Q => D(14),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[15]_i_1__1_n_0\,
      Q => D(15),
      R => '0'
    );
\txdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(16),
      Q => D(16),
      R => \txdata[17]_i_1__1_n_0\
    );
\txdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(17),
      Q => D(17),
      R => \txdata[17]_i_1__1_n_0\
    );
\txdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[18]_i_1__1_n_0\,
      Q => D(18),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[19]_i_1__1_n_0\,
      Q => D(19),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(1),
      Q => D(1),
      R => \txdata[1]_i_1__1_n_0\
    );
\txdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[20]_i_1__1_n_0\,
      Q => D(20),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[21]_i_1__1_n_0\,
      Q => D(21),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[22]_i_1__1_n_0\,
      Q => D(22),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[23]_i_1__1_n_0\,
      Q => D(23),
      R => '0'
    );
\txdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(24),
      Q => D(24),
      R => \txdata[25]_i_1__1_n_0\
    );
\txdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(25),
      Q => D(25),
      R => \txdata[25]_i_1__1_n_0\
    );
\txdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[26]_i_1__1_n_0\,
      Q => D(26),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[27]_i_1__1_n_0\,
      Q => D(27),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[28]_i_1__1_n_0\,
      Q => D(28),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[29]_i_1__1_n_0\,
      Q => D(29),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[2]_i_1__1_n_0\,
      Q => D(2),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[30]_i_2__1_n_0\,
      Q => D(30),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[31]_i_1__1_n_0\,
      Q => D(31),
      R => '0'
    );
\txdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[3]_i_1__1_n_0\,
      Q => D(3),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[4]_i_1__1_n_0\,
      Q => D(4),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[5]_i_1__1_n_0\,
      Q => D(5),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[6]_i_1__1_n_0\,
      Q => D(6),
      R => \txdata[30]_i_1__1_n_0\
    );
\txdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[7]_i_1__1_n_0\,
      Q => D(7),
      R => '0'
    );
\txdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(8),
      Q => D(8),
      R => \txdata[9]_i_1__1_n_0\
    );
\txdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(9),
      Q => D(9),
      R => \txdata[9]_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    support_lane_sync_i : out STD_LOGIC;
    \link_cfg_data_r_reg[13]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[3]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[4]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[1]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[2]\ : out STD_LOGIC;
    \link_cfg_data_r_reg[21]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[3]_0\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[4]_0\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[1]_0\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[2]_0\ : out STD_LOGIC;
    \link_cfg_data_r_reg[29]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[3]_1\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[4]_1\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[1]_1\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[2]_1\ : out STD_LOGIC;
    \link_cfg_data_r_reg[5]\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[3]_2\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[4]_2\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[1]_2\ : out STD_LOGIC;
    \tx_cfg_lid3_reg[2]_2\ : out STD_LOGIC;
    \txcharisk_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    rst : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in1_in__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]23_out\ : in STD_LOGIC;
    tx_cfg_lid3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \init_seq_data[23]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[21]_i_2__1\ : in STD_LOGIC;
    \link_cfg_lane[3]26_out\ : in STD_LOGIC;
    \init_seq_data[20]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[19]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[18]_i_2__2_0\ : in STD_LOGIC;
    \init_seq_data[31]_i_2__1\ : in STD_LOGIC;
    \init_seq_data[29]_i_2__1\ : in STD_LOGIC;
    \link_cfg_lane[3]29_out\ : in STD_LOGIC;
    \init_seq_data[28]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[27]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__2\ : in STD_LOGIC;
    \init_seq_data[26]_i_2__2_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \link_cfg_lane[3]2\ : in STD_LOGIC;
    strobe_user_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_multiframe_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_of_frame_rr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \init_seq_data_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    scram_k_out_rr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4_in : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    \replace_octet_slsa_reg[0]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[3]_0\ : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    \replace_octet_slsf_reg[2]_0\ : in STD_LOGIC;
    \replace_octet_slsf_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_2 : entity is "jesd204_v7_2_6_tx_lane_32";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_2 is
  signal \end_of_frame_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_of_multiframe_rr_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \init_seq_data_reg_n_0_[9]\ : STD_LOGIC;
  signal last_octet_of_frame_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \last_octet_of_frame_r[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_of_frame_r[7]_i_2__2_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_120_in : STD_LOGIC;
  signal last_octet_was_replaced_1316_out : STD_LOGIC;
  signal last_octet_was_replaced_224_in : STD_LOGIC;
  signal last_octet_was_replaced_23 : STD_LOGIC;
  signal last_octet_was_replaced_2319_out : STD_LOGIC;
  signal last_octet_was_replaced_328_in : STD_LOGIC;
  signal last_octet_was_replaced_ls_r : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_10__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_11__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_12__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_13__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_14__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_15__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_1__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_3__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_4__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_5__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_6__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_7__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_8__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_ls_r_i_9__2_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_10__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_11__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_12__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_13__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_14__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_15__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_1__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_2__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_3__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_4__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_5__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_6__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_7__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_8__2_n_0\ : STD_LOGIC;
  signal \last_octet_was_replaced_nls_r_i_9__2_n_0\ : STD_LOGIC;
  signal last_octet_was_replaced_nls_r_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_23_in24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_32_in33_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_39_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_47_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal p_50_in : STD_LOGIC;
  signal p_52_in : STD_LOGIC;
  signal p_53_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_55_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_58_in : STD_LOGIC;
  signal p_59_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_63_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in11_in : STD_LOGIC;
  signal \replace_octet_lsa[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsa[2]_i_1__2_n_0\ : STD_LOGIC;
  signal replace_octet_lsa_i0 : STD_LOGIC;
  signal \replace_octet_lsa_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_lsf[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_lsf[2]_i_3__2_n_0\ : STD_LOGIC;
  signal replace_octet_lsf_i0 : STD_LOGIC;
  signal \replace_octet_lsf_reg_n_0_[0]\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_10__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_11__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_12__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_13__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_7__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_8__2_n_0\ : STD_LOGIC;
  signal \replace_octet_nls[1]_i_9__2_n_0\ : STD_LOGIC;
  signal replace_octet_nls_i0 : STD_LOGIC;
  signal \replace_octet_nls_reg_n_0_[0]\ : STD_LOGIC;
  signal replace_octet_slsa : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \replace_octet_slsa[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \replace_octet_slsa[3]_i_2__2_n_0\ : STD_LOGIC;
  signal replace_octet_slsa_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_slsf_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal replace_octet_snls_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal scram_data_out0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scram_data_out_24 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \scram_data_out_r[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \scram_data_out_r_reg_n_0_[7]\ : STD_LOGIC;
  signal scram_data_out_rr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal strobe_user_rr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \strobe_user_rr__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^support_lane_sync_i\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[1]\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[1]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[1]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[1]_2\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[3]\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[3]_0\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[3]_1\ : STD_LOGIC;
  signal \^tx_cfg_lid3_reg[3]_2\ : STD_LOGIC;
  signal \txcharisk[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \txcharisk[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \txcharisk[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \txcharisk[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \txcharisk[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \txdata[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[30]_i_2__2_n_0\ : STD_LOGIC;
  signal \txdata[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \txdata[9]_i_1__2_n_0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \end_of_frame_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_frame_rr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \end_of_multiframe_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_seq_data[13]_i_3__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \init_seq_data[15]_i_3__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \init_seq_data[21]_i_3__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \init_seq_data[23]_i_3__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \init_seq_data[29]_i_3__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \init_seq_data[31]_i_3__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \init_seq_data[5]_i_3__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \init_seq_data[7]_i_3__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_1__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[0]_i_2__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_1__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[1]_i_2__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_1__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[2]_i_2__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[3]_i_2__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[4]_i_1__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[5]_i_2__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[6]_i_1__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \last_octet_of_frame_r[7]_i_2__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_10__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_11__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_4__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_5__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_6__2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_ls_r_i_9__2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_11__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_12__2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_13__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_14__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_15__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_6__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \last_octet_was_replaced_nls_r_i_9__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \replace_octet_lsa[1]_i_1__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \replace_octet_lsa[2]_i_1__2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_1__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \replace_octet_lsf[0]_i_2__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_1__2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \replace_octet_lsf[2]_i_3__2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \replace_octet_lsf[3]_i_1__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_1__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_2__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \replace_octet_nls[0]_i_3__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_10__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_11__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_12__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_13__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_4__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_7__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \replace_octet_nls[1]_i_9__2\ : label is "soft_lutpair130";
  attribute equivalent_register_removal of \strobe_user_rr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \strobe_user_rr_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM of \txcharisk[0]_i_2__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \txcharisk[1]_i_2__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \txcharisk[2]_i_2__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \txcharisk[3]_i_2__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \txdata[10]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \txdata[11]_i_1__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \txdata[12]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \txdata[13]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \txdata[14]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \txdata[18]_i_1__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \txdata[19]_i_1__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \txdata[20]_i_1__2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \txdata[21]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \txdata[22]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \txdata[26]_i_1__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \txdata[27]_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \txdata[28]_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \txdata[29]_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \txdata[2]_i_1__2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \txdata[30]_i_2__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \txdata[3]_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \txdata[4]_i_1__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \txdata[5]_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \txdata[6]_i_1__2\ : label is "soft_lutpair142";
begin
  support_lane_sync_i <= \^support_lane_sync_i\;
  \tx_cfg_lid3_reg[1]\ <= \^tx_cfg_lid3_reg[1]\;
  \tx_cfg_lid3_reg[1]_0\ <= \^tx_cfg_lid3_reg[1]_0\;
  \tx_cfg_lid3_reg[1]_1\ <= \^tx_cfg_lid3_reg[1]_1\;
  \tx_cfg_lid3_reg[1]_2\ <= \^tx_cfg_lid3_reg[1]_2\;
  \tx_cfg_lid3_reg[3]\ <= \^tx_cfg_lid3_reg[3]\;
  \tx_cfg_lid3_reg[3]_0\ <= \^tx_cfg_lid3_reg[3]_0\;
  \tx_cfg_lid3_reg[3]_1\ <= \^tx_cfg_lid3_reg[3]_1\;
  \tx_cfg_lid3_reg[3]_2\ <= \^tx_cfg_lid3_reg[3]_2\;
\end_of_frame_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(0),
      Q => \end_of_frame_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_frame_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(1),
      Q => p_6_in,
      R => '0'
    );
\end_of_frame_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(2),
      Q => p_9_in11_in,
      R => '0'
    );
\end_of_frame_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_frame_rr_reg[3]_0\(3),
      Q => p_1_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(0),
      Q => \end_of_multiframe_rr_reg_n_0_[0]\,
      R => '0'
    );
\end_of_multiframe_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(1),
      Q => p_0_in6_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(2),
      Q => p_0_in10_in,
      R => '0'
    );
\end_of_multiframe_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \end_of_multiframe_rr_reg[3]_0\(3),
      Q => \end_of_multiframe_rr_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid3(1),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(1),
      I3 => \p_0_in1_in__0\(0),
      I4 => tx_cfg_lid3(0),
      O => \^tx_cfg_lid3_reg[1]\
    );
\init_seq_data[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(2),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(2),
      I3 => \^tx_cfg_lid3_reg[1]\,
      O => \tx_cfg_lid3_reg[2]\
    );
\init_seq_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid3(3),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(3),
      I3 => \^tx_cfg_lid3_reg[1]\,
      I4 => \p_0_in1_in__0\(2),
      I5 => tx_cfg_lid3(2),
      O => \^tx_cfg_lid3_reg[3]\
    );
\init_seq_data[13]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(4),
      I1 => \link_cfg_lane[3]23_out\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \^tx_cfg_lid3_reg[3]\,
      O => \tx_cfg_lid3_reg[4]\
    );
\init_seq_data[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \p_0_in1_in__0\(5),
      I1 => \^tx_cfg_lid3_reg[3]\,
      I2 => \p_0_in1_in__0\(4),
      I3 => \link_cfg_lane[3]23_out\,
      I4 => tx_cfg_lid3(4),
      O => \link_cfg_data_r_reg[13]\
    );
\init_seq_data[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid3(1),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[18]_i_2__2\,
      I3 => \init_seq_data[18]_i_2__2_0\,
      I4 => tx_cfg_lid3(0),
      O => \^tx_cfg_lid3_reg[1]_0\
    );
\init_seq_data[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(2),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[19]_i_2__2\,
      I3 => \^tx_cfg_lid3_reg[1]_0\,
      O => \tx_cfg_lid3_reg[2]_0\
    );
\init_seq_data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid3(3),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[20]_i_2__2\,
      I3 => \^tx_cfg_lid3_reg[1]_0\,
      I4 => \init_seq_data[19]_i_2__2\,
      I5 => tx_cfg_lid3(2),
      O => \^tx_cfg_lid3_reg[3]_0\
    );
\init_seq_data[21]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(4),
      I1 => \link_cfg_lane[3]26_out\,
      I2 => \init_seq_data[21]_i_2__1\,
      I3 => \^tx_cfg_lid3_reg[3]_0\,
      O => \tx_cfg_lid3_reg[4]_0\
    );
\init_seq_data[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[23]_i_2__1\,
      I1 => \^tx_cfg_lid3_reg[3]_0\,
      I2 => \init_seq_data[21]_i_2__1\,
      I3 => \link_cfg_lane[3]26_out\,
      I4 => tx_cfg_lid3(4),
      O => \link_cfg_data_r_reg[21]\
    );
\init_seq_data[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid3(1),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[26]_i_2__2\,
      I3 => \init_seq_data[26]_i_2__2_0\,
      I4 => tx_cfg_lid3(0),
      O => \^tx_cfg_lid3_reg[1]_1\
    );
\init_seq_data[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(2),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[27]_i_2__2\,
      I3 => \^tx_cfg_lid3_reg[1]_1\,
      O => \tx_cfg_lid3_reg[2]_1\
    );
\init_seq_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid3(3),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[28]_i_2__2\,
      I3 => \^tx_cfg_lid3_reg[1]_1\,
      I4 => \init_seq_data[27]_i_2__2\,
      I5 => tx_cfg_lid3(2),
      O => \^tx_cfg_lid3_reg[3]_1\
    );
\init_seq_data[29]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(4),
      I1 => \link_cfg_lane[3]29_out\,
      I2 => \init_seq_data[29]_i_2__1\,
      I3 => \^tx_cfg_lid3_reg[3]_1\,
      O => \tx_cfg_lid3_reg[4]_1\
    );
\init_seq_data[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8808080"
    )
        port map (
      I0 => tx_cfg_lid3(1),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => tx_cfg_lid3(0),
      O => \^tx_cfg_lid3_reg[1]_2\
    );
\init_seq_data[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => \init_seq_data[31]_i_2__1\,
      I1 => \^tx_cfg_lid3_reg[3]_1\,
      I2 => \init_seq_data[29]_i_2__1\,
      I3 => \link_cfg_lane[3]29_out\,
      I4 => tx_cfg_lid3(4),
      O => \link_cfg_data_r_reg[29]\
    );
\init_seq_data[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(2),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(2),
      I3 => \^tx_cfg_lid3_reg[1]_2\,
      O => \tx_cfg_lid3_reg[2]_2\
    );
\init_seq_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8C880F8808080"
    )
        port map (
      I0 => tx_cfg_lid3(3),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(3),
      I3 => \^tx_cfg_lid3_reg[1]_2\,
      I4 => Q(2),
      I5 => tx_cfg_lid3(2),
      O => \^tx_cfg_lid3_reg[3]_2\
    );
\init_seq_data[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => tx_cfg_lid3(4),
      I1 => \link_cfg_lane[3]2\,
      I2 => Q(4),
      I3 => \^tx_cfg_lid3_reg[3]_2\,
      O => \tx_cfg_lid3_reg[4]_2\
    );
\init_seq_data[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8808080"
    )
        port map (
      I0 => Q(5),
      I1 => \^tx_cfg_lid3_reg[3]_2\,
      I2 => Q(4),
      I3 => \link_cfg_lane[3]2\,
      I4 => tx_cfg_lid3(4),
      O => \link_cfg_data_r_reg[5]\
    );
\init_seq_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(0),
      Q => \init_seq_data_reg_n_0_[0]\,
      R => '0'
    );
\init_seq_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(10),
      Q => p_23_in,
      R => '0'
    );
\init_seq_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(11),
      Q => p_25_in,
      R => '0'
    );
\init_seq_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(12),
      Q => p_27_in,
      R => '0'
    );
\init_seq_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(13),
      Q => p_29_in,
      R => '0'
    );
\init_seq_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(14),
      Q => p_31_in,
      R => '0'
    );
\init_seq_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(15),
      Q => p_32_in,
      R => '0'
    );
\init_seq_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(16),
      Q => p_34_in,
      R => '0'
    );
\init_seq_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(17),
      Q => p_36_in,
      R => '0'
    );
\init_seq_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(18),
      Q => p_38_in,
      R => '0'
    );
\init_seq_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(19),
      Q => \init_seq_data_reg_n_0_[19]\,
      R => '0'
    );
\init_seq_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(1),
      Q => \init_seq_data_reg_n_0_[1]\,
      R => '0'
    );
\init_seq_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(20),
      Q => \init_seq_data_reg_n_0_[20]\,
      R => '0'
    );
\init_seq_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(21),
      Q => \init_seq_data_reg_n_0_[21]\,
      R => '0'
    );
\init_seq_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(22),
      Q => p_46_in,
      R => '0'
    );
\init_seq_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(23),
      Q => p_48_in,
      R => '0'
    );
\init_seq_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(24),
      Q => p_50_in,
      R => '0'
    );
\init_seq_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(25),
      Q => p_52_in,
      R => '0'
    );
\init_seq_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(26),
      Q => p_54_in,
      R => '0'
    );
\init_seq_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(27),
      Q => p_56_in,
      R => '0'
    );
\init_seq_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(28),
      Q => p_58_in,
      R => '0'
    );
\init_seq_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(29),
      Q => p_60_in,
      R => '0'
    );
\init_seq_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(2),
      Q => \init_seq_data_reg_n_0_[2]\,
      R => '0'
    );
\init_seq_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(30),
      Q => p_62_in,
      R => '0'
    );
\init_seq_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(31),
      Q => p_32_in33_in,
      R => '0'
    );
\init_seq_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(3),
      Q => \init_seq_data_reg_n_0_[3]\,
      R => '0'
    );
\init_seq_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(4),
      Q => \init_seq_data_reg_n_0_[4]\,
      R => '0'
    );
\init_seq_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(5),
      Q => p_12_in,
      R => '0'
    );
\init_seq_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(6),
      Q => \init_seq_data_reg_n_0_[6]\,
      R => '0'
    );
\init_seq_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(7),
      Q => \init_seq_data_reg_n_0_[7]\,
      R => '0'
    );
\init_seq_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(8),
      Q => \init_seq_data_reg_n_0_[8]\,
      R => '0'
    );
\init_seq_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \init_seq_data_reg[31]_0\(9),
      Q => \init_seq_data_reg_n_0_[9]\,
      R => '0'
    );
\last_octet_of_frame_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(0),
      I1 => p_1_in,
      I2 => p_0_in2_in(0),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[0]_i_2__2_n_0\,
      O => \p_0_in__0\(0)
    );
\last_octet_of_frame_r[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[0]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(0),
      O => \last_octet_of_frame_r[0]_i_2__2_n_0\
    );
\last_octet_of_frame_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_1_in,
      I2 => p_0_in2_in(1),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[1]_i_2__2_n_0\,
      O => \p_0_in__0\(1)
    );
\last_octet_of_frame_r[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(1),
      O => \last_octet_of_frame_r[1]_i_2__2_n_0\
    );
\last_octet_of_frame_r[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_1_in,
      I2 => p_0_in2_in(2),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[2]_i_2__2_n_0\,
      O => \p_0_in__0\(2)
    );
\last_octet_of_frame_r[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(2),
      O => \last_octet_of_frame_r[2]_i_2__2_n_0\
    );
\last_octet_of_frame_r[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_1_in,
      I2 => p_0_in2_in(3),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[3]_i_2__2_n_0\,
      O => \p_0_in__0\(3)
    );
\last_octet_of_frame_r[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[3]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(3),
      O => \last_octet_of_frame_r[3]_i_2__2_n_0\
    );
\last_octet_of_frame_r[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_1_in,
      I2 => p_0_in2_in(4),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[4]_i_2__2_n_0\,
      O => \p_0_in__0\(4)
    );
\last_octet_of_frame_r[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(4),
      O => \last_octet_of_frame_r[4]_i_2__2_n_0\
    );
\last_octet_of_frame_r[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_1_in,
      I2 => p_0_in2_in(5),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[5]_i_2__2_n_0\,
      O => \p_0_in__0\(5)
    );
\last_octet_of_frame_r[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[5]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(5),
      O => \last_octet_of_frame_r[5]_i_2__2_n_0\
    );
\last_octet_of_frame_r[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_1_in,
      I2 => p_0_in2_in(6),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[6]_i_2__2_n_0\,
      O => \p_0_in__0\(6)
    );
\last_octet_of_frame_r[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[6]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(6),
      O => \last_octet_of_frame_r[6]_i_2__2_n_0\
    );
\last_octet_of_frame_r[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_1_in,
      I2 => p_0_in2_in(7),
      I3 => p_9_in11_in,
      I4 => \last_octet_of_frame_r[7]_i_2__2_n_0\,
      O => \p_0_in__0\(7)
    );
\last_octet_of_frame_r[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_6_in,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => last_octet_of_frame_r(7),
      O => \last_octet_of_frame_r[7]_i_2__2_n_0\
    );
\last_octet_of_frame_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => last_octet_of_frame_r(0),
      R => rst
    );
\last_octet_of_frame_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => last_octet_of_frame_r(1),
      R => rst
    );
\last_octet_of_frame_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => last_octet_of_frame_r(2),
      R => rst
    );
\last_octet_of_frame_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => last_octet_of_frame_r(3),
      R => rst
    );
\last_octet_of_frame_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => last_octet_of_frame_r(4),
      R => rst
    );
\last_octet_of_frame_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => last_octet_of_frame_r(5),
      R => rst
    );
\last_octet_of_frame_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => last_octet_of_frame_r(6),
      R => rst
    );
\last_octet_of_frame_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => last_octet_of_frame_r(7),
      R => rst
    );
\last_octet_was_replaced_ls_r_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE0000"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_was_replaced_ls_r,
      I3 => last_octet_was_replaced_nls_r_reg_n_0,
      I4 => \replace_octet_lsf[0]_i_2__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_10__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F3F7"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => \^support_lane_sync_i\,
      I2 => \replace_octet_nls[1]_i_3__2_n_0\,
      I3 => p_6_in,
      I4 => \replace_octet_nls[1]_i_2__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_11__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBE"
    )
        port map (
      I0 => p_7_in,
      I1 => \last_octet_of_frame_r[7]_i_2__2_n_0\,
      I2 => p_0_in2_in(7),
      I3 => \last_octet_was_replaced_ls_r_i_13__2_n_0\,
      I4 => \last_octet_was_replaced_ls_r_i_14__2_n_0\,
      I5 => \last_octet_was_replaced_ls_r_i_15__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_12__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => last_octet_of_frame_r(6),
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => p_6_in,
      I5 => p_0_in(6),
      O => \last_octet_was_replaced_ls_r_i_13__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[3]_i_2__2_n_0\,
      I1 => p_0_in2_in(3),
      I2 => p_0_in2_in(5),
      I3 => \last_octet_of_frame_r[5]_i_2__2_n_0\,
      I4 => p_0_in2_in(4),
      I5 => \last_octet_of_frame_r[4]_i_2__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_14__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_of_frame_r[0]_i_2__2_n_0\,
      I1 => p_0_in2_in(0),
      I2 => p_0_in2_in(1),
      I3 => \last_octet_of_frame_r[1]_i_2__2_n_0\,
      I4 => p_0_in2_in(2),
      I5 => \last_octet_of_frame_r[2]_i_2__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_15__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => strobe_user_rr(2),
      I1 => strobe_user_rr(1),
      I2 => \strobe_user_rr__0\(0),
      I3 => strobe_user_rr(3),
      O => \last_octet_was_replaced_ls_r_i_1__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => \last_octet_was_replaced_ls_r_i_4__2_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_5__2_n_0\,
      O => last_octet_was_replaced_nls_r
    );
\last_octet_was_replaced_ls_r_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000DDFFF0FFDD"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_6__2_n_0\,
      I1 => \last_octet_was_replaced_ls_r_i_7__2_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__2_n_0\,
      I3 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_ls_r_i_9__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_3__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => p_6_in,
      O => \last_octet_was_replaced_ls_r_i_4__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in10_in,
      I1 => p_9_in11_in,
      O => \last_octet_was_replaced_ls_r_i_5__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BFF"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_2__2_n_0\,
      I1 => p_9_in11_in,
      I2 => p_0_in10_in,
      I3 => \replace_octet_lsf[2]_i_3__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_6__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011111111"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => \last_octet_was_replaced_ls_r_i_10__2_n_0\,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => \last_octet_was_replaced_ls_r_i_11__2_n_0\,
      O => \last_octet_was_replaced_ls_r_i_7__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FD0000B9B90000"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__2_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__2_n_0\,
      I3 => \^support_lane_sync_i\,
      I4 => strobe_user_rr(3),
      I5 => p_0_in10_in,
      O => \last_octet_was_replaced_ls_r_i_8__2_n_0\
    );
\last_octet_was_replaced_ls_r_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__2_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      O => \last_octet_was_replaced_ls_r_i_9__2_n_0\
    );
last_octet_was_replaced_ls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_ls_r_i_3__2_n_0\,
      Q => last_octet_was_replaced_ls_r,
      S => \last_octet_was_replaced_ls_r_i_1__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_13__2_n_0\,
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(1),
      I3 => \last_octet_was_replaced_nls_r_i_14__2_n_0\,
      I4 => p_0_in4_in(2),
      I5 => \last_octet_was_replaced_nls_r_i_15__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_10__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[6]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_11__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[4]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_12__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[0]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_13__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[1]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_14__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[2]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_15__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10FF10101010"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_2__2_n_0\,
      I1 => \last_octet_was_replaced_nls_r_i_3__2_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_8__2_n_0\,
      I3 => \last_octet_was_replaced_nls_r_i_4__2_n_0\,
      I4 => \last_octet_was_replaced_nls_r_i_5__2_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_6__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_1__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_10_in,
      I1 => \last_octet_was_replaced_nls_r_i_7__2_n_0\,
      I2 => \last_octet_was_replaced_nls_r_i_8__2_n_0\,
      I3 => p_0_in4_in(3),
      I4 => \last_octet_was_replaced_nls_r_i_9__2_n_0\,
      I5 => \last_octet_was_replaced_nls_r_i_10__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_2__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_3__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFDFFFD"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__2_n_0\,
      I2 => \last_octet_was_replaced_ls_r_i_12__2_n_0\,
      I3 => support_lane_sync,
      I4 => test_modes(0),
      I5 => test_modes(1),
      O => \last_octet_was_replaced_nls_r_i_4__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111100000010"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => p_0_in10_in,
      I2 => last_octet_was_replaced_120_in,
      I3 => p_6_in,
      I4 => p_0_in6_in,
      I5 => last_octet_was_replaced_224_in,
      O => \last_octet_was_replaced_nls_r_i_5__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => p_1_in,
      O => \last_octet_was_replaced_nls_r_i_6__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[7]_i_2__2_n_0\,
      I3 => p_0_in4_in(7),
      I4 => \last_octet_was_replaced_nls_r_i_11__2_n_0\,
      I5 => p_0_in4_in(6),
      O => \last_octet_was_replaced_nls_r_i_7__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[5]_i_2__2_n_0\,
      I3 => p_0_in4_in(5),
      I4 => \last_octet_was_replaced_nls_r_i_12__2_n_0\,
      I5 => p_0_in4_in(4),
      O => \last_octet_was_replaced_nls_r_i_8__2_n_0\
    );
\last_octet_was_replaced_nls_r_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_9_in11_in,
      I2 => \last_octet_of_frame_r[3]_i_2__2_n_0\,
      O => \last_octet_was_replaced_nls_r_i_9__2_n_0\
    );
last_octet_was_replaced_nls_r_reg: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => last_octet_was_replaced_nls_r,
      D => \last_octet_was_replaced_nls_r_i_1__2_n_0\,
      Q => last_octet_was_replaced_nls_r_reg_n_0,
      S => \last_octet_was_replaced_ls_r_i_1__2_n_0\
    );
\replace_octet_lsa[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45440000"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__2_n_0\,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_lsa[0]_i_1__2_n_0\
    );
\replace_octet_lsa[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => support_lane_sync,
      I2 => test_modes(0),
      I3 => test_modes(1),
      I4 => \replace_octet_nls[1]_i_3__2_n_0\,
      O => last_octet_was_replaced_23
    );
\replace_octet_lsa[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \replace_octet_lsf[2]_i_3__2_n_0\,
      I1 => p_0_in10_in,
      O => \replace_octet_lsa[2]_i_1__2_n_0\
    );
\replace_octet_lsa[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I1 => \last_octet_was_replaced_ls_r_i_9__2_n_0\,
      O => replace_octet_lsa_i0
    );
\replace_octet_lsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[0]_i_1__2_n_0\,
      Q => \replace_octet_lsa_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_23,
      Q => p_9_in,
      R => '0'
    );
\replace_octet_lsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsa[2]_i_1__2_n_0\,
      Q => p_14_in,
      R => '0'
    );
\replace_octet_lsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsa_i0,
      Q => p_16_in,
      R => '0'
    );
\replace_octet_lsf[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \replace_octet_lsf[0]_i_2__2_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => last_octet_was_replaced_1316_out
    );
\replace_octet_lsf[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^support_lane_sync_i\,
      I1 => \replace_octet_nls[0]_i_5__2_n_0\,
      I2 => \replace_octet_nls[0]_i_4__2_n_0\,
      I3 => \replace_octet_nls[0]_i_3__1_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      O => \replace_octet_lsf[0]_i_2__2_n_0\
    );
\replace_octet_lsf[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \replace_octet_lsf[1]_i_2__2_n_0\,
      I1 => p_0_in6_in,
      O => last_octet_was_replaced_2319_out
    );
\replace_octet_lsf[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400000400"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__2_n_0\,
      I1 => p_6_in,
      I2 => \replace_octet_nls[1]_i_3__2_n_0\,
      I3 => test_modes(1),
      I4 => test_modes(0),
      I5 => support_lane_sync,
      O => \replace_octet_lsf[1]_i_2__2_n_0\
    );
\replace_octet_lsf[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_9_in11_in,
      I1 => \replace_octet_lsf[2]_i_2__2_n_0\,
      I2 => \replace_octet_lsf[2]_i_3__2_n_0\,
      I3 => p_0_in10_in,
      O => \replace_octet_lsf[2]_i_1__2_n_0\
    );
\replace_octet_lsf[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5054FFFF3344FFFF"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_3__2_n_0\,
      I1 => p_6_in,
      I2 => \^support_lane_sync_i\,
      I3 => \replace_octet_nls[1]_i_2__2_n_0\,
      I4 => strobe_user_rr(2),
      I5 => p_0_in6_in,
      O => \replace_octet_lsf[2]_i_2__2_n_0\
    );
\replace_octet_lsf[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => test_modes(1),
      I1 => test_modes(0),
      I2 => support_lane_sync,
      I3 => \last_octet_was_replaced_ls_r_i_12__2_n_0\,
      O => \replace_octet_lsf[2]_i_3__2_n_0\
    );
\replace_octet_lsf[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__2_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \last_octet_was_replaced_ls_r_i_9__2_n_0\,
      O => replace_octet_lsf_i0
    );
\replace_octet_lsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_1316_out,
      Q => \replace_octet_lsf_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_lsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_2319_out,
      Q => p_18_in,
      R => '0'
    );
\replace_octet_lsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \replace_octet_lsf[2]_i_1__2_n_0\,
      Q => p_19_in,
      R => '0'
    );
\replace_octet_lsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_lsf_i0,
      Q => p_20_in,
      R => '0'
    );
\replace_octet_nls[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \replace_octet_nls[0]_i_2__2_n_0\,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      I2 => last_octet_was_replaced_ls_r,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \^support_lane_sync_i\,
      O => last_octet_was_replaced_120_in
    );
\replace_octet_nls[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \replace_octet_slsa_reg[0]_0\,
      I1 => \replace_octet_nls[0]_i_3__1_n_0\,
      I2 => \replace_octet_nls[0]_i_4__2_n_0\,
      I3 => \replace_octet_nls[0]_i_5__2_n_0\,
      O => \replace_octet_nls[0]_i_2__2_n_0\
    );
\replace_octet_nls[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(6),
      I1 => \scram_data_out_r_reg_n_0_[6]\,
      I2 => last_octet_of_frame_r(7),
      I3 => \scram_data_out_r_reg_n_0_[7]\,
      O => \replace_octet_nls[0]_i_3__1_n_0\
    );
\replace_octet_nls[0]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => support_lane_sync,
      I1 => test_modes(0),
      I2 => test_modes(1),
      O => \^support_lane_sync_i\
    );
\replace_octet_nls[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(3),
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[4]\,
      I3 => last_octet_of_frame_r(4),
      I4 => \scram_data_out_r_reg_n_0_[5]\,
      I5 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[0]_i_4__2_n_0\
    );
\replace_octet_nls[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_octet_of_frame_r(0),
      I1 => \scram_data_out_r_reg_n_0_[0]\,
      I2 => \scram_data_out_r_reg_n_0_[1]\,
      I3 => last_octet_of_frame_r(1),
      I4 => \scram_data_out_r_reg_n_0_[2]\,
      I5 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[0]_i_5__2_n_0\
    );
\replace_octet_nls[1]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(5),
      O => \replace_octet_nls[1]_i_10__2_n_0\
    );
\replace_octet_nls[1]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[0]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(0),
      O => \replace_octet_nls[1]_i_11__2_n_0\
    );
\replace_octet_nls[1]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[2]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(2),
      O => \replace_octet_nls[1]_i_12__2_n_0\
    );
\replace_octet_nls[1]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[1]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(1),
      O => \replace_octet_nls[1]_i_13__2_n_0\
    );
\replace_octet_nls[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000510000"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_2__2_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_6_in,
      I5 => \replace_octet_nls[1]_i_3__2_n_0\,
      O => last_octet_was_replaced_224_in
    );
\replace_octet_nls[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777575557F557F5"
    )
        port map (
      I0 => strobe_user_rr(1),
      I1 => \replace_octet_nls[0]_i_2__2_n_0\,
      I2 => \replace_octet_nls[1]_i_4__2_n_0\,
      I3 => \end_of_frame_rr_reg_n_0_[0]\,
      I4 => \^support_lane_sync_i\,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => \replace_octet_nls[1]_i_2__2_n_0\
    );
\replace_octet_nls[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => p_4_in,
      I1 => \replace_octet_nls[1]_i_5__2_n_0\,
      I2 => \replace_octet_nls[1]_i_6__2_n_0\,
      I3 => p_0_in(3),
      I4 => \replace_octet_nls[1]_i_7__2_n_0\,
      I5 => \replace_octet_nls[1]_i_8__2_n_0\,
      O => \replace_octet_nls[1]_i_3__2_n_0\
    );
\replace_octet_nls[1]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => last_octet_was_replaced_ls_r,
      I1 => last_octet_was_replaced_nls_r_reg_n_0,
      O => \replace_octet_nls[1]_i_4__2_n_0\
    );
\replace_octet_nls[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[6]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(6),
      I3 => p_0_in(6),
      I4 => \replace_octet_nls[1]_i_9__2_n_0\,
      I5 => p_0_in(7),
      O => \replace_octet_nls[1]_i_5__2_n_0\
    );
\replace_octet_nls[1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(4),
      I3 => p_0_in(4),
      I4 => \replace_octet_nls[1]_i_10__2_n_0\,
      I5 => p_0_in(5),
      O => \replace_octet_nls[1]_i_6__2_n_0\
    );
\replace_octet_nls[1]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[3]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(3),
      O => \replace_octet_nls[1]_i_7__2_n_0\
    );
\replace_octet_nls[1]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \replace_octet_nls[1]_i_11__2_n_0\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => \replace_octet_nls[1]_i_12__2_n_0\,
      I4 => p_0_in(1),
      I5 => \replace_octet_nls[1]_i_13__2_n_0\,
      O => \replace_octet_nls[1]_i_8__2_n_0\
    );
\replace_octet_nls[1]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[7]\,
      I1 => \end_of_frame_rr_reg_n_0_[0]\,
      I2 => last_octet_of_frame_r(7),
      O => \replace_octet_nls[1]_i_9__2_n_0\
    );
\replace_octet_nls[2]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_octet_was_replaced_nls_r_i_4__2_n_0\,
      O => last_octet_was_replaced_328_in
    );
\replace_octet_nls[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A20000"
    )
        port map (
      I0 => \last_octet_was_replaced_ls_r_i_8__2_n_0\,
      I1 => test_modes(1),
      I2 => test_modes(0),
      I3 => support_lane_sync,
      I4 => p_1_in,
      I5 => \last_octet_was_replaced_nls_r_i_2__2_n_0\,
      O => replace_octet_nls_i0
    );
\replace_octet_nls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_120_in,
      Q => \replace_octet_nls_reg_n_0_[0]\,
      R => '0'
    );
\replace_octet_nls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_224_in,
      Q => p_8_in,
      R => '0'
    );
\replace_octet_nls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => last_octet_was_replaced_328_in,
      Q => p_13_in,
      R => '0'
    );
\replace_octet_nls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_nls_i0,
      Q => p_15_in,
      R => '0'
    );
\replace_octet_slsa[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[0]_i_2__2_n_0\,
      I1 => \scram_data_out_r_reg_n_0_[4]\,
      I2 => \scram_data_out_r_reg_n_0_[7]\,
      I3 => \end_of_multiframe_rr_reg_n_0_[0]\,
      I4 => \^support_lane_sync_i\,
      I5 => \replace_octet_slsa_reg[0]_0\,
      O => replace_octet_slsa_i(0)
    );
\replace_octet_slsa[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[5]\,
      I1 => \scram_data_out_r_reg_n_0_[3]\,
      I2 => \scram_data_out_r_reg_n_0_[2]\,
      I3 => \scram_data_out_r_reg_n_0_[6]\,
      I4 => \scram_data_out_r_reg_n_0_[1]\,
      I5 => \scram_data_out_r_reg_n_0_[0]\,
      O => \replace_octet_slsa[0]_i_2__2_n_0\
    );
\replace_octet_slsa[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__2_n_0\,
      I1 => p_0_in(7),
      I2 => p_0_in6_in,
      I3 => \^support_lane_sync_i\,
      I4 => p_4_in,
      O => replace_octet_slsa_i(1)
    );
\replace_octet_slsa[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => \replace_octet_slsa[1]_i_3__2_n_0\,
      O => \replace_octet_slsa[1]_i_2__2_n_0\
    );
\replace_octet_slsa[1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in(2),
      O => \replace_octet_slsa[1]_i_3__2_n_0\
    );
\replace_octet_slsa[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[2]_i_2__2_n_0\,
      I1 => p_0_in2_in(7),
      I2 => p_0_in2_in(6),
      I3 => p_0_in10_in,
      I4 => \^support_lane_sync_i\,
      I5 => p_7_in,
      O => replace_octet_slsa_i(2)
    );
\replace_octet_slsa[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => p_0_in2_in(0),
      I3 => p_0_in2_in(1),
      I4 => p_0_in2_in(2),
      I5 => p_0_in2_in(3),
      O => \replace_octet_slsa[2]_i_2__2_n_0\
    );
\replace_octet_slsa[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__2_n_0\,
      I1 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I2 => p_0_in4_in(7),
      I3 => p_0_in4_in(6),
      I4 => \^support_lane_sync_i\,
      I5 => p_10_in,
      O => replace_octet_slsa_i(3)
    );
\replace_octet_slsa[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(2),
      I3 => p_0_in4_in(3),
      I4 => p_0_in4_in(5),
      I5 => p_0_in4_in(4),
      O => \replace_octet_slsa[3]_i_2__2_n_0\
    );
\replace_octet_slsa_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(0),
      Q => replace_octet_slsa(0),
      R => '0'
    );
\replace_octet_slsa_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(1),
      Q => replace_octet_slsa(1),
      R => '0'
    );
\replace_octet_slsa_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(2),
      Q => replace_octet_slsa(2),
      R => '0'
    );
\replace_octet_slsa_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsa_i(3),
      Q => replace_octet_slsa(3),
      R => '0'
    );
\replace_octet_slsf[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__2_n_0\,
      I4 => \replace_octet_slsf_reg[0]_0\,
      I5 => \end_of_multiframe_rr_reg_n_0_[0]\,
      O => replace_octet_slsf_i(0)
    );
\replace_octet_slsf[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__2_n_0\,
      I1 => p_0_in6_in,
      I2 => p_4_in,
      I3 => \^support_lane_sync_i\,
      I4 => p_6_in,
      I5 => p_0_in(7),
      O => replace_octet_slsf_i(1)
    );
\replace_octet_slsf[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__2_n_0\,
      I4 => \replace_octet_slsf_reg[2]_0\,
      I5 => p_0_in10_in,
      O => replace_octet_slsf_i(2)
    );
\replace_octet_slsf[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__2_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => \replace_octet_slsf_reg[3]_0\,
      I4 => \end_of_multiframe_rr_reg_n_0_[3]\,
      I5 => p_1_in,
      O => replace_octet_slsf_i(3)
    );
\replace_octet_slsf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(0),
      Q => replace_octet_slsf(0),
      R => '0'
    );
\replace_octet_slsf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(1),
      Q => replace_octet_slsf(1),
      R => '0'
    );
\replace_octet_slsf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(2),
      Q => replace_octet_slsf(2),
      R => '0'
    );
\replace_octet_slsf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_slsf_i(3),
      Q => replace_octet_slsf(3),
      R => '0'
    );
\replace_octet_snls[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \scram_data_out_r_reg_n_0_[4]\,
      I1 => \scram_data_out_r_reg_n_0_[7]\,
      I2 => \end_of_frame_rr_reg_n_0_[0]\,
      I3 => \replace_octet_slsa[0]_i_2__2_n_0\,
      I4 => \replace_octet_slsa_reg[0]_0\,
      I5 => \^support_lane_sync_i\,
      O => replace_octet_snls_i(0)
    );
\replace_octet_snls[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \replace_octet_slsa[1]_i_2__2_n_0\,
      I1 => p_4_in,
      I2 => p_0_in(7),
      I3 => \^support_lane_sync_i\,
      I4 => p_6_in,
      O => replace_octet_snls_i(1)
    );
\replace_octet_snls[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(7),
      I2 => p_9_in11_in,
      I3 => \replace_octet_slsa[2]_i_2__2_n_0\,
      I4 => p_7_in,
      I5 => \^support_lane_sync_i\,
      O => replace_octet_snls_i(2)
    );
\replace_octet_snls[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \replace_octet_slsa[3]_i_2__2_n_0\,
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(7),
      I3 => p_10_in,
      I4 => \^support_lane_sync_i\,
      I5 => p_1_in,
      O => replace_octet_snls_i(3)
    );
\replace_octet_snls_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(0),
      Q => replace_octet_snls(0),
      R => '0'
    );
\replace_octet_snls_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(1),
      Q => replace_octet_snls(1),
      R => '0'
    );
\replace_octet_snls_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(2),
      Q => replace_octet_snls(2),
      R => '0'
    );
\replace_octet_snls_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => replace_octet_snls_i(3),
      Q => replace_octet_snls(3),
      R => '0'
    );
\scram_data_out_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(7),
      I1 => p_0_in4_in(6),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[0]\,
      O => p_35_in
    );
\scram_data_out_r[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in4_in(0),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_23_in,
      O => p_55_in
    );
\scram_data_out_r[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_0_in4_in(1),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_25_in,
      O => p_57_in
    );
\scram_data_out_r[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_0_in4_in(2),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_27_in,
      O => p_59_in
    );
\scram_data_out_r[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_0_in4_in(3),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_29_in,
      O => p_61_in
    );
\scram_data_out_r[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_0_in4_in(4),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_31_in,
      O => p_63_in
    );
\scram_data_out_r[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_0_in4_in(5),
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => p_32_in,
      O => p_33_in
    );
\scram_data_out_r[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_34_in,
      I1 => p_33_in,
      I2 => p_63_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(0)
    );
\scram_data_out_r[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_36_in,
      I1 => p_33_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(1)
    );
\scram_data_out_r[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_38_in,
      I1 => p_37_in,
      I2 => p_35_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(2)
    );
\scram_data_out_r[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[19]\,
      I1 => p_39_in,
      I2 => p_37_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(3)
    );
\scram_data_out_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_0_in4_in(7),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[1]\,
      O => p_37_in
    );
\scram_data_out_r[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[20]\,
      I1 => p_41_in,
      I2 => p_39_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(4)
    );
\scram_data_out_r[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[21]\,
      I1 => p_43_in,
      I2 => p_41_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => scram_data_out0(5)
    );
\scram_data_out_r[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_46_in,
      I1 => p_45_in,
      I2 => p_43_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_23_in24_in
    );
\scram_data_out_r[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96AAAAAA"
    )
        port map (
      I0 => p_48_in,
      I1 => p_47_in,
      I2 => p_45_in,
      I3 => tx_cfg_scr,
      I4 => strobe_user_r(2),
      O => p_49_in
    );
\scram_data_out_r[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_50_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => p_23_in24_in,
      O => scram_data_out_24(0)
    );
\scram_data_out_r[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_52_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_49_in,
      I4 => \scram_data_out_r[8]_i_1__2_n_0\,
      O => scram_data_out_24(1)
    );
\scram_data_out_r[26]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_54_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_53_in,
      I4 => \scram_data_out_r[8]_i_1__2_n_0\,
      O => scram_data_out_24(2)
    );
\scram_data_out_r[27]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_56_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_55_in,
      I4 => p_53_in,
      O => scram_data_out_24(3)
    );
\scram_data_out_r[28]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_57_in,
      I1 => p_55_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_58_in,
      O => scram_data_out_24(4)
    );
\scram_data_out_r[29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_59_in,
      I1 => p_57_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_60_in,
      O => scram_data_out_24(5)
    );
\scram_data_out_r[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_0_in2_in(0),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[2]\,
      O => p_39_in
    );
\scram_data_out_r[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => p_62_in,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(3),
      I3 => p_61_in,
      I4 => p_59_in,
      O => scram_data_out_24(6)
    );
\scram_data_out_r[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_63_in,
      I1 => p_61_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(3),
      I4 => p_32_in33_in,
      O => scram_data_out_24(7)
    );
\scram_data_out_r[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_0_in2_in(1),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[3]\,
      O => p_41_in
    );
\scram_data_out_r[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => p_0_in2_in(2),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[4]\,
      O => p_43_in
    );
\scram_data_out_r[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_0_in2_in(3),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => p_12_in,
      O => p_45_in
    );
\scram_data_out_r[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => p_0_in2_in(4),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[6]\,
      O => p_47_in
    );
\scram_data_out_r[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_0_in2_in(5),
      I2 => strobe_user_r(0),
      I3 => tx_cfg_scr,
      I4 => \init_seq_data_reg_n_0_[7]\,
      O => p_17_in
    );
\scram_data_out_r[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FFF6000"
    )
        port map (
      I0 => p_17_in,
      I1 => p_47_in,
      I2 => tx_cfg_scr,
      I3 => strobe_user_r(1),
      I4 => \init_seq_data_reg_n_0_[8]\,
      O => \scram_data_out_r[8]_i_1__2_n_0\
    );
\scram_data_out_r[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A6AAA"
    )
        port map (
      I0 => \init_seq_data_reg_n_0_[9]\,
      I1 => tx_cfg_scr,
      I2 => strobe_user_r(1),
      I3 => p_0_in4_in(0),
      I4 => p_17_in,
      O => p_53_in
    );
\scram_data_out_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_35_in,
      Q => \scram_data_out_r_reg_n_0_[0]\,
      R => '0'
    );
\scram_data_out_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_55_in,
      Q => p_0_in(2),
      R => '0'
    );
\scram_data_out_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_57_in,
      Q => p_0_in(3),
      R => '0'
    );
\scram_data_out_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_59_in,
      Q => p_0_in(4),
      R => '0'
    );
\scram_data_out_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_61_in,
      Q => p_0_in(5),
      R => '0'
    );
\scram_data_out_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_63_in,
      Q => p_0_in(6),
      R => '0'
    );
\scram_data_out_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_33_in,
      Q => p_0_in(7),
      R => '0'
    );
\scram_data_out_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(0),
      Q => p_0_in2_in(0),
      R => '0'
    );
\scram_data_out_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(1),
      Q => p_0_in2_in(1),
      R => '0'
    );
\scram_data_out_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(2),
      Q => p_0_in2_in(2),
      R => '0'
    );
\scram_data_out_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(3),
      Q => p_0_in2_in(3),
      R => '0'
    );
\scram_data_out_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_37_in,
      Q => \scram_data_out_r_reg_n_0_[1]\,
      R => '0'
    );
\scram_data_out_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(4),
      Q => p_0_in2_in(4),
      R => '0'
    );
\scram_data_out_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out0(5),
      Q => p_0_in2_in(5),
      R => '0'
    );
\scram_data_out_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_23_in24_in,
      Q => p_0_in2_in(6),
      R => '0'
    );
\scram_data_out_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_49_in,
      Q => p_0_in2_in(7),
      R => '0'
    );
\scram_data_out_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(0),
      Q => p_0_in4_in(0),
      R => '0'
    );
\scram_data_out_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(1),
      Q => p_0_in4_in(1),
      R => '0'
    );
\scram_data_out_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(2),
      Q => p_0_in4_in(2),
      R => '0'
    );
\scram_data_out_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(3),
      Q => p_0_in4_in(3),
      R => '0'
    );
\scram_data_out_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(4),
      Q => p_0_in4_in(4),
      R => '0'
    );
\scram_data_out_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(5),
      Q => p_0_in4_in(5),
      R => '0'
    );
\scram_data_out_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_39_in,
      Q => \scram_data_out_r_reg_n_0_[2]\,
      R => '0'
    );
\scram_data_out_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(6),
      Q => p_0_in4_in(6),
      R => '0'
    );
\scram_data_out_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_24(7),
      Q => p_0_in4_in(7),
      R => '0'
    );
\scram_data_out_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_41_in,
      Q => \scram_data_out_r_reg_n_0_[3]\,
      R => '0'
    );
\scram_data_out_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_43_in,
      Q => \scram_data_out_r_reg_n_0_[4]\,
      R => '0'
    );
\scram_data_out_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_45_in,
      Q => \scram_data_out_r_reg_n_0_[5]\,
      R => '0'
    );
\scram_data_out_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_47_in,
      Q => \scram_data_out_r_reg_n_0_[6]\,
      R => '0'
    );
\scram_data_out_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_17_in,
      Q => \scram_data_out_r_reg_n_0_[7]\,
      R => '0'
    );
\scram_data_out_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r[8]_i_1__2_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\scram_data_out_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_53_in,
      Q => p_0_in(1),
      R => '0'
    );
\scram_data_out_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[0]\,
      Q => scram_data_out_rr(0),
      R => '0'
    );
\scram_data_out_rr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => scram_data_out_rr(10),
      R => '0'
    );
\scram_data_out_rr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(3),
      Q => scram_data_out_rr(11),
      R => '0'
    );
\scram_data_out_rr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(4),
      Q => scram_data_out_rr(12),
      R => '0'
    );
\scram_data_out_rr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(5),
      Q => scram_data_out_rr(13),
      R => '0'
    );
\scram_data_out_rr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(6),
      Q => scram_data_out_rr(14),
      R => '0'
    );
\scram_data_out_rr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(7),
      Q => scram_data_out_rr(15),
      R => '0'
    );
\scram_data_out_rr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(0),
      Q => scram_data_out_rr(16),
      R => '0'
    );
\scram_data_out_rr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(1),
      Q => scram_data_out_rr(17),
      R => '0'
    );
\scram_data_out_rr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(2),
      Q => scram_data_out_rr(18),
      R => '0'
    );
\scram_data_out_rr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(3),
      Q => scram_data_out_rr(19),
      R => '0'
    );
\scram_data_out_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[1]\,
      Q => scram_data_out_rr(1),
      R => '0'
    );
\scram_data_out_rr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(4),
      Q => scram_data_out_rr(20),
      R => '0'
    );
\scram_data_out_rr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(5),
      Q => scram_data_out_rr(21),
      R => '0'
    );
\scram_data_out_rr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(6),
      Q => scram_data_out_rr(22),
      R => '0'
    );
\scram_data_out_rr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(7),
      Q => scram_data_out_rr(23),
      R => '0'
    );
\scram_data_out_rr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(0),
      Q => scram_data_out_rr(24),
      R => '0'
    );
\scram_data_out_rr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(1),
      Q => scram_data_out_rr(25),
      R => '0'
    );
\scram_data_out_rr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(2),
      Q => scram_data_out_rr(26),
      R => '0'
    );
\scram_data_out_rr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(3),
      Q => scram_data_out_rr(27),
      R => '0'
    );
\scram_data_out_rr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(4),
      Q => scram_data_out_rr(28),
      R => '0'
    );
\scram_data_out_rr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(5),
      Q => scram_data_out_rr(29),
      R => '0'
    );
\scram_data_out_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[2]\,
      Q => scram_data_out_rr(2),
      R => '0'
    );
\scram_data_out_rr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(6),
      Q => scram_data_out_rr(30),
      R => '0'
    );
\scram_data_out_rr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in4_in(7),
      Q => scram_data_out_rr(31),
      R => '0'
    );
\scram_data_out_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[3]\,
      Q => scram_data_out_rr(3),
      R => '0'
    );
\scram_data_out_rr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[4]\,
      Q => scram_data_out_rr(4),
      R => '0'
    );
\scram_data_out_rr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[5]\,
      Q => scram_data_out_rr(5),
      R => '0'
    );
\scram_data_out_rr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[6]\,
      Q => scram_data_out_rr(6),
      R => '0'
    );
\scram_data_out_rr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \scram_data_out_r_reg_n_0_[7]\,
      Q => scram_data_out_rr(7),
      R => '0'
    );
\scram_data_out_rr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => scram_data_out_rr(8),
      R => '0'
    );
\scram_data_out_rr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => scram_data_out_rr(9),
      R => '0'
    );
\strobe_user_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(0),
      Q => \strobe_user_rr__0\(0),
      R => '0'
    );
\strobe_user_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(1),
      Q => strobe_user_rr(1),
      R => '0'
    );
\strobe_user_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(2),
      Q => strobe_user_rr(2),
      R => '0'
    );
\strobe_user_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => strobe_user_r(3),
      Q => strobe_user_rr(3),
      R => '0'
    );
\txcharisk[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(0),
      I1 => \txcharisk[0]_i_2__2_n_0\,
      I2 => replace_octet_slsa(0),
      I3 => replace_octet_slsf(0),
      I4 => \replace_octet_lsf_reg_n_0_[0]\,
      I5 => replace_octet_snls(0),
      O => \txcharisk[0]_i_1__2_n_0\
    );
\txcharisk[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \replace_octet_lsa_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txcharisk[0]_i_2__2_n_0\
    );
\txcharisk[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(1),
      I1 => \txcharisk[1]_i_2__2_n_0\,
      I2 => replace_octet_slsa(1),
      I3 => replace_octet_slsf(1),
      I4 => p_18_in,
      I5 => replace_octet_snls(1),
      O => \txcharisk[1]_i_1__2_n_0\
    );
\txcharisk[1]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_9_in,
      I1 => p_8_in,
      O => \txcharisk[1]_i_2__2_n_0\
    );
\txcharisk[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(2),
      I1 => \txcharisk[2]_i_2__2_n_0\,
      I2 => replace_octet_slsa(2),
      I3 => replace_octet_slsf(2),
      I4 => p_19_in,
      I5 => replace_octet_snls(2),
      O => \txcharisk[2]_i_1__2_n_0\
    );
\txcharisk[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_13_in,
      O => \txcharisk[2]_i_2__2_n_0\
    );
\txcharisk[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => scram_k_out_rr(3),
      I1 => \txcharisk[3]_i_2__2_n_0\,
      I2 => replace_octet_slsa(3),
      I3 => replace_octet_slsf(3),
      I4 => p_20_in,
      I5 => replace_octet_snls(3),
      O => \txcharisk[3]_i_1__2_n_0\
    );
\txcharisk[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_16_in,
      I1 => p_15_in,
      O => \txcharisk[3]_i_2__2_n_0\
    );
\txcharisk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[0]_i_1__2_n_0\,
      Q => \txcharisk_reg[3]_0\(0),
      R => \txdata[30]_i_1__2_n_0\
    );
\txcharisk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[1]_i_1__2_n_0\,
      Q => \txcharisk_reg[3]_0\(1),
      R => \txdata[30]_i_1__2_n_0\
    );
\txcharisk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[2]_i_1__2_n_0\,
      Q => \txcharisk_reg[3]_0\(2),
      R => \txdata[30]_i_1__2_n_0\
    );
\txcharisk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txcharisk[3]_i_1__2_n_0\,
      Q => \txcharisk_reg[3]_0\(3),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(10),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[10]_i_1__2_n_0\
    );
\txdata[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(11),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[11]_i_1__2_n_0\
    );
\txdata[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(12),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[12]_i_1__2_n_0\
    );
\txdata[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(13),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[13]_i_1__2_n_0\
    );
\txdata[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(14),
      I1 => p_9_in,
      I2 => p_8_in,
      I3 => p_18_in,
      O => \txdata[14]_i_1__2_n_0\
    );
\txdata[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_18_in,
      I1 => p_8_in,
      I2 => scram_data_out_rr(15),
      I3 => p_9_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[15]_i_1__2_n_0\
    );
\txdata[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_14_in,
      I3 => p_19_in,
      I4 => p_13_in,
      O => \txdata[17]_i_1__2_n_0\
    );
\txdata[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(18),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[18]_i_1__2_n_0\
    );
\txdata[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(19),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[19]_i_1__2_n_0\
    );
\txdata[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => \replace_octet_lsa_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      I4 => \replace_octet_nls_reg_n_0_[0]\,
      O => \txdata[1]_i_1__2_n_0\
    );
\txdata[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(20),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[20]_i_1__2_n_0\
    );
\txdata[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(21),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[21]_i_1__2_n_0\
    );
\txdata[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(22),
      I1 => p_14_in,
      I2 => p_13_in,
      I3 => p_19_in,
      O => \txdata[22]_i_1__2_n_0\
    );
\txdata[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_19_in,
      I1 => p_13_in,
      I2 => scram_data_out_rr(23),
      I3 => p_14_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[23]_i_1__2_n_0\
    );
\txdata[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_16_in,
      I3 => p_20_in,
      I4 => p_15_in,
      O => \txdata[25]_i_1__2_n_0\
    );
\txdata[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(26),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[26]_i_1__2_n_0\
    );
\txdata[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(27),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[27]_i_1__2_n_0\
    );
\txdata[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(28),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[28]_i_1__2_n_0\
    );
\txdata[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(29),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[29]_i_1__2_n_0\
    );
\txdata[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(2),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[2]_i_1__2_n_0\
    );
\txdata[30]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      O => \txdata[30]_i_1__2_n_0\
    );
\txdata[30]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(30),
      I1 => p_16_in,
      I2 => p_15_in,
      I3 => p_20_in,
      O => \txdata[30]_i_2__2_n_0\
    );
\txdata[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => p_20_in,
      I1 => p_15_in,
      I2 => scram_data_out_rr(31),
      I3 => p_16_in,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[31]_i_1__2_n_0\
    );
\txdata[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(3),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[3]_i_1__2_n_0\
    );
\txdata[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(4),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[4]_i_1__2_n_0\
    );
\txdata[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(5),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[5]_i_1__2_n_0\
    );
\txdata[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => scram_data_out_rr(6),
      I1 => \replace_octet_lsa_reg_n_0_[0]\,
      I2 => \replace_octet_nls_reg_n_0_[0]\,
      I3 => \replace_octet_lsf_reg_n_0_[0]\,
      O => \txdata[6]_i_1__2_n_0\
    );
\txdata[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => \replace_octet_lsf_reg_n_0_[0]\,
      I1 => \replace_octet_nls_reg_n_0_[0]\,
      I2 => scram_data_out_rr(7),
      I3 => \replace_octet_lsa_reg_n_0_[0]\,
      I4 => active_lanes(0),
      I5 => rst,
      O => \txdata[7]_i_1__2_n_0\
    );
\txdata[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => rst,
      I1 => active_lanes(0),
      I2 => p_9_in,
      I3 => p_18_in,
      I4 => p_8_in,
      O => \txdata[9]_i_1__2_n_0\
    );
\txdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(0),
      Q => D(0),
      R => \txdata[1]_i_1__2_n_0\
    );
\txdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[10]_i_1__2_n_0\,
      Q => D(10),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[11]_i_1__2_n_0\,
      Q => D(11),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[12]_i_1__2_n_0\,
      Q => D(12),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[13]_i_1__2_n_0\,
      Q => D(13),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[14]_i_1__2_n_0\,
      Q => D(14),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[15]_i_1__2_n_0\,
      Q => D(15),
      R => '0'
    );
\txdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(16),
      Q => D(16),
      R => \txdata[17]_i_1__2_n_0\
    );
\txdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(17),
      Q => D(17),
      R => \txdata[17]_i_1__2_n_0\
    );
\txdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[18]_i_1__2_n_0\,
      Q => D(18),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[19]_i_1__2_n_0\,
      Q => D(19),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(1),
      Q => D(1),
      R => \txdata[1]_i_1__2_n_0\
    );
\txdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[20]_i_1__2_n_0\,
      Q => D(20),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[21]_i_1__2_n_0\,
      Q => D(21),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[22]_i_1__2_n_0\,
      Q => D(22),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[23]_i_1__2_n_0\,
      Q => D(23),
      R => '0'
    );
\txdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(24),
      Q => D(24),
      R => \txdata[25]_i_1__2_n_0\
    );
\txdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(25),
      Q => D(25),
      R => \txdata[25]_i_1__2_n_0\
    );
\txdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[26]_i_1__2_n_0\,
      Q => D(26),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[27]_i_1__2_n_0\,
      Q => D(27),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[28]_i_1__2_n_0\,
      Q => D(28),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[29]_i_1__2_n_0\,
      Q => D(29),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[2]_i_1__2_n_0\,
      Q => D(2),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[30]_i_2__2_n_0\,
      Q => D(30),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[31]_i_1__2_n_0\,
      Q => D(31),
      R => '0'
    );
\txdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[3]_i_1__2_n_0\,
      Q => D(3),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[4]_i_1__2_n_0\,
      Q => D(4),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[5]_i_1__2_n_0\,
      Q => D(5),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[6]_i_1__2_n_0\,
      Q => D(6),
      R => \txdata[30]_i_1__2_n_0\
    );
\txdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \txdata[7]_i_1__2_n_0\,
      Q => D(7),
      R => '0'
    );
\txdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(8),
      Q => D(8),
      R => \txdata[9]_i_1__2_n_0\
    );
\txdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => scram_data_out_rr(9),
      Q => D(9),
      R => \txdata[9]_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_reset_block is
  port (
    dest_arst : out STD_LOGIC;
    src_arst : out STD_LOGIC;
    tx_aresetn : out STD_LOGIC;
    tx_reset_gt : out STD_LOGIC;
    tx_reset_done : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    tx_core_clk : in STD_LOGIC;
    tx_reset : in STD_LOGIC;
    tx_cfg_reset_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_reset_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_reset_block is
  signal core_reset_reg_i_1_n_0 : STD_LOGIC;
  signal \^dest_arst\ : STD_LOGIC;
  signal gt_reset_done_r : STD_LOGIC;
  signal \^src_arst\ : STD_LOGIC;
  signal state : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal stretch : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \stretch[10]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[1]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[2]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[3]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[4]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[5]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[6]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[7]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[8]_i_1_n_0\ : STD_LOGIC;
  signal \stretch[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of core_reset_reg_i_1 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \stretch[10]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \stretch[1]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \stretch[2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \stretch[3]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \stretch[4]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \stretch[5]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \stretch[6]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \stretch[7]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \stretch[8]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \stretch[9]_i_1\ : label is "soft_lutpair348";
  attribute DEF_VAL : string;
  attribute DEF_VAL of sync_core_rst : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of sync_core_rst : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of sync_core_rst : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of sync_core_rst : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of sync_core_rst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of sync_core_rst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of sync_core_rst : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sync_core_rst : label is "TRUE";
  attribute DEST_SYNC_FF of sync_gt_resetdone : label is 5;
  attribute INIT_SYNC_FF of sync_gt_resetdone : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sync_gt_resetdone : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of sync_gt_resetdone : label is 0;
  attribute VERSION of sync_gt_resetdone : label is 0;
  attribute XPM_CDC of sync_gt_resetdone : label is "SINGLE";
  attribute XPM_MODULE of sync_gt_resetdone : label is "TRUE";
begin
  dest_arst <= \^dest_arst\;
  src_arst <= \^src_arst\;
core_reset_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDCD"
    )
        port map (
      I0 => gt_reset_done_r,
      I1 => tx_cfg_reset_i,
      I2 => state,
      I3 => \^src_arst\,
      O => core_reset_reg_i_1_n_0
    );
core_reset_reg_reg: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => core_reset_reg_i_1_n_0,
      PRE => tx_reset,
      Q => \^src_arst\
    );
state_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => gt_reset_done_r,
      I2 => state,
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => state_i_1_n_0,
      PRE => tx_reset,
      Q => state
    );
\stretch[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(9),
      O => \stretch[10]_i_1_n_0\
    );
\stretch[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(0),
      O => \stretch[1]_i_1_n_0\
    );
\stretch[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(1),
      O => \stretch[2]_i_1_n_0\
    );
\stretch[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(2),
      O => \stretch[3]_i_1_n_0\
    );
\stretch[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(3),
      O => \stretch[4]_i_1_n_0\
    );
\stretch[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(4),
      O => \stretch[5]_i_1_n_0\
    );
\stretch[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(5),
      O => \stretch[6]_i_1_n_0\
    );
\stretch[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(6),
      O => \stretch[7]_i_1_n_0\
    );
\stretch[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(7),
      O => \stretch[8]_i_1_n_0\
    );
\stretch[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_cfg_reset_i,
      I1 => stretch(8),
      O => \stretch[9]_i_1_n_0\
    );
\stretch_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_cfg_reset_i,
      PRE => tx_reset,
      Q => stretch(0)
    );
\stretch_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[10]_i_1_n_0\,
      PRE => tx_reset,
      Q => tx_reset_gt
    );
\stretch_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[1]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(1)
    );
\stretch_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[2]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(2)
    );
\stretch_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[3]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(3)
    );
\stretch_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[4]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(4)
    );
\stretch_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[5]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(5)
    );
\stretch_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[6]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(6)
    );
\stretch_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[7]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(7)
    );
\stretch_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[8]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(8)
    );
\stretch_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \stretch[9]_i_1_n_0\,
      PRE => tx_reset,
      Q => stretch(9)
    );
sync_core_rst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
     port map (
      dest_arst => \^dest_arst\,
      dest_clk => tx_core_clk,
      src_arst => \^src_arst\
    );
sync_gt_resetdone: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => gt_reset_done_r,
      src_clk => '0',
      src_in => tx_reset_done
    );
tx_aresetn_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dest_arst\,
      O => tx_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    s_axi_wdata_1_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[16]\ : out STD_LOGIC;
    \s_axi_wdata[16]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_wdata[16]_1\ : out STD_LOGIC;
    \s_axi_wdata[8]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \bus2ip_addr_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_30_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_5_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_7_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \IP2Bus_Data[4]_i_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_out : in STD_LOGIC;
    \IP2Bus_Data_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    support_lane_sync : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    tx_cfg_phadj : in STD_LOGIC;
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_adjdir : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_reset_i_reg : in STD_LOGIC;
    tx_cfg_reset_i : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    IP2Bus_RdAck : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_reg_reg[28]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_slave_attachment;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_slave_attachment is
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal Bus2IP_BE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_4\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.timeout_i\ : STD_LOGIC;
  signal \GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_USE_WSTRB.bus2ip_be_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal I_DECODER_n_44 : STD_LOGIC;
  signal I_DECODER_n_45 : STD_LOGIC;
  signal access_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal access_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_avalid : STD_LOGIC;
  signal axi_avalid_reg : STD_LOGIC;
  signal bus2ip_addr_i : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \bus2ip_addr_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal bus2ip_be_i : STD_LOGIC;
  signal bus2ip_rnw_i : STD_LOGIC;
  signal bus2ip_rnw_reg_reg_n_0 : STD_LOGIC;
  signal chip_select : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal counter_en_i : STD_LOGIC;
  signal counter_en_reg : STD_LOGIC;
  signal cs_ce_ld_enable_i : STD_LOGIC;
  signal data_timeout : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal s_axi_arready_i : STD_LOGIC;
  signal s_axi_arready_reg_i_2_n_0 : STD_LOGIC;
  signal s_axi_awready_i : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_reg_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata_i : STD_LOGIC;
  signal s_axi_rdata_i1_in : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal s_axi_rvalid_reg_i_1_n_0 : STD_LOGIC;
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wdata_1_sn_1 : STD_LOGIC;
  signal s_axi_wready_i : STD_LOGIC;
  signal \tx_cfg_did[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cfg_did[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cfg_lid0[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cfg_lid0[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_cfg_m[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_sysref_delay[3]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[0]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[2]_i_2\ : label is "soft_lutpair327";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[0]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[1]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[2]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute SOFT_HLUTNM of \GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \GEN_USE_WSTRB.bus2ip_be_reg[3]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_5\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \bus2ip_addr_reg[11]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \bus2ip_addr_reg[11]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \bus2ip_addr_reg[11]_i_4\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of s_axi_arready_reg_i_2 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of s_axi_awready_reg_i_2 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[0]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[10]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[11]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[12]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[13]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[14]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[15]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[16]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[17]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[18]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[19]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[1]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[20]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[24]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[25]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[26]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[27]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[2]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[3]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[4]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[5]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[6]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[7]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[8]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[9]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of s_axi_rvalid_reg_i_1 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \tx_cfg_lid0[4]_i_3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \tx_cfg_m[7]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \tx_sysref_delay[3]_i_2\ : label is "soft_lutpair330";
begin
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
  s_axi_wdata_1_sp_1 <= s_axi_wdata_1_sn_1;
\DATA_PHASE_WDT.I_DPTO_COUNTER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_counter_f
     port map (
      \DATA_PHASE_WDT.data_timeout_reg\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1\,
      \DATA_PHASE_WDT.timeout_i\ => \DATA_PHASE_WDT.timeout_i\,
      \FSM_sequential_access_cs_reg[1]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\,
      \FSM_sequential_access_cs_reg[1]_0\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_4\,
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(2 downto 0) => access_cs(2 downto 0),
      counter_en_i => counter_en_i,
      cs_ce_ld_enable_i => cs_ce_ld_enable_i,
      data_timeout => data_timeout,
      \icount_out_reg[6]_0\ => I_DECODER_n_45,
      s_axi_aclk => s_axi_aclk,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_0 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3\
    );
\DATA_PHASE_WDT.data_timeout_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \DATA_PHASE_WDT.timeout_i\,
      Q => data_timeout,
      R => \^s_axi_aresetn_0\
    );
\FSM_sequential_access_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      I4 => access_cs(0),
      O => access_ns(0)
    );
\FSM_sequential_access_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0002"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      I4 => access_cs(0),
      O => access_ns(1)
    );
\FSM_sequential_access_cs[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => access_cs(0),
      I1 => access_cs(2),
      I2 => access_cs(1),
      O => access_ns(2)
    );
\FSM_sequential_access_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_44,
      D => access_ns(0),
      Q => access_cs(0),
      R => \^s_axi_aresetn_0\
    );
\FSM_sequential_access_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_44,
      D => access_ns(1),
      Q => access_cs(1),
      R => \^s_axi_aresetn_0\
    );
\FSM_sequential_access_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_44,
      D => access_ns(2),
      Q => access_cs(2),
      R => \^s_axi_aresetn_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => s_axi_wstrb(0),
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      O => \GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1_n_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => s_axi_wstrb(1),
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      O => \GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1_n_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => s_axi_wstrb(2),
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      O => \GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1_n_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03038380"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => access_cs(0),
      I2 => access_cs(1),
      I3 => s_axi_arvalid,
      I4 => access_cs(2),
      O => bus2ip_be_i
    );
\GEN_USE_WSTRB.bus2ip_be_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAC"
    )
        port map (
      I0 => s_axi_wstrb(3),
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      O => \GEN_USE_WSTRB.bus2ip_be_reg[3]_i_2_n_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_be_i,
      D => \GEN_USE_WSTRB.bus2ip_be_reg[0]_i_1_n_0\,
      Q => Bus2IP_BE(0),
      S => \^s_axi_aresetn_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_be_i,
      D => \GEN_USE_WSTRB.bus2ip_be_reg[1]_i_1_n_0\,
      Q => Bus2IP_BE(1),
      S => \^s_axi_aresetn_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_be_i,
      D => \GEN_USE_WSTRB.bus2ip_be_reg[2]_i_1_n_0\,
      Q => Bus2IP_BE(2),
      S => \^s_axi_aresetn_0\
    );
\GEN_USE_WSTRB.bus2ip_be_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bus2ip_be_i,
      D => \GEN_USE_WSTRB.bus2ip_be_reg[3]_i_2_n_0\,
      Q => Bus2IP_BE(3),
      S => \^s_axi_aresetn_0\
    );
\IP2Bus_Data[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bus2IP_Addr(10),
      I1 => Bus2IP_Addr(11),
      O => chip_select(0)
    );
\IP2Bus_Data[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Bus2IP_Addr(10),
      I1 => Bus2IP_Addr(11),
      O => chip_select(1)
    );
I_DECODER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_address_decoder
     port map (
      D(25 downto 0) => D(25 downto 0),
      E(1 downto 0) => E(1 downto 0),
      \FSM_sequential_access_cs_reg[0]\ => s_axi_rvalid_reg_i_1_n_0,
      \FSM_sequential_access_cs_reg[1]\(0) => I_DECODER_n_44,
      \FSM_sequential_access_cs_reg[2]\ => I_DECODER_n_45,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0) => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\(0),
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\(0) => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0),
      \IP2Bus_Data[0]_i_2_0\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[4]_i_2_0\(4 downto 0) => \IP2Bus_Data[4]_i_2\(4 downto 0),
      \IP2Bus_Data[4]_i_2_1\(4 downto 0) => \IP2Bus_Data[4]_i_2_0\(4 downto 0),
      \IP2Bus_Data[4]_i_4_0\(4 downto 0) => \IP2Bus_Data[4]_i_4\(4 downto 0),
      \IP2Bus_Data[4]_i_4_1\(4 downto 0) => \IP2Bus_Data[4]_i_4_0\(4 downto 0),
      \IP2Bus_Data[4]_i_4_2\(4 downto 0) => \IP2Bus_Data[4]_i_4_1\(4 downto 0),
      \IP2Bus_Data_reg[16]\(1 downto 0) => \IP2Bus_Data_reg[16]\(1 downto 0),
      \IP2Bus_Data_reg[26]\(4 downto 3) => Bus2IP_Addr(11 downto 10),
      \IP2Bus_Data_reg[26]\(2 downto 0) => Bus2IP_Addr(4 downto 2),
      \IP2Bus_Data_reg[3]\(3 downto 0) => \IP2Bus_Data_reg[3]\(3 downto 0),
      \IP2Bus_Data_reg[4]\(4 downto 0) => \IP2Bus_Data_reg[4]\(4 downto 0),
      \IP2Bus_Data_reg[7]\(7 downto 0) => \IP2Bus_Data_reg[7]\(7 downto 0),
      \IP2Bus_Data_reg[7]_0\(7 downto 0) => \IP2Bus_Data_reg[7]_0\(7 downto 0),
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(11 downto 0) => Q(11 downto 0),
      axi_avalid => axi_avalid,
      axi_avalid_reg => axi_avalid_reg,
      \bus2ip_addr_reg_reg[2]\(0) => \bus2ip_addr_reg_reg[2]_0\(0),
      \bus2ip_addr_reg_reg[2]_0\(0) => \bus2ip_addr_reg_reg[2]_1\(0),
      \bus2ip_addr_reg_reg[2]_1\(0) => \bus2ip_addr_reg_reg[2]_2\(0),
      \bus2ip_addr_reg_reg[2]_2\(0) => \bus2ip_addr_reg_reg[2]_3\(0),
      \bus2ip_addr_reg_reg[2]_3\(0) => \bus2ip_addr_reg_reg[2]_4\(0),
      \bus2ip_addr_reg_reg[2]_4\(0) => \bus2ip_addr_reg_reg[2]_5\(0),
      \bus2ip_addr_reg_reg[2]_5\(0) => \bus2ip_addr_reg_reg[2]_6\(0),
      \bus2ip_addr_reg_reg[3]\(0) => \bus2ip_addr_reg_reg[3]_0\(0),
      \bus2ip_addr_reg_reg[3]_0\(0) => \bus2ip_addr_reg_reg[3]_1\(0),
      \bus2ip_addr_reg_reg[3]_1\(0) => \bus2ip_addr_reg_reg[3]_2\(0),
      \bus2ip_addr_reg_reg[3]_10\(0) => \bus2ip_addr_reg_reg[3]_11\(0),
      \bus2ip_addr_reg_reg[3]_2\(0) => \bus2ip_addr_reg_reg[3]_3\(0),
      \bus2ip_addr_reg_reg[3]_3\(0) => \bus2ip_addr_reg_reg[3]_4\(0),
      \bus2ip_addr_reg_reg[3]_4\(0) => \bus2ip_addr_reg_reg[3]_5\(0),
      \bus2ip_addr_reg_reg[3]_5\(0) => \bus2ip_addr_reg_reg[3]_6\(0),
      \bus2ip_addr_reg_reg[3]_6\(0) => \bus2ip_addr_reg_reg[3]_7\(0),
      \bus2ip_addr_reg_reg[3]_7\(0) => \bus2ip_addr_reg_reg[3]_8\(0),
      \bus2ip_addr_reg_reg[3]_8\(0) => \bus2ip_addr_reg_reg[3]_9\(0),
      \bus2ip_addr_reg_reg[3]_9\(0) => \bus2ip_addr_reg_reg[3]_10\(0),
      bus2ip_rnw_i => bus2ip_rnw_i,
      bus2ip_rnw_reg_reg(2 downto 0) => access_cs(2 downto 0),
      bus2ip_rnw_reg_reg_0 => bus2ip_rnw_reg_reg_n_0,
      chip_select(1 downto 0) => chip_select(1 downto 0),
      counter_en_i => counter_en_i,
      counter_en_reg => counter_en_reg,
      counter_en_reg_reg => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\,
      counter_en_reg_reg_0 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_3\,
      counter_en_reg_reg_1 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1\,
      counter_en_reg_reg_2 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_4\,
      cs_ce_ld_enable_i => cs_ce_ld_enable_i,
      data_timeout => data_timeout,
      dest_out => dest_out,
      p_30_in(5 downto 0) => p_30_in(5 downto 0),
      p_3_in(15 downto 0) => p_3_in(15 downto 0),
      p_5_in(10 downto 0) => p_5_in(10 downto 0),
      p_7_in(19 downto 0) => p_7_in(19 downto 0),
      p_8_in(11 downto 0) => p_8_in(11 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_rready => s_axi_rready,
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      \s_axi_wdata[0]_0\ => \s_axi_wdata[0]_0\,
      \s_axi_wdata[0]_1\ => \s_axi_wdata[0]_1\,
      \s_axi_wdata[0]_2\ => \s_axi_wdata[0]_2\,
      \s_axi_wdata[16]\ => \s_axi_wdata[16]\,
      \s_axi_wdata[16]_0\ => \s_axi_wdata[16]_0\,
      \s_axi_wdata[16]_1\ => \s_axi_wdata[16]_1\,
      \s_axi_wdata[8]\ => \s_axi_wdata[8]\,
      s_axi_wdata_0_sp_1 => s_axi_wdata_0_sn_1,
      s_axi_wdata_1_sp_1 => s_axi_wdata_1_sn_1,
      s_axi_wready_i => s_axi_wready_i,
      s_axi_wvalid => s_axi_wvalid,
      src_arst => src_arst,
      support_lane_sync => support_lane_sync,
      tx_cfg_adjdir => tx_cfg_adjdir,
      \tx_cfg_cs_reg[1]\(3 downto 0) => Bus2IP_BE(3 downto 0),
      \tx_cfg_did_reg[7]\ => \tx_cfg_did[7]_i_2_n_0\,
      \tx_cfg_did_reg[7]_0\ => \tx_cfg_did[7]_i_3_n_0\,
      \tx_cfg_lid0_reg[0]\ => \tx_cfg_lid0[4]_i_3_n_0\,
      \tx_cfg_lid0_reg[0]_0\ => \tx_cfg_lid0[4]_i_2_n_0\,
      \tx_cfg_n_reg[0]\ => \tx_cfg_m[7]_i_2_n_0\,
      \tx_cfg_octets_per_frame_reg[0]\ => \tx_cfg_octets_per_frame[7]_i_2_n_0\,
      tx_cfg_phadj => tx_cfg_phadj,
      tx_cfg_reset_i => tx_cfg_reset_i,
      tx_cfg_reset_i_reg => tx_cfg_reset_i_reg,
      tx_cfg_scr => tx_cfg_scr,
      \tx_sysref_delay_reg[0]\ => \tx_sysref_delay[3]_i_2_n_0\
    );
axi_avalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_avalid,
      Q => axi_avalid_reg,
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(10),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(8),
      I4 => s_axi_araddr(8),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(10)
    );
\bus2ip_addr_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(11),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(9),
      I4 => s_axi_araddr(9),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(11)
    );
\bus2ip_addr_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E7F"
    )
        port map (
      I0 => access_cs(1),
      I1 => access_cs(2),
      I2 => access_cs(0),
      I3 => s_axi_awvalid,
      I4 => s_axi_arvalid,
      O => \bus2ip_addr_reg[11]_i_2_n_0\
    );
\bus2ip_addr_reg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => access_cs(2),
      I3 => access_cs(0),
      I4 => access_cs(1),
      O => \bus2ip_addr_reg[11]_i_3_n_0\
    );
\bus2ip_addr_reg[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => access_cs(2),
      I1 => access_cs(0),
      I2 => access_cs(1),
      I3 => s_axi_arvalid,
      O => \bus2ip_addr_reg[11]_i_4_n_0\
    );
\bus2ip_addr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(2),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(0),
      I4 => s_axi_araddr(0),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(2)
    );
\bus2ip_addr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(3),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(1),
      I4 => s_axi_araddr(1),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(3)
    );
\bus2ip_addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(4),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(2),
      I4 => s_axi_araddr(2),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(4)
    );
\bus2ip_addr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(5),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(3),
      I4 => s_axi_araddr(3),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(5)
    );
\bus2ip_addr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(6),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(4),
      I4 => s_axi_araddr(4),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(6)
    );
\bus2ip_addr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(7),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(5),
      I4 => s_axi_araddr(5),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(7)
    );
\bus2ip_addr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(8),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(6),
      I4 => s_axi_araddr(6),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(8)
    );
\bus2ip_addr_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[11]_i_2_n_0\,
      I1 => Bus2IP_Addr(9),
      I2 => \bus2ip_addr_reg[11]_i_3_n_0\,
      I3 => s_axi_awaddr(7),
      I4 => s_axi_araddr(7),
      I5 => \bus2ip_addr_reg[11]_i_4_n_0\,
      O => bus2ip_addr_i(9)
    );
\bus2ip_addr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(10),
      Q => Bus2IP_Addr(10),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(11),
      Q => Bus2IP_Addr(11),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(2),
      Q => Bus2IP_Addr(2),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(3),
      Q => Bus2IP_Addr(3),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(4),
      Q => Bus2IP_Addr(4),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(5),
      Q => Bus2IP_Addr(5),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(6),
      Q => Bus2IP_Addr(6),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(7),
      Q => Bus2IP_Addr(7),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(8),
      Q => Bus2IP_Addr(8),
      R => \^s_axi_aresetn_0\
    );
\bus2ip_addr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(9),
      Q => Bus2IP_Addr(9),
      R => \^s_axi_aresetn_0\
    );
bus2ip_rnw_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i,
      Q => bus2ip_rnw_reg_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
counter_en_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => counter_en_i,
      Q => counter_en_reg,
      R => \^s_axi_aresetn_0\
    );
s_axi_arready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F5C505C5"
    )
        port map (
      I0 => s_axi_arready_reg_i_2_n_0,
      I1 => s_axi_rready,
      I2 => access_cs(1),
      I3 => access_cs(2),
      I4 => s_axi_bready,
      I5 => access_cs(0),
      O => s_axi_arready_i
    );
s_axi_arready_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => access_cs(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awvalid,
      O => s_axi_arready_reg_i_2_n_0
    );
s_axi_arready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_arready_i,
      Q => s_axi_arready,
      R => \^s_axi_aresetn_0\
    );
s_axi_awready_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
s_axi_awready_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => access_cs(2),
      I1 => access_cs(0),
      I2 => access_cs(1),
      I3 => s_axi_arvalid,
      I4 => s_axi_awvalid,
      O => s_axi_awready_i
    );
s_axi_awready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_awready_i,
      Q => s_axi_awready,
      R => \^s_axi_aresetn_0\
    );
s_axi_bvalid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F3000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => access_cs(1),
      I2 => access_cs(2),
      I3 => access_cs(0),
      I4 => \^s_axi_bvalid\,
      O => s_axi_bvalid_reg_i_1_n_0
    );
s_axi_bvalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_reg_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(0),
      O => s_axi_rdata_i1_in(0)
    );
\s_axi_rdata_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(10),
      O => s_axi_rdata_i1_in(10)
    );
\s_axi_rdata_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(11),
      O => s_axi_rdata_i1_in(11)
    );
\s_axi_rdata_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(12),
      O => s_axi_rdata_i1_in(12)
    );
\s_axi_rdata_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(13),
      O => s_axi_rdata_i1_in(13)
    );
\s_axi_rdata_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(14),
      O => s_axi_rdata_i1_in(14)
    );
\s_axi_rdata_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(15),
      O => s_axi_rdata_i1_in(15)
    );
\s_axi_rdata_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(16),
      O => s_axi_rdata_i1_in(16)
    );
\s_axi_rdata_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(17),
      O => s_axi_rdata_i1_in(17)
    );
\s_axi_rdata_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(18),
      O => s_axi_rdata_i1_in(18)
    );
\s_axi_rdata_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(19),
      O => s_axi_rdata_i1_in(19)
    );
\s_axi_rdata_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(1),
      O => s_axi_rdata_i1_in(1)
    );
\s_axi_rdata_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(20),
      O => s_axi_rdata_i1_in(20)
    );
\s_axi_rdata_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(21),
      O => s_axi_rdata_i1_in(24)
    );
\s_axi_rdata_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(22),
      O => s_axi_rdata_i1_in(25)
    );
\s_axi_rdata_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(23),
      O => s_axi_rdata_i1_in(26)
    );
\s_axi_rdata_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(24),
      O => s_axi_rdata_i1_in(27)
    );
\s_axi_rdata_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303030020202020"
    )
        port map (
      I0 => s_axi_rready,
      I1 => access_cs(2),
      I2 => access_cs(1),
      I3 => IP2Bus_RdAck,
      I4 => data_timeout,
      I5 => access_cs(0),
      O => s_axi_rdata_i
    );
\s_axi_rdata_reg[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(25),
      O => s_axi_rdata_i1_in(28)
    );
\s_axi_rdata_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(2),
      O => s_axi_rdata_i1_in(2)
    );
\s_axi_rdata_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(3),
      O => s_axi_rdata_i1_in(3)
    );
\s_axi_rdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(4),
      O => s_axi_rdata_i1_in(4)
    );
\s_axi_rdata_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(5),
      O => s_axi_rdata_i1_in(5)
    );
\s_axi_rdata_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(6),
      O => s_axi_rdata_i1_in(6)
    );
\s_axi_rdata_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(7),
      O => s_axi_rdata_i1_in(7)
    );
\s_axi_rdata_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(8),
      O => s_axi_rdata_i1_in(8)
    );
\s_axi_rdata_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => access_cs(1),
      I1 => data_timeout,
      I2 => \s_axi_rdata_reg_reg[28]_0\(9),
      O => s_axi_rdata_i1_in(9)
    );
\s_axi_rdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(0),
      Q => s_axi_rdata(0),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(10),
      Q => s_axi_rdata(10),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(11),
      Q => s_axi_rdata(11),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(12),
      Q => s_axi_rdata(12),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(13),
      Q => s_axi_rdata(13),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(14),
      Q => s_axi_rdata(14),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(15),
      Q => s_axi_rdata(15),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(16),
      Q => s_axi_rdata(16),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(17),
      Q => s_axi_rdata(17),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(18),
      Q => s_axi_rdata(18),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(19),
      Q => s_axi_rdata(19),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(1),
      Q => s_axi_rdata(1),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(20),
      Q => s_axi_rdata(20),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(24),
      Q => s_axi_rdata(21),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(25),
      Q => s_axi_rdata(22),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(26),
      Q => s_axi_rdata(23),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(27),
      Q => s_axi_rdata(24),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(28),
      Q => s_axi_rdata(25),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(2),
      Q => s_axi_rdata(2),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(3),
      Q => s_axi_rdata(3),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(4),
      Q => s_axi_rdata(4),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(5),
      Q => s_axi_rdata(5),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(6),
      Q => s_axi_rdata(6),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(7),
      Q => s_axi_rdata(7),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(8),
      Q => s_axi_rdata(8),
      R => \^s_axi_aresetn_0\
    );
\s_axi_rdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(9),
      Q => s_axi_rdata(9),
      R => \^s_axi_aresetn_0\
    );
s_axi_rvalid_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => IP2Bus_RdAck,
      I1 => data_timeout,
      I2 => access_cs(1),
      O => s_axi_rvalid_reg_i_1_n_0
    );
s_axi_rvalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rvalid_reg_i_1_n_0,
      Q => s_axi_rvalid,
      R => \^s_axi_aresetn_0\
    );
s_axi_wready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wready_i,
      Q => s_axi_wready,
      R => \^s_axi_aresetn_0\
    );
\tx_cfg_did[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Bus2IP_Addr(10),
      I1 => Bus2IP_Addr(9),
      I2 => Bus2IP_Addr(8),
      I3 => Bus2IP_Addr(7),
      I4 => Bus2IP_Addr(6),
      I5 => Bus2IP_Addr(5),
      O => \tx_cfg_did[7]_i_2_n_0\
    );
\tx_cfg_did[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Bus2IP_Addr(2),
      I1 => Bus2IP_Addr(3),
      O => \tx_cfg_did[7]_i_3_n_0\
    );
\tx_cfg_lid0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Bus2IP_Addr(5),
      I1 => Bus2IP_Addr(10),
      I2 => Bus2IP_Addr(6),
      I3 => Bus2IP_Addr(7),
      I4 => Bus2IP_Addr(8),
      I5 => Bus2IP_Addr(9),
      O => \tx_cfg_lid0[4]_i_2_n_0\
    );
\tx_cfg_lid0[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bus2IP_Addr(4),
      I1 => Bus2IP_Addr(11),
      O => \tx_cfg_lid0[4]_i_3_n_0\
    );
\tx_cfg_m[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Bus2IP_Addr(4),
      I1 => \tx_cfg_did[7]_i_2_n_0\,
      I2 => Bus2IP_Addr(11),
      O => \tx_cfg_m[7]_i_2_n_0\
    );
\tx_cfg_octets_per_frame[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => Bus2IP_Addr(10),
      I1 => Bus2IP_Addr(9),
      I2 => Bus2IP_Addr(8),
      I3 => Bus2IP_Addr(7),
      I4 => Bus2IP_Addr(6),
      I5 => Bus2IP_Addr(5),
      O => \tx_cfg_octets_per_frame[7]_i_2_n_0\
    );
\tx_sysref_delay[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Bus2IP_Addr(4),
      I1 => \tx_cfg_did[7]_i_2_n_0\,
      I2 => Bus2IP_Addr(11),
      O => \tx_sysref_delay[3]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_32 is
  port (
    got_sync_reg : out STD_LOGIC;
    txready : out STD_LOGIC;
    sysref_captured : out STD_LOGIC;
    start_of_frame : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    txcharisk : out STD_LOGIC_VECTOR ( 15 downto 0 );
    start_of_multiframe : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    tx_sync : in STD_LOGIC;
    subclass : in STD_LOGIC_VECTOR ( 1 downto 0 );
    test_modes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    support_lane_sync : in STD_LOGIC;
    multi_frames : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sysref_always : in STD_LOGIC;
    tx_cfg_f : in STD_LOGIC_VECTOR ( 7 downto 0 );
    octets_per_multi : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_cfg_scr : in STD_LOGIC;
    sysref_resync : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_cs : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_cfg_cf : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_adjcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_res2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_k : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_did : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_m : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cfg_res1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sysref_in : in STD_LOGIC;
    txdatain : in STD_LOGIC_VECTOR ( 127 downto 0 );
    lmfc_pulse_delay : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_lid3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_lid2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_lid1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_lid0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_np : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_n : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_s : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_cfg_hd : in STD_LOGIC;
    tx_cfg_phadj : in STD_LOGIC;
    tx_cfg_adjdir : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_32 is
  signal cfg_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_count_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cfg_fchk : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cfg_fchk[7]_i_100_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_101_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_102_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_103_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_104_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_105_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_106_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_107_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_108_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_109_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_10_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_110_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_111_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_112_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_113_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_114_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_11_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_12_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_13_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_14_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_15_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_16_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_17_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_18_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_19_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_20_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_21_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_22_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_23_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_24_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_25_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_26_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_27_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_28_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_29_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_2_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_30_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_31_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_32_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_33_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_34_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_35_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_36_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_37_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_38_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_39_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_3_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_40_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_41_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_42_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_43_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_44_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_45_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_46_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_47_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_48_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_49_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_4_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_50_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_51_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_52_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_53_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_54_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_55_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_56_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_57_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_58_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_59_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_5_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_60_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_61_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_62_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_63_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_64_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_65_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_66_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_67_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_68_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_69_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_6_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_70_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_71_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_72_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_73_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_74_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_75_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_76_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_77_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_78_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_79_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_7_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_80_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_81_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_82_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_83_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_84_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_85_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_86_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_87_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_88_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_89_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_8_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_90_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_91_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_92_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_93_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_94_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_95_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_96_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_97_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_98_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_99_n_0\ : STD_LOGIC;
  signal \cfg_fchk[7]_i_9_n_0\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \cfg_fchk_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[0]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[1]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[2]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[3]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[4]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[5]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[6]\ : STD_LOGIC;
  signal \cfg_fchk_reg_n_0_[7]\ : STD_LOGIC;
  signal cfg_l0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \cfg_l[0]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_l[0]_i_2_n_0\ : STD_LOGIC;
  signal \cfg_l[2]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_l[4]_i_1_n_0\ : STD_LOGIC;
  signal \cfg_l[4]_i_2_n_0\ : STD_LOGIC;
  signal \cfg_l[4]_i_3_n_0\ : STD_LOGIC;
  signal \cfg_l[4]_i_4_n_0\ : STD_LOGIC;
  signal \cfg_l[4]_i_5_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal end_of_frame : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal end_of_frame_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal end_of_multiframe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal end_of_multiframe_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \g_tx_lanes[0].i_tx_lane_32_n_12\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_52\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_53\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_54\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_55\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_56\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_58\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_59\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_60\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_61\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_62\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_64\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_65\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_66\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_67\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_68\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_70\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_71\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_72\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_73\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_74\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_76\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_77\ : STD_LOGIC;
  signal \g_tx_lanes[0].i_tx_lane_32_n_78\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_32\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_33\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_34\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_35\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_36\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_37\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_38\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_39\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_40\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_41\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_42\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_43\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_44\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_45\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_46\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_47\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_48\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_49\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_50\ : STD_LOGIC;
  signal \g_tx_lanes[1].i_tx_lane_32_n_51\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_32\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_33\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_34\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_35\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_36\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_37\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_38\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_39\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_40\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_41\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_42\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_43\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_44\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_45\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_46\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_47\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_48\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_49\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_50\ : STD_LOGIC;
  signal \g_tx_lanes[2].i_tx_lane_32_n_51\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_33\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_34\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_35\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_36\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_37\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_38\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_39\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_40\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_41\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_42\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_43\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_44\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_45\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_46\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_47\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_48\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_49\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_50\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_51\ : STD_LOGIC;
  signal \g_tx_lanes[3].i_tx_lane_32_n_52\ : STD_LOGIC;
  signal i_tx_counters_32_n_10 : STD_LOGIC;
  signal i_tx_counters_32_n_11 : STD_LOGIC;
  signal i_tx_counters_32_n_17 : STD_LOGIC;
  signal i_tx_counters_32_n_18 : STD_LOGIC;
  signal i_tx_counters_32_n_19 : STD_LOGIC;
  signal i_tx_counters_32_n_20 : STD_LOGIC;
  signal i_tx_counters_32_n_21 : STD_LOGIC;
  signal i_tx_counters_32_n_22 : STD_LOGIC;
  signal i_tx_counters_32_n_23 : STD_LOGIC;
  signal i_tx_counters_32_n_24 : STD_LOGIC;
  signal i_tx_counters_32_n_25 : STD_LOGIC;
  signal i_tx_counters_32_n_26 : STD_LOGIC;
  signal i_tx_counters_32_n_27 : STD_LOGIC;
  signal i_tx_counters_32_n_28 : STD_LOGIC;
  signal i_tx_counters_32_n_29 : STD_LOGIC;
  signal i_tx_counters_32_n_30 : STD_LOGIC;
  signal i_tx_counters_32_n_31 : STD_LOGIC;
  signal i_tx_counters_32_n_32 : STD_LOGIC;
  signal i_tx_counters_32_n_33 : STD_LOGIC;
  signal i_tx_counters_32_n_34 : STD_LOGIC;
  signal i_tx_counters_32_n_35 : STD_LOGIC;
  signal i_tx_counters_32_n_36 : STD_LOGIC;
  signal i_tx_counters_32_n_37 : STD_LOGIC;
  signal i_tx_counters_32_n_38 : STD_LOGIC;
  signal i_tx_counters_32_n_39 : STD_LOGIC;
  signal i_tx_counters_32_n_6 : STD_LOGIC;
  signal i_tx_counters_32_n_7 : STD_LOGIC;
  signal i_tx_counters_32_n_8 : STD_LOGIC;
  signal i_tx_counters_32_n_9 : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \link_cfg_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \link_cfg_lane[3]2\ : STD_LOGIC;
  signal \link_cfg_lane[3]23_out\ : STD_LOGIC;
  signal \link_cfg_lane[3]26_out\ : STD_LOGIC;
  signal \link_cfg_lane[3]29_out\ : STD_LOGIC;
  signal \p_0_in1_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_10_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_10_out_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_10_out_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_10_out_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal scram_k_out_rr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_user_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal strobe_user_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal support_lane_sync_i : STD_LOGIC;
  signal sync_combine : STD_LOGIC;
  signal sync_combine_i_1_n_0 : STD_LOGIC;
  signal sync_r : STD_LOGIC;
  signal sync_r1 : STD_LOGIC;
  signal txcharisk_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_i : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal txdatain_i : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \^txready\ : STD_LOGIC;
  signal \NLW_cfg_fchk_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_100\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_101\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_102\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_105\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_107\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_108\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_109\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_113\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_19\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_21\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_22\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_24\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_27\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_30\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_31\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_32\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_33\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_35\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_36\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_37\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_38\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_39\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_42\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_43\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_44\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_45\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_46\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_47\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_50\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_51\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_53\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_56\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_57\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_59\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_60\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_62\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_64\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_68\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_71\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_72\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_75\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_76\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_78\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_79\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_82\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_84\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_86\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_90\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_94\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_96\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_98\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \cfg_fchk[7]_i_99\ : label is "soft_lutpair288";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \cfg_fchk_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \cfg_l[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \cfg_l[4]_i_1\ : label is "soft_lutpair276";
begin
  txready <= \^txready\;
\cfg_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count(0),
      Q => cfg_count_r(0),
      R => '0'
    );
\cfg_count_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count(1),
      Q => cfg_count_r(1),
      R => '0'
    );
\cfg_count_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count(2),
      Q => cfg_count_r(2),
      R => '0'
    );
\cfg_count_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count(3),
      Q => cfg_count_r(3),
      R => '0'
    );
\cfg_count_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_count(4),
      Q => cfg_count_r(4),
      R => '0'
    );
\cfg_fchk[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cfg_fchk[7]_i_2_n_0\,
      I1 => \cfg_fchk[7]_i_44_n_0\,
      I2 => \cfg_fchk[7]_i_39_n_0\,
      I3 => \cfg_fchk[7]_i_38_n_0\,
      O => \cfg_fchk[7]_i_10_n_0\
    );
\cfg_fchk[7]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data3(1),
      I1 => tx_cfg_m(1),
      I2 => tx_cfg_n(1),
      O => \cfg_fchk[7]_i_100_n_0\
    );
\cfg_fchk[7]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_did(1),
      I1 => tx_cfg_f(1),
      I2 => tx_cfg_k(1),
      O => \cfg_fchk[7]_i_101_n_0\
    );
\cfg_fchk[7]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_k(2),
      I1 => tx_cfg_did(2),
      I2 => tx_cfg_f(2),
      O => \cfg_fchk[7]_i_102_n_0\
    );
\cfg_fchk[7]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_res2(1),
      I1 => tx_cfg_adjcnt(1),
      I2 => subclass(1),
      O => \cfg_fchk[7]_i_103_n_0\
    );
\cfg_fchk[7]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cfg_fchk[7]_i_114_n_0\,
      I1 => tx_cfg_bid(2),
      I2 => tx_cfg_cf(2),
      I3 => tx_cfg_cf(1),
      I4 => tx_cfg_cs(1),
      I5 => tx_cfg_bid(1),
      O => \cfg_fchk[7]_i_104_n_0\
    );
\cfg_fchk[7]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_np(2),
      I1 => tx_cfg_s(2),
      I2 => tx_cfg_res1(2),
      O => \cfg_fchk[7]_i_105_n_0\
    );
\cfg_fchk[7]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_n(3),
      I1 => data3(4),
      I2 => tx_cfg_m(3),
      O => \cfg_fchk[7]_i_106_n_0\
    );
\cfg_fchk[7]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_n(0),
      I1 => tx_cfg_np(0),
      I2 => tx_cfg_s(0),
      O => \cfg_fchk[7]_i_107_n_0\
    );
\cfg_fchk[7]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_k(1),
      I1 => tx_cfg_did(1),
      I2 => tx_cfg_f(1),
      O => \cfg_fchk[7]_i_108_n_0\
    );
\cfg_fchk[7]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_np(1),
      I1 => tx_cfg_s(1),
      I2 => tx_cfg_res1(1),
      O => \cfg_fchk[7]_i_109_n_0\
    );
\cfg_fchk[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_17_n_0\,
      I1 => \cfg_fchk[7]_i_18_n_0\,
      I2 => \cfg_fchk[7]_i_19_n_0\,
      I3 => \cfg_fchk[7]_i_3_n_0\,
      I4 => \cfg_fchk[7]_i_21_n_0\,
      I5 => \cfg_fchk[7]_i_20_n_0\,
      O => \cfg_fchk[7]_i_11_n_0\
    );
\cfg_fchk[7]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_n(2),
      I1 => data3(2),
      I2 => tx_cfg_m(2),
      O => \cfg_fchk[7]_i_110_n_0\
    );
\cfg_fchk[7]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_did(7),
      I1 => tx_cfg_f(7),
      I2 => tx_cfg_res2(7),
      I3 => tx_cfg_res1(7),
      I4 => tx_cfg_m(7),
      O => \cfg_fchk[7]_i_111_n_0\
    );
\cfg_fchk[7]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_did(3),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_k(3),
      O => \cfg_fchk[7]_i_112_n_0\
    );
\cfg_fchk[7]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_k(4),
      I1 => tx_cfg_did(4),
      I2 => tx_cfg_f(4),
      O => \cfg_fchk[7]_i_113_n_0\
    );
\cfg_fchk[7]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => tx_cfg_cs(1),
      I1 => tx_cfg_cf(1),
      I2 => tx_cfg_bid(1),
      I3 => tx_cfg_bid(0),
      I4 => tx_cfg_cs(0),
      I5 => tx_cfg_cf(0),
      O => \cfg_fchk[7]_i_114_n_0\
    );
\cfg_fchk[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_22_n_0\,
      I1 => \cfg_fchk[7]_i_23_n_0\,
      I2 => \cfg_fchk[7]_i_24_n_0\,
      I3 => \cfg_fchk[7]_i_4_n_0\,
      I4 => \cfg_fchk[7]_i_26_n_0\,
      I5 => \cfg_fchk[7]_i_25_n_0\,
      O => \cfg_fchk[7]_i_12_n_0\
    );
\cfg_fchk[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cfg_fchk[7]_i_28_n_0\,
      I1 => \cfg_fchk[7]_i_27_n_0\,
      I2 => \cfg_fchk[7]_i_29_n_0\,
      I3 => \cfg_fchk[7]_i_30_n_0\,
      I4 => \cfg_fchk[7]_i_32_n_0\,
      I5 => \cfg_fchk[7]_i_31_n_0\,
      O => \cfg_fchk[7]_i_13_n_0\
    );
\cfg_fchk[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_45_n_0\,
      I1 => \cfg_fchk[7]_i_46_n_0\,
      I2 => \cfg_fchk[7]_i_47_n_0\,
      I3 => \cfg_fchk[7]_i_6_n_0\,
      I4 => \cfg_fchk[7]_i_48_n_0\,
      O => \cfg_fchk[7]_i_14_n_0\
    );
\cfg_fchk[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cfg_fchk[7]_i_7_n_0\,
      I1 => \cfg_fchk[7]_i_46_n_0\,
      I2 => \cfg_fchk[7]_i_45_n_0\,
      I3 => \cfg_fchk[7]_i_47_n_0\,
      O => \cfg_fchk[7]_i_15_n_0\
    );
\cfg_fchk[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \cfg_fchk[7]_i_8_n_0\,
      I1 => \cfg_fchk[7]_i_49_n_0\,
      I2 => \cfg_fchk[7]_i_50_n_0\,
      I3 => tx_cfg_hd,
      I4 => tx_cfg_did(0),
      I5 => tx_cfg_f(0),
      O => \cfg_fchk[7]_i_16_n_0\
    );
\cfg_fchk[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE2841D741D7BE28"
    )
        port map (
      I0 => \cfg_fchk[7]_i_51_n_0\,
      I1 => tx_cfg_adjcnt(3),
      I2 => tx_cfg_res2(3),
      I3 => \cfg_fchk[7]_i_52_n_0\,
      I4 => \cfg_fchk[7]_i_53_n_0\,
      I5 => \cfg_fchk[7]_i_54_n_0\,
      O => \cfg_fchk[7]_i_17_n_0\
    );
\cfg_fchk[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_res2(4),
      I1 => \cfg_fchk[7]_i_55_n_0\,
      I2 => \cfg_fchk[7]_i_56_n_0\,
      I3 => \cfg_fchk[7]_i_57_n_0\,
      I4 => \cfg_fchk[7]_i_58_n_0\,
      O => \cfg_fchk[7]_i_18_n_0\
    );
\cfg_fchk[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_59_n_0\,
      I1 => \cfg_fchk[7]_i_60_n_0\,
      I2 => \cfg_fchk[7]_i_61_n_0\,
      O => \cfg_fchk[7]_i_19_n_0\
    );
\cfg_fchk[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \cfg_fchk[7]_i_17_n_0\,
      I1 => \cfg_fchk[7]_i_18_n_0\,
      I2 => \cfg_fchk[7]_i_19_n_0\,
      I3 => \cfg_fchk[7]_i_20_n_0\,
      I4 => \cfg_fchk[7]_i_21_n_0\,
      O => \cfg_fchk[7]_i_2_n_0\
    );
\cfg_fchk[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_57_n_0\,
      I1 => \cfg_fchk[7]_i_58_n_0\,
      I2 => \cfg_fchk[7]_i_62_n_0\,
      O => \cfg_fchk[7]_i_20_n_0\
    );
\cfg_fchk[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \cfg_fchk[7]_i_63_n_0\,
      I1 => \cfg_fchk[7]_i_64_n_0\,
      I2 => \cfg_fchk[7]_i_65_n_0\,
      I3 => \cfg_fchk[7]_i_66_n_0\,
      I4 => \cfg_fchk[7]_i_67_n_0\,
      O => \cfg_fchk[7]_i_21_n_0\
    );
\cfg_fchk[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_61_n_0\,
      I1 => \cfg_fchk[7]_i_59_n_0\,
      I2 => \cfg_fchk[7]_i_60_n_0\,
      O => \cfg_fchk[7]_i_22_n_0\
    );
\cfg_fchk[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => tx_cfg_res2(3),
      I1 => tx_cfg_adjcnt(3),
      I2 => \cfg_fchk[7]_i_52_n_0\,
      I3 => \cfg_fchk[7]_i_51_n_0\,
      I4 => \cfg_fchk[7]_i_68_n_0\,
      I5 => \cfg_fchk[7]_i_69_n_0\,
      O => \cfg_fchk[7]_i_23_n_0\
    );
\cfg_fchk[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_70_n_0\,
      I1 => \cfg_fchk[7]_i_71_n_0\,
      I2 => \cfg_fchk[7]_i_72_n_0\,
      O => \cfg_fchk[7]_i_24_n_0\
    );
\cfg_fchk[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_68_n_0\,
      I1 => \cfg_fchk[7]_i_69_n_0\,
      I2 => \cfg_fchk[7]_i_73_n_0\,
      O => \cfg_fchk[7]_i_25_n_0\
    );
\cfg_fchk[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_19_n_0\,
      I1 => \cfg_fchk[7]_i_17_n_0\,
      I2 => \cfg_fchk[7]_i_18_n_0\,
      O => \cfg_fchk[7]_i_26_n_0\
    );
\cfg_fchk[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_74_n_0\,
      I1 => \cfg_fchk[7]_i_75_n_0\,
      I2 => \cfg_fchk[7]_i_76_n_0\,
      O => \cfg_fchk[7]_i_27_n_0\
    );
\cfg_fchk[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E800"
    )
        port map (
      I0 => \cfg_fchk[7]_i_45_n_0\,
      I1 => \cfg_fchk[7]_i_46_n_0\,
      I2 => \cfg_fchk[7]_i_47_n_0\,
      I3 => \cfg_fchk[7]_i_48_n_0\,
      O => \cfg_fchk[7]_i_28_n_0\
    );
\cfg_fchk[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_24_n_0\,
      I1 => \cfg_fchk[7]_i_22_n_0\,
      I2 => \cfg_fchk[7]_i_23_n_0\,
      O => \cfg_fchk[7]_i_29_n_0\
    );
\cfg_fchk[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \cfg_fchk[7]_i_22_n_0\,
      I1 => \cfg_fchk[7]_i_23_n_0\,
      I2 => \cfg_fchk[7]_i_24_n_0\,
      I3 => \cfg_fchk[7]_i_25_n_0\,
      I4 => \cfg_fchk[7]_i_26_n_0\,
      O => \cfg_fchk[7]_i_3_n_0\
    );
\cfg_fchk[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_76_n_0\,
      I1 => \cfg_fchk[7]_i_74_n_0\,
      I2 => \cfg_fchk[7]_i_75_n_0\,
      O => \cfg_fchk[7]_i_30_n_0\
    );
\cfg_fchk[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_77_n_0\,
      I1 => \cfg_fchk[7]_i_78_n_0\,
      I2 => tx_cfg_s(1),
      I3 => tx_cfg_np(1),
      I4 => tx_cfg_res1(1),
      O => \cfg_fchk[7]_i_31_n_0\
    );
\cfg_fchk[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_72_n_0\,
      I1 => \cfg_fchk[7]_i_70_n_0\,
      I2 => \cfg_fchk[7]_i_71_n_0\,
      O => \cfg_fchk[7]_i_32_n_0\
    );
\cfg_fchk[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \cfg_fchk[7]_i_79_n_0\,
      I1 => \cfg_fchk[7]_i_80_n_0\,
      I2 => tx_cfg_k(1),
      I3 => tx_cfg_did(1),
      I4 => tx_cfg_f(1),
      O => \cfg_fchk[7]_i_33_n_0\
    );
\cfg_fchk[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => tx_cfg_hd,
      I1 => tx_cfg_f(0),
      I2 => tx_cfg_did(0),
      I3 => tx_cfg_m(0),
      I4 => data3(0),
      I5 => tx_cfg_k(0),
      O => \cfg_fchk[7]_i_34_n_0\
    );
\cfg_fchk[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tx_cfg_s(0),
      I1 => tx_cfg_np(0),
      I2 => tx_cfg_n(0),
      I3 => \cfg_fchk[7]_i_81_n_0\,
      I4 => \cfg_fchk[7]_i_82_n_0\,
      O => \cfg_fchk[7]_i_35_n_0\
    );
\cfg_fchk[7]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tx_cfg_cs(0),
      I1 => tx_cfg_cf(0),
      I2 => tx_cfg_bid(0),
      I3 => subclass(0),
      O => \cfg_fchk[7]_i_36_n_0\
    );
\cfg_fchk[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_phadj,
      I1 => tx_cfg_adjcnt(0),
      I2 => tx_cfg_adjdir,
      O => \cfg_fchk[7]_i_37_n_0\
    );
\cfg_fchk[7]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBBE8228"
    )
        port map (
      I0 => \cfg_fchk[7]_i_64_n_0\,
      I1 => \cfg_fchk[7]_i_67_n_0\,
      I2 => \cfg_fchk[7]_i_66_n_0\,
      I3 => \cfg_fchk[7]_i_65_n_0\,
      I4 => \cfg_fchk[7]_i_63_n_0\,
      O => \cfg_fchk[7]_i_38_n_0\
    );
\cfg_fchk[7]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tx_cfg_k(4),
      I1 => tx_cfg_f(4),
      I2 => tx_cfg_did(4),
      I3 => \cfg_fchk[7]_i_67_n_0\,
      I4 => \cfg_fchk[7]_i_65_n_0\,
      O => \cfg_fchk[7]_i_39_n_0\
    );
\cfg_fchk[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_27_n_0\,
      I1 => \cfg_fchk[7]_i_28_n_0\,
      I2 => \cfg_fchk[7]_i_29_n_0\,
      O => \cfg_fchk[7]_i_4_n_0\
    );
\cfg_fchk[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BD4D42BD42B2BD4"
    )
        port map (
      I0 => \cfg_fchk[7]_i_83_n_0\,
      I1 => \cfg_fchk[7]_i_84_n_0\,
      I2 => \cfg_fchk[7]_i_85_n_0\,
      I3 => \cfg_fchk[7]_i_86_n_0\,
      I4 => \cfg_fchk[7]_i_87_n_0\,
      I5 => \cfg_fchk[7]_i_88_n_0\,
      O => \cfg_fchk[7]_i_40_n_0\
    );
\cfg_fchk[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06606FF66FF60660"
    )
        port map (
      I0 => tx_cfg_res2(5),
      I1 => \cfg_fchk[7]_i_89_n_0\,
      I2 => tx_cfg_m(5),
      I3 => tx_cfg_res1(5),
      I4 => tx_cfg_did(5),
      I5 => tx_cfg_f(5),
      O => \cfg_fchk[7]_i_41_n_0\
    );
\cfg_fchk[7]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cfg_fchk[7]_i_83_n_0\,
      I1 => \cfg_fchk[7]_i_85_n_0\,
      I2 => \cfg_fchk[7]_i_84_n_0\,
      O => \cfg_fchk[7]_i_42_n_0\
    );
\cfg_fchk[7]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \cfg_fchk[7]_i_90_n_0\,
      I1 => \cfg_fchk[7]_i_91_n_0\,
      I2 => \cfg_fchk[7]_i_56_n_0\,
      I3 => tx_cfg_res2(4),
      I4 => \cfg_fchk[7]_i_55_n_0\,
      O => \cfg_fchk[7]_i_43_n_0\
    );
\cfg_fchk[7]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \cfg_fchk[7]_i_43_n_0\,
      I1 => \cfg_fchk[7]_i_41_n_0\,
      I2 => \cfg_fchk[7]_i_83_n_0\,
      I3 => \cfg_fchk[7]_i_85_n_0\,
      I4 => \cfg_fchk[7]_i_84_n_0\,
      O => \cfg_fchk[7]_i_44_n_0\
    );
\cfg_fchk[7]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_s(1),
      I1 => tx_cfg_np(1),
      I2 => tx_cfg_res1(1),
      I3 => \cfg_fchk[7]_i_77_n_0\,
      I4 => \cfg_fchk[7]_i_78_n_0\,
      O => \cfg_fchk[7]_i_45_n_0\
    );
\cfg_fchk[7]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => tx_cfg_np(0),
      I1 => tx_cfg_n(0),
      I2 => tx_cfg_s(0),
      I3 => \cfg_fchk[7]_i_49_n_0\,
      I4 => \cfg_fchk[7]_i_92_n_0\,
      O => \cfg_fchk[7]_i_46_n_0\
    );
\cfg_fchk[7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_36_n_0\,
      I1 => \cfg_fchk[7]_i_37_n_0\,
      I2 => tx_cfg_res1(0),
      I3 => tx_cfg_scr,
      I4 => tx_cfg_res2(0),
      O => \cfg_fchk[7]_i_47_n_0\
    );
\cfg_fchk[7]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_34_n_0\,
      I1 => \cfg_fchk[7]_i_35_n_0\,
      I2 => \cfg_fchk[7]_i_33_n_0\,
      O => \cfg_fchk[7]_i_48_n_0\
    );
\cfg_fchk[7]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_m(0),
      I1 => tx_cfg_k(0),
      I2 => data3(0),
      O => \cfg_fchk[7]_i_49_n_0\
    );
\cfg_fchk[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_29_n_0\,
      I1 => \cfg_fchk[7]_i_27_n_0\,
      I2 => \cfg_fchk[7]_i_28_n_0\,
      O => \cfg_fchk[7]_i_5_n_0\
    );
\cfg_fchk[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_s(0),
      I1 => tx_cfg_n(0),
      I2 => tx_cfg_np(0),
      O => \cfg_fchk[7]_i_50_n_0\
    );
\cfg_fchk[7]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_res1(3),
      I1 => tx_cfg_np(3),
      I2 => tx_cfg_s(3),
      O => \cfg_fchk[7]_i_51_n_0\
    );
\cfg_fchk[7]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \cfg_fchk[7]_i_93_n_0\,
      I1 => tx_cfg_bid(3),
      I2 => tx_cfg_cf(3),
      I3 => tx_cfg_cf(2),
      I4 => tx_cfg_bid(2),
      O => \cfg_fchk[7]_i_52_n_0\
    );
\cfg_fchk[7]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tx_cfg_res1(2),
      I1 => tx_cfg_s(2),
      I2 => tx_cfg_np(2),
      I3 => \cfg_fchk[7]_i_94_n_0\,
      I4 => \cfg_fchk[7]_i_95_n_0\,
      O => \cfg_fchk[7]_i_53_n_0\
    );
\cfg_fchk[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => tx_cfg_m(3),
      I1 => data3(4),
      I2 => tx_cfg_n(3),
      I3 => \cfg_fchk[7]_i_96_n_0\,
      I4 => tx_cfg_adjcnt(2),
      I5 => tx_cfg_res2(2),
      O => \cfg_fchk[7]_i_54_n_0\
    );
\cfg_fchk[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807F15EA15EA7F80"
    )
        port map (
      I0 => \cfg_fchk[7]_i_93_n_0\,
      I1 => tx_cfg_cf(2),
      I2 => tx_cfg_bid(2),
      I3 => tx_cfg_cf(4),
      I4 => tx_cfg_cf(3),
      I5 => tx_cfg_bid(3),
      O => \cfg_fchk[7]_i_55_n_0\
    );
\cfg_fchk[7]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_res1(4),
      I1 => tx_cfg_np(4),
      I2 => tx_cfg_s(4),
      O => \cfg_fchk[7]_i_56_n_0\
    );
\cfg_fchk[7]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tx_cfg_k(3),
      I1 => tx_cfg_f(3),
      I2 => tx_cfg_did(3),
      I3 => \cfg_fchk[7]_i_97_n_0\,
      I4 => \cfg_fchk[7]_i_98_n_0\,
      O => \cfg_fchk[7]_i_57_n_0\
    );
\cfg_fchk[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => tx_cfg_adjcnt(3),
      I1 => tx_cfg_res2(3),
      I2 => \cfg_fchk[7]_i_99_n_0\,
      I3 => tx_cfg_k(4),
      I4 => tx_cfg_did(4),
      I5 => tx_cfg_f(4),
      O => \cfg_fchk[7]_i_58_n_0\
    );
\cfg_fchk[7]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tx_cfg_res1(1),
      I1 => tx_cfg_s(1),
      I2 => tx_cfg_np(1),
      I3 => \cfg_fchk[7]_i_100_n_0\,
      I4 => \cfg_fchk[7]_i_101_n_0\,
      O => \cfg_fchk[7]_i_59_n_0\
    );
\cfg_fchk[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_30_n_0\,
      I1 => \cfg_fchk[7]_i_31_n_0\,
      I2 => \cfg_fchk[7]_i_32_n_0\,
      O => \cfg_fchk[7]_i_6_n_0\
    );
\cfg_fchk[7]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => tx_cfg_m(2),
      I1 => data3(2),
      I2 => tx_cfg_n(2),
      I3 => \cfg_fchk[7]_i_102_n_0\,
      I4 => \cfg_fchk[7]_i_103_n_0\,
      O => \cfg_fchk[7]_i_60_n_0\
    );
\cfg_fchk[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE2828BE28BEBE28"
    )
        port map (
      I0 => \cfg_fchk[7]_i_104_n_0\,
      I1 => tx_cfg_res2(2),
      I2 => tx_cfg_adjcnt(2),
      I3 => tx_cfg_s(2),
      I4 => tx_cfg_np(2),
      I5 => tx_cfg_res1(2),
      O => \cfg_fchk[7]_i_61_n_0\
    );
\cfg_fchk[7]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_s(4),
      I1 => tx_cfg_np(4),
      I2 => tx_cfg_res1(4),
      I3 => \cfg_fchk[7]_i_55_n_0\,
      I4 => tx_cfg_res2(4),
      O => \cfg_fchk[7]_i_62_n_0\
    );
\cfg_fchk[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8EEEEE888E8E888"
    )
        port map (
      I0 => \cfg_fchk[7]_i_53_n_0\,
      I1 => \cfg_fchk[7]_i_54_n_0\,
      I2 => \cfg_fchk[7]_i_51_n_0\,
      I3 => tx_cfg_adjcnt(3),
      I4 => tx_cfg_res2(3),
      I5 => \cfg_fchk[7]_i_52_n_0\,
      O => \cfg_fchk[7]_i_63_n_0\
    );
\cfg_fchk[7]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \cfg_fchk[7]_i_56_n_0\,
      I1 => tx_cfg_res2(4),
      I2 => \cfg_fchk[7]_i_55_n_0\,
      I3 => \cfg_fchk[7]_i_90_n_0\,
      I4 => \cfg_fchk[7]_i_91_n_0\,
      O => \cfg_fchk[7]_i_64_n_0\
    );
\cfg_fchk[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => tx_cfg_did(5),
      I1 => tx_cfg_f(5),
      I2 => \cfg_fchk[7]_i_89_n_0\,
      I3 => tx_cfg_res2(5),
      I4 => tx_cfg_res1(5),
      I5 => tx_cfg_m(5),
      O => \cfg_fchk[7]_i_65_n_0\
    );
\cfg_fchk[7]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_did(4),
      I1 => tx_cfg_f(4),
      I2 => tx_cfg_k(4),
      O => \cfg_fchk[7]_i_66_n_0\
    );
\cfg_fchk[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => tx_cfg_n(4),
      I1 => tx_cfg_m(4),
      I2 => data3(4),
      I3 => tx_cfg_res1(4),
      I4 => tx_cfg_s(4),
      I5 => tx_cfg_np(4),
      O => \cfg_fchk[7]_i_67_n_0\
    );
\cfg_fchk[7]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tx_cfg_k(2),
      I1 => tx_cfg_f(2),
      I2 => tx_cfg_did(2),
      I3 => \cfg_fchk[7]_i_105_n_0\,
      I4 => \cfg_fchk[7]_i_94_n_0\,
      O => \cfg_fchk[7]_i_68_n_0\
    );
\cfg_fchk[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => tx_cfg_adjcnt(2),
      I1 => tx_cfg_res2(2),
      I2 => \cfg_fchk[7]_i_106_n_0\,
      I3 => tx_cfg_k(3),
      I4 => tx_cfg_did(3),
      I5 => tx_cfg_f(3),
      O => \cfg_fchk[7]_i_69_n_0\
    );
\cfg_fchk[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cfg_fchk[7]_i_33_n_0\,
      I1 => \cfg_fchk[7]_i_34_n_0\,
      I2 => \cfg_fchk[7]_i_35_n_0\,
      O => \cfg_fchk[7]_i_7_n_0\
    );
\cfg_fchk[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => tx_cfg_s(2),
      I1 => tx_cfg_np(2),
      I2 => tx_cfg_res1(2),
      I3 => \cfg_fchk[7]_i_104_n_0\,
      I4 => tx_cfg_adjcnt(2),
      I5 => tx_cfg_res2(2),
      O => \cfg_fchk[7]_i_70_n_0\
    );
\cfg_fchk[7]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tx_cfg_phadj,
      I1 => tx_cfg_adjdir,
      I2 => tx_cfg_adjcnt(0),
      I3 => \cfg_fchk[7]_i_82_n_0\,
      I4 => \cfg_fchk[7]_i_107_n_0\,
      O => \cfg_fchk[7]_i_71_n_0\
    );
\cfg_fchk[7]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => tx_cfg_m(1),
      I1 => data3(1),
      I2 => tx_cfg_n(1),
      I3 => \cfg_fchk[7]_i_108_n_0\,
      I4 => \cfg_fchk[7]_i_79_n_0\,
      O => \cfg_fchk[7]_i_72_n_0\
    );
\cfg_fchk[7]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => tx_cfg_s(3),
      I1 => tx_cfg_np(3),
      I2 => tx_cfg_res1(3),
      I3 => \cfg_fchk[7]_i_52_n_0\,
      I4 => tx_cfg_adjcnt(3),
      I5 => tx_cfg_res2(3),
      O => \cfg_fchk[7]_i_73_n_0\
    );
\cfg_fchk[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => tx_cfg_m(0),
      I1 => data3(0),
      I2 => tx_cfg_k(0),
      I3 => tx_cfg_hd,
      I4 => tx_cfg_f(0),
      I5 => tx_cfg_did(0),
      O => \cfg_fchk[7]_i_74_n_0\
    );
\cfg_fchk[7]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => tx_cfg_k(1),
      I1 => tx_cfg_f(1),
      I2 => tx_cfg_did(1),
      I3 => \cfg_fchk[7]_i_109_n_0\,
      I4 => \cfg_fchk[7]_i_100_n_0\,
      O => \cfg_fchk[7]_i_75_n_0\
    );
\cfg_fchk[7]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => subclass(1),
      I1 => tx_cfg_adjcnt(1),
      I2 => tx_cfg_res2(1),
      I3 => \cfg_fchk[7]_i_110_n_0\,
      I4 => \cfg_fchk[7]_i_102_n_0\,
      O => \cfg_fchk[7]_i_76_n_0\
    );
\cfg_fchk[7]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tx_cfg_bid(0),
      I1 => tx_cfg_cs(0),
      I2 => tx_cfg_cf(0),
      I3 => tx_cfg_cs(1),
      I4 => tx_cfg_cf(1),
      I5 => tx_cfg_bid(1),
      O => \cfg_fchk[7]_i_77_n_0\
    );
\cfg_fchk[7]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => subclass(1),
      I1 => tx_cfg_res2(1),
      I2 => tx_cfg_adjcnt(1),
      O => \cfg_fchk[7]_i_78_n_0\
    );
\cfg_fchk[7]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBBE"
    )
        port map (
      I0 => subclass(0),
      I1 => tx_cfg_cs(0),
      I2 => tx_cfg_cf(0),
      I3 => tx_cfg_bid(0),
      O => \cfg_fchk[7]_i_79_n_0\
    );
\cfg_fchk[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_res1(0),
      I1 => tx_cfg_scr,
      I2 => tx_cfg_res2(0),
      I3 => \cfg_fchk[7]_i_36_n_0\,
      I4 => \cfg_fchk[7]_i_37_n_0\,
      O => \cfg_fchk[7]_i_8_n_0\
    );
\cfg_fchk[7]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_n(1),
      I1 => data3(1),
      I2 => tx_cfg_m(1),
      O => \cfg_fchk[7]_i_80_n_0\
    );
\cfg_fchk[7]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_adjcnt(0),
      I1 => tx_cfg_adjdir,
      I2 => tx_cfg_phadj,
      O => \cfg_fchk[7]_i_81_n_0\
    );
\cfg_fchk[7]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_scr,
      I1 => tx_cfg_res1(0),
      I2 => tx_cfg_res2(0),
      O => \cfg_fchk[7]_i_82_n_0\
    );
\cfg_fchk[7]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717FF17FFFFFF"
    )
        port map (
      I0 => tx_cfg_res1(4),
      I1 => tx_cfg_s(4),
      I2 => tx_cfg_np(4),
      I3 => tx_cfg_n(4),
      I4 => tx_cfg_m(4),
      I5 => data3(4),
      O => \cfg_fchk[7]_i_83_n_0\
    );
\cfg_fchk[7]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_cfg_did(6),
      I1 => tx_cfg_f(6),
      I2 => tx_cfg_res2(6),
      I3 => tx_cfg_res1(6),
      I4 => tx_cfg_m(6),
      O => \cfg_fchk[7]_i_84_n_0\
    );
\cfg_fchk[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => tx_cfg_f(5),
      I1 => tx_cfg_did(5),
      I2 => tx_cfg_res2(5),
      I3 => \cfg_fchk[7]_i_89_n_0\,
      I4 => tx_cfg_m(5),
      I5 => tx_cfg_res1(5),
      O => \cfg_fchk[7]_i_85_n_0\
    );
\cfg_fchk[7]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60F6F660"
    )
        port map (
      I0 => tx_cfg_res1(6),
      I1 => tx_cfg_res2(6),
      I2 => tx_cfg_m(6),
      I3 => tx_cfg_did(6),
      I4 => tx_cfg_f(6),
      O => \cfg_fchk[7]_i_86_n_0\
    );
\cfg_fchk[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \cfg_fchk[7]_i_89_n_0\,
      I1 => tx_cfg_res2(5),
      I2 => tx_cfg_res1(5),
      I3 => tx_cfg_m(5),
      I4 => tx_cfg_f(5),
      I5 => tx_cfg_did(5),
      O => \cfg_fchk[7]_i_87_n_0\
    );
\cfg_fchk[7]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \cfg_fchk[7]_i_111_n_0\,
      I1 => tx_cfg_res1(6),
      I2 => tx_cfg_res2(6),
      I3 => tx_cfg_did(6),
      I4 => tx_cfg_f(6),
      O => \cfg_fchk[7]_i_88_n_0\
    );
\cfg_fchk[7]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAA8A880A880A880"
    )
        port map (
      I0 => tx_cfg_cf(4),
      I1 => tx_cfg_bid(3),
      I2 => tx_cfg_cf(3),
      I3 => \cfg_fchk[7]_i_93_n_0\,
      I4 => tx_cfg_cf(2),
      I5 => tx_cfg_bid(2),
      O => \cfg_fchk[7]_i_89_n_0\
    );
\cfg_fchk[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \cfg_fchk[7]_i_38_n_0\,
      I1 => \cfg_fchk[7]_i_39_n_0\,
      I2 => \cfg_fchk[7]_i_40_n_0\,
      I3 => \cfg_fchk[7]_i_41_n_0\,
      I4 => \cfg_fchk[7]_i_42_n_0\,
      I5 => \cfg_fchk[7]_i_43_n_0\,
      O => \cfg_fchk[7]_i_9_n_0\
    );
\cfg_fchk[7]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tx_cfg_res1(3),
      I1 => tx_cfg_s(3),
      I2 => tx_cfg_np(3),
      I3 => \cfg_fchk[7]_i_98_n_0\,
      I4 => \cfg_fchk[7]_i_112_n_0\,
      O => \cfg_fchk[7]_i_90_n_0\
    );
\cfg_fchk[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96960096009600"
    )
        port map (
      I0 => tx_cfg_m(4),
      I1 => data3(4),
      I2 => tx_cfg_n(4),
      I3 => \cfg_fchk[7]_i_113_n_0\,
      I4 => tx_cfg_adjcnt(3),
      I5 => tx_cfg_res2(3),
      O => \cfg_fchk[7]_i_91_n_0\
    );
\cfg_fchk[7]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_hd,
      I1 => tx_cfg_did(0),
      I2 => tx_cfg_f(0),
      O => \cfg_fchk[7]_i_92_n_0\
    );
\cfg_fchk[7]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F66666606000"
    )
        port map (
      I0 => tx_cfg_cf(2),
      I1 => tx_cfg_bid(2),
      I2 => tx_cfg_bid(1),
      I3 => tx_cfg_cs(1),
      I4 => tx_cfg_cf(1),
      I5 => \cfg_fchk[7]_i_114_n_0\,
      O => \cfg_fchk[7]_i_93_n_0\
    );
\cfg_fchk[7]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data3(2),
      I1 => tx_cfg_m(2),
      I2 => tx_cfg_n(2),
      O => \cfg_fchk[7]_i_94_n_0\
    );
\cfg_fchk[7]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_did(2),
      I1 => tx_cfg_f(2),
      I2 => tx_cfg_k(2),
      O => \cfg_fchk[7]_i_95_n_0\
    );
\cfg_fchk[7]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_k(3),
      I1 => tx_cfg_did(3),
      I2 => tx_cfg_f(3),
      O => \cfg_fchk[7]_i_96_n_0\
    );
\cfg_fchk[7]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tx_cfg_np(3),
      I1 => tx_cfg_s(3),
      I2 => tx_cfg_res1(3),
      O => \cfg_fchk[7]_i_97_n_0\
    );
\cfg_fchk[7]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data3(4),
      I1 => tx_cfg_m(3),
      I2 => tx_cfg_n(3),
      O => \cfg_fchk[7]_i_98_n_0\
    );
\cfg_fchk[7]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_cfg_n(4),
      I1 => data3(4),
      I2 => tx_cfg_m(4),
      O => \cfg_fchk[7]_i_99_n_0\
    );
\cfg_fchk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(0),
      Q => \cfg_fchk_reg_n_0_[0]\,
      R => '0'
    );
\cfg_fchk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(1),
      Q => \cfg_fchk_reg_n_0_[1]\,
      R => '0'
    );
\cfg_fchk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(2),
      Q => \cfg_fchk_reg_n_0_[2]\,
      R => '0'
    );
\cfg_fchk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(3),
      Q => \cfg_fchk_reg_n_0_[3]\,
      R => '0'
    );
\cfg_fchk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(4),
      Q => \cfg_fchk_reg_n_0_[4]\,
      R => '0'
    );
\cfg_fchk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(5),
      Q => \cfg_fchk_reg_n_0_[5]\,
      R => '0'
    );
\cfg_fchk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(6),
      Q => \cfg_fchk_reg_n_0_[6]\,
      R => '0'
    );
\cfg_fchk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_fchk(7),
      Q => \cfg_fchk_reg_n_0_[7]\,
      R => '0'
    );
\cfg_fchk_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_cfg_fchk_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \cfg_fchk_reg[7]_i_1_n_1\,
      CO(5) => \cfg_fchk_reg[7]_i_1_n_2\,
      CO(4) => \cfg_fchk_reg[7]_i_1_n_3\,
      CO(3) => \cfg_fchk_reg[7]_i_1_n_4\,
      CO(2) => \cfg_fchk_reg[7]_i_1_n_5\,
      CO(1) => \cfg_fchk_reg[7]_i_1_n_6\,
      CO(0) => \cfg_fchk_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \cfg_fchk[7]_i_2_n_0\,
      DI(5) => \cfg_fchk[7]_i_3_n_0\,
      DI(4) => \cfg_fchk[7]_i_4_n_0\,
      DI(3) => \cfg_fchk[7]_i_5_n_0\,
      DI(2) => \cfg_fchk[7]_i_6_n_0\,
      DI(1) => \cfg_fchk[7]_i_7_n_0\,
      DI(0) => \cfg_fchk[7]_i_8_n_0\,
      O(7 downto 0) => cfg_fchk(7 downto 0),
      S(7) => \cfg_fchk[7]_i_9_n_0\,
      S(6) => \cfg_fchk[7]_i_10_n_0\,
      S(5) => \cfg_fchk[7]_i_11_n_0\,
      S(4) => \cfg_fchk[7]_i_12_n_0\,
      S(3) => \cfg_fchk[7]_i_13_n_0\,
      S(2) => \cfg_fchk[7]_i_14_n_0\,
      S(1) => \cfg_fchk[7]_i_15_n_0\,
      S(0) => \cfg_fchk[7]_i_16_n_0\
    );
\cfg_l[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(2),
      I2 => \cfg_l[0]_i_2_n_0\,
      I3 => active_lanes(5),
      I4 => active_lanes(3),
      I5 => active_lanes(4),
      O => \cfg_l[0]_i_1_n_0\
    );
\cfg_l[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => active_lanes(0),
      I1 => active_lanes(6),
      I2 => active_lanes(7),
      O => \cfg_l[0]_i_2_n_0\
    );
\cfg_l[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A9"
    )
        port map (
      I0 => \cfg_l[4]_i_3_n_0\,
      I1 => active_lanes(2),
      I2 => active_lanes(1),
      I3 => \cfg_l[4]_i_2_n_0\,
      O => cfg_l0(1)
    );
\cfg_l[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FE5701"
    )
        port map (
      I0 => \cfg_l[4]_i_3_n_0\,
      I1 => active_lanes(2),
      I2 => active_lanes(1),
      I3 => \cfg_l[4]_i_2_n_0\,
      I4 => \cfg_l[4]_i_4_n_0\,
      O => \cfg_l[2]_i_1_n_0\
    );
\cfg_l[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002AB"
    )
        port map (
      I0 => \cfg_l[4]_i_2_n_0\,
      I1 => active_lanes(1),
      I2 => active_lanes(2),
      I3 => \cfg_l[4]_i_3_n_0\,
      I4 => \cfg_l[4]_i_4_n_0\,
      O => \cfg_l[4]_i_1_n_0\
    );
\cfg_l[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => active_lanes(5),
      I1 => active_lanes(4),
      I2 => active_lanes(3),
      I3 => active_lanes(0),
      I4 => active_lanes(7),
      I5 => active_lanes(6),
      O => \cfg_l[4]_i_2_n_0\
    );
\cfg_l[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696009600FF96"
    )
        port map (
      I0 => active_lanes(7),
      I1 => active_lanes(6),
      I2 => active_lanes(0),
      I3 => \cfg_l[4]_i_5_n_0\,
      I4 => active_lanes(1),
      I5 => active_lanes(2),
      O => \cfg_l[4]_i_3_n_0\
    );
\cfg_l[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE8FFE8E8E8"
    )
        port map (
      I0 => active_lanes(5),
      I1 => active_lanes(4),
      I2 => active_lanes(3),
      I3 => active_lanes(0),
      I4 => active_lanes(7),
      I5 => active_lanes(6),
      O => \cfg_l[4]_i_4_n_0\
    );
\cfg_l[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => active_lanes(5),
      I1 => active_lanes(3),
      I2 => active_lanes(4),
      O => \cfg_l[4]_i_5_n_0\
    );
\cfg_l_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_l[0]_i_1_n_0\,
      Q => data3(0),
      R => '0'
    );
\cfg_l_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => cfg_l0(1),
      Q => data3(1),
      R => '0'
    );
\cfg_l_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_l[2]_i_1_n_0\,
      Q => data3(2),
      R => '0'
    );
\cfg_l_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \cfg_l[4]_i_1_n_0\,
      Q => data3(4),
      R => '0'
    );
\g_tx_lanes[0].i_tx_lane_32\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32
     port map (
      D(3 downto 0) => end_of_multiframe_r(3 downto 0),
      Q(3 downto 0) => strobe_user_i(3 downto 0),
      active_lanes(0) => active_lanes(0),
      clk => clk,
      \end_of_frame_r_reg[3]_0\(3 downto 0) => end_of_frame_r(3 downto 0),
      \end_of_frame_r_reg[3]_1\(3 downto 0) => end_of_frame(3 downto 0),
      \end_of_multiframe_r_reg[3]_0\(3 downto 0) => end_of_multiframe(3 downto 0),
      \init_seq_data[18]_i_2\ => \link_cfg_data_r_reg_n_0_[17]\,
      \init_seq_data[18]_i_2_0\ => \link_cfg_data_r_reg_n_0_[16]\,
      \init_seq_data[19]_i_2\ => \link_cfg_data_r_reg_n_0_[18]\,
      \init_seq_data[20]_i_2\ => \link_cfg_data_r_reg_n_0_[19]\,
      \init_seq_data[21]_i_3\ => \link_cfg_data_r_reg_n_0_[20]\,
      \init_seq_data[23]_i_3\ => \link_cfg_data_r_reg_n_0_[21]\,
      \init_seq_data[26]_i_2\ => \link_cfg_data_r_reg_n_0_[25]\,
      \init_seq_data[26]_i_2_0\ => \link_cfg_data_r_reg_n_0_[24]\,
      \init_seq_data[27]_i_2\ => \link_cfg_data_r_reg_n_0_[26]\,
      \init_seq_data[28]_i_2\ => \link_cfg_data_r_reg_n_0_[27]\,
      \init_seq_data[29]_i_3\ => \link_cfg_data_r_reg_n_0_[28]\,
      \init_seq_data[2]_i_3__1\(4 downto 0) => cfg_count_r(4 downto 0),
      \init_seq_data[31]_i_3\ => \link_cfg_data_r_reg_n_0_[29]\,
      \init_seq_data[7]_i_3\(5) => \link_cfg_data_r_reg_n_0_[5]\,
      \init_seq_data[7]_i_3\(4) => \link_cfg_data_r_reg_n_0_[4]\,
      \init_seq_data[7]_i_3\(3) => \link_cfg_data_r_reg_n_0_[3]\,
      \init_seq_data[7]_i_3\(2) => \link_cfg_data_r_reg_n_0_[2]\,
      \init_seq_data[7]_i_3\(1) => \link_cfg_data_r_reg_n_0_[1]\,
      \init_seq_data[7]_i_3\(0) => \link_cfg_data_r_reg_n_0_[0]\,
      \init_seq_data_reg[31]_0\(31 downto 0) => p_10_out_2(31 downto 0),
      \init_seq_k_reg[0]_0\ => i_tx_counters_32_n_6,
      \init_seq_k_reg[1]_0\ => i_tx_counters_32_n_7,
      \init_seq_k_reg[2]_0\ => i_tx_counters_32_n_8,
      \init_seq_k_reg[3]_0\ => i_tx_counters_32_n_9,
      \link_cfg_data_r_reg[13]\ => \g_tx_lanes[0].i_tx_lane_32_n_55\,
      \link_cfg_data_r_reg[21]\ => \g_tx_lanes[0].i_tx_lane_32_n_61\,
      \link_cfg_data_r_reg[29]\ => \g_tx_lanes[0].i_tx_lane_32_n_67\,
      \link_cfg_data_r_reg[5]\ => \g_tx_lanes[0].i_tx_lane_32_n_73\,
      \link_cfg_lane[3]2\ => \link_cfg_lane[3]2\,
      \link_cfg_lane[3]23_out\ => \link_cfg_lane[3]23_out\,
      \link_cfg_lane[3]26_out\ => \link_cfg_lane[3]26_out\,
      \link_cfg_lane[3]29_out\ => \link_cfg_lane[3]29_out\,
      \p_0_in1_in__0\(5 downto 0) => \p_0_in1_in__0\(5 downto 0),
      p_10_in => p_10_in,
      p_4_in => p_4_in,
      p_7_in => p_7_in,
      rst => rst,
      \scram_enable_i_r_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_12\,
      scram_k_out_rr(3 downto 0) => scram_k_out_rr(3 downto 0),
      strobe_user_r(3 downto 0) => strobe_user_r(3 downto 0),
      support_lane_sync => support_lane_sync,
      support_lane_sync_i => support_lane_sync_i,
      test_modes(1 downto 0) => test_modes(1 downto 0),
      tx_cfg_lid0(4 downto 0) => tx_cfg_lid0(4 downto 0),
      \tx_cfg_lid0_reg[1]\ => \g_tx_lanes[0].i_tx_lane_32_n_59\,
      \tx_cfg_lid0_reg[1]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_65\,
      \tx_cfg_lid0_reg[1]_1\ => \g_tx_lanes[0].i_tx_lane_32_n_71\,
      \tx_cfg_lid0_reg[1]_2\ => \g_tx_lanes[0].i_tx_lane_32_n_77\,
      \tx_cfg_lid0_reg[2]\ => \g_tx_lanes[0].i_tx_lane_32_n_60\,
      \tx_cfg_lid0_reg[2]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_66\,
      \tx_cfg_lid0_reg[2]_1\ => \g_tx_lanes[0].i_tx_lane_32_n_72\,
      \tx_cfg_lid0_reg[2]_2\ => \g_tx_lanes[0].i_tx_lane_32_n_78\,
      \tx_cfg_lid0_reg[3]\ => \g_tx_lanes[0].i_tx_lane_32_n_56\,
      \tx_cfg_lid0_reg[3]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_62\,
      \tx_cfg_lid0_reg[3]_1\ => \g_tx_lanes[0].i_tx_lane_32_n_68\,
      \tx_cfg_lid0_reg[3]_2\ => \g_tx_lanes[0].i_tx_lane_32_n_74\,
      \tx_cfg_lid0_reg[4]\ => \g_tx_lanes[0].i_tx_lane_32_n_58\,
      \tx_cfg_lid0_reg[4]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_64\,
      \tx_cfg_lid0_reg[4]_1\ => \g_tx_lanes[0].i_tx_lane_32_n_70\,
      \tx_cfg_lid0_reg[4]_2\ => \g_tx_lanes[0].i_tx_lane_32_n_76\,
      tx_cfg_scr => tx_cfg_scr,
      \tx_cfg_test_modes_reg[1]\ => \g_tx_lanes[0].i_tx_lane_32_n_52\,
      \tx_cfg_test_modes_reg[1]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_53\,
      \tx_cfg_test_modes_reg[1]_1\ => \g_tx_lanes[0].i_tx_lane_32_n_54\,
      \txcharisk_reg[3]_0\(3 downto 0) => txcharisk_i(3 downto 0),
      \txdata_reg[31]_0\(31 downto 0) => txdata_i(31 downto 0)
    );
\g_tx_lanes[1].i_tx_lane_32\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_0
     port map (
      D(31 downto 0) => txdata_i(63 downto 32),
      Q(5) => \link_cfg_data_r_reg_n_0_[5]\,
      Q(4) => \link_cfg_data_r_reg_n_0_[4]\,
      Q(3) => \link_cfg_data_r_reg_n_0_[3]\,
      Q(2) => \link_cfg_data_r_reg_n_0_[2]\,
      Q(1) => \link_cfg_data_r_reg_n_0_[1]\,
      Q(0) => \link_cfg_data_r_reg_n_0_[0]\,
      active_lanes(0) => active_lanes(1),
      clk => clk,
      \end_of_frame_rr_reg[3]_0\(3 downto 0) => end_of_frame_r(3 downto 0),
      \end_of_multiframe_rr_reg[3]_0\(3 downto 0) => end_of_multiframe_r(3 downto 0),
      \init_seq_data[18]_i_2__0\ => \link_cfg_data_r_reg_n_0_[17]\,
      \init_seq_data[18]_i_2__0_0\ => \link_cfg_data_r_reg_n_0_[16]\,
      \init_seq_data[19]_i_2__0\ => \link_cfg_data_r_reg_n_0_[18]\,
      \init_seq_data[20]_i_2__0\ => \link_cfg_data_r_reg_n_0_[19]\,
      \init_seq_data[21]_i_2\ => \link_cfg_data_r_reg_n_0_[20]\,
      \init_seq_data[23]_i_2\ => \link_cfg_data_r_reg_n_0_[21]\,
      \init_seq_data[26]_i_2__0\ => \link_cfg_data_r_reg_n_0_[25]\,
      \init_seq_data[26]_i_2__0_0\ => \link_cfg_data_r_reg_n_0_[24]\,
      \init_seq_data[27]_i_2__0\ => \link_cfg_data_r_reg_n_0_[26]\,
      \init_seq_data[28]_i_2__0\ => \link_cfg_data_r_reg_n_0_[27]\,
      \init_seq_data[29]_i_2\ => \link_cfg_data_r_reg_n_0_[28]\,
      \init_seq_data[31]_i_2\ => \link_cfg_data_r_reg_n_0_[29]\,
      \init_seq_data_reg[31]_0\(31 downto 0) => p_10_out_1(31 downto 0),
      \link_cfg_data_r_reg[13]\ => \g_tx_lanes[1].i_tx_lane_32_n_32\,
      \link_cfg_data_r_reg[21]\ => \g_tx_lanes[1].i_tx_lane_32_n_37\,
      \link_cfg_data_r_reg[29]\ => \g_tx_lanes[1].i_tx_lane_32_n_42\,
      \link_cfg_data_r_reg[5]\ => \g_tx_lanes[1].i_tx_lane_32_n_47\,
      \link_cfg_lane[3]2\ => \link_cfg_lane[3]2\,
      \link_cfg_lane[3]23_out\ => \link_cfg_lane[3]23_out\,
      \link_cfg_lane[3]26_out\ => \link_cfg_lane[3]26_out\,
      \link_cfg_lane[3]29_out\ => \link_cfg_lane[3]29_out\,
      \p_0_in1_in__0\(5 downto 0) => \p_0_in1_in__0\(5 downto 0),
      p_10_in => p_10_in,
      p_4_in => p_4_in,
      p_7_in => p_7_in,
      \replace_octet_slsa_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_12\,
      \replace_octet_slsf_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_54\,
      \replace_octet_slsf_reg[2]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_53\,
      \replace_octet_slsf_reg[3]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_52\,
      rst => rst,
      scram_k_out_rr(3 downto 0) => scram_k_out_rr(3 downto 0),
      strobe_user_r(3 downto 0) => strobe_user_r(3 downto 0),
      support_lane_sync => support_lane_sync,
      support_lane_sync_i => support_lane_sync_i,
      test_modes(1 downto 0) => test_modes(1 downto 0),
      tx_cfg_lid1(4 downto 0) => tx_cfg_lid1(4 downto 0),
      \tx_cfg_lid1_reg[1]\ => \g_tx_lanes[1].i_tx_lane_32_n_35\,
      \tx_cfg_lid1_reg[1]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_40\,
      \tx_cfg_lid1_reg[1]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_45\,
      \tx_cfg_lid1_reg[1]_2\ => \g_tx_lanes[1].i_tx_lane_32_n_50\,
      \tx_cfg_lid1_reg[2]\ => \g_tx_lanes[1].i_tx_lane_32_n_36\,
      \tx_cfg_lid1_reg[2]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_41\,
      \tx_cfg_lid1_reg[2]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_46\,
      \tx_cfg_lid1_reg[2]_2\ => \g_tx_lanes[1].i_tx_lane_32_n_51\,
      \tx_cfg_lid1_reg[3]\ => \g_tx_lanes[1].i_tx_lane_32_n_33\,
      \tx_cfg_lid1_reg[3]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_38\,
      \tx_cfg_lid1_reg[3]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_43\,
      \tx_cfg_lid1_reg[3]_2\ => \g_tx_lanes[1].i_tx_lane_32_n_48\,
      \tx_cfg_lid1_reg[4]\ => \g_tx_lanes[1].i_tx_lane_32_n_34\,
      \tx_cfg_lid1_reg[4]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_39\,
      \tx_cfg_lid1_reg[4]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_44\,
      \tx_cfg_lid1_reg[4]_2\ => \g_tx_lanes[1].i_tx_lane_32_n_49\,
      tx_cfg_scr => tx_cfg_scr,
      \txcharisk_reg[3]_0\(3 downto 0) => txcharisk_i(7 downto 4)
    );
\g_tx_lanes[2].i_tx_lane_32\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_1
     port map (
      D(31 downto 0) => txdata_i(95 downto 64),
      Q(5) => \link_cfg_data_r_reg_n_0_[5]\,
      Q(4) => \link_cfg_data_r_reg_n_0_[4]\,
      Q(3) => \link_cfg_data_r_reg_n_0_[3]\,
      Q(2) => \link_cfg_data_r_reg_n_0_[2]\,
      Q(1) => \link_cfg_data_r_reg_n_0_[1]\,
      Q(0) => \link_cfg_data_r_reg_n_0_[0]\,
      active_lanes(0) => active_lanes(2),
      clk => clk,
      \end_of_frame_rr_reg[3]_0\(3 downto 0) => end_of_frame_r(3 downto 0),
      \end_of_multiframe_rr_reg[3]_0\(3 downto 0) => end_of_multiframe_r(3 downto 0),
      \init_seq_data[18]_i_2__1\ => \link_cfg_data_r_reg_n_0_[17]\,
      \init_seq_data[18]_i_2__1_0\ => \link_cfg_data_r_reg_n_0_[16]\,
      \init_seq_data[19]_i_2__1\ => \link_cfg_data_r_reg_n_0_[18]\,
      \init_seq_data[20]_i_2__1\ => \link_cfg_data_r_reg_n_0_[19]\,
      \init_seq_data[21]_i_2__0\ => \link_cfg_data_r_reg_n_0_[20]\,
      \init_seq_data[23]_i_2__0\ => \link_cfg_data_r_reg_n_0_[21]\,
      \init_seq_data[26]_i_2__1\ => \link_cfg_data_r_reg_n_0_[25]\,
      \init_seq_data[26]_i_2__1_0\ => \link_cfg_data_r_reg_n_0_[24]\,
      \init_seq_data[27]_i_2__1\ => \link_cfg_data_r_reg_n_0_[26]\,
      \init_seq_data[28]_i_2__1\ => \link_cfg_data_r_reg_n_0_[27]\,
      \init_seq_data[29]_i_2__0\ => \link_cfg_data_r_reg_n_0_[28]\,
      \init_seq_data[31]_i_2__0\ => \link_cfg_data_r_reg_n_0_[29]\,
      \init_seq_data_reg[31]_0\(31 downto 0) => p_10_out_0(31 downto 0),
      \link_cfg_data_r_reg[13]\ => \g_tx_lanes[2].i_tx_lane_32_n_32\,
      \link_cfg_data_r_reg[21]\ => \g_tx_lanes[2].i_tx_lane_32_n_37\,
      \link_cfg_data_r_reg[29]\ => \g_tx_lanes[2].i_tx_lane_32_n_42\,
      \link_cfg_data_r_reg[5]\ => \g_tx_lanes[2].i_tx_lane_32_n_47\,
      \link_cfg_lane[3]2\ => \link_cfg_lane[3]2\,
      \link_cfg_lane[3]23_out\ => \link_cfg_lane[3]23_out\,
      \link_cfg_lane[3]26_out\ => \link_cfg_lane[3]26_out\,
      \link_cfg_lane[3]29_out\ => \link_cfg_lane[3]29_out\,
      \p_0_in1_in__0\(5 downto 0) => \p_0_in1_in__0\(5 downto 0),
      p_10_in => p_10_in,
      p_4_in => p_4_in,
      p_7_in => p_7_in,
      \replace_octet_slsa_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_12\,
      \replace_octet_slsf_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_54\,
      \replace_octet_slsf_reg[2]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_53\,
      \replace_octet_slsf_reg[3]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_52\,
      rst => rst,
      scram_k_out_rr(3 downto 0) => scram_k_out_rr(3 downto 0),
      strobe_user_r(3 downto 0) => strobe_user_r(3 downto 0),
      support_lane_sync => support_lane_sync,
      support_lane_sync_i => support_lane_sync_i,
      test_modes(1 downto 0) => test_modes(1 downto 0),
      tx_cfg_lid2(4 downto 0) => tx_cfg_lid2(4 downto 0),
      \tx_cfg_lid2_reg[1]\ => \g_tx_lanes[2].i_tx_lane_32_n_35\,
      \tx_cfg_lid2_reg[1]_0\ => \g_tx_lanes[2].i_tx_lane_32_n_40\,
      \tx_cfg_lid2_reg[1]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_45\,
      \tx_cfg_lid2_reg[1]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_50\,
      \tx_cfg_lid2_reg[2]\ => \g_tx_lanes[2].i_tx_lane_32_n_36\,
      \tx_cfg_lid2_reg[2]_0\ => \g_tx_lanes[2].i_tx_lane_32_n_41\,
      \tx_cfg_lid2_reg[2]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_46\,
      \tx_cfg_lid2_reg[2]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_51\,
      \tx_cfg_lid2_reg[3]\ => \g_tx_lanes[2].i_tx_lane_32_n_33\,
      \tx_cfg_lid2_reg[3]_0\ => \g_tx_lanes[2].i_tx_lane_32_n_38\,
      \tx_cfg_lid2_reg[3]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_43\,
      \tx_cfg_lid2_reg[3]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_48\,
      \tx_cfg_lid2_reg[4]\ => \g_tx_lanes[2].i_tx_lane_32_n_34\,
      \tx_cfg_lid2_reg[4]_0\ => \g_tx_lanes[2].i_tx_lane_32_n_39\,
      \tx_cfg_lid2_reg[4]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_44\,
      \tx_cfg_lid2_reg[4]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_49\,
      tx_cfg_scr => tx_cfg_scr,
      \txcharisk_reg[3]_0\(3 downto 0) => txcharisk_i(11 downto 8)
    );
\g_tx_lanes[3].i_tx_lane_32\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_lane_32_2
     port map (
      D(31 downto 0) => txdata_i(127 downto 96),
      Q(5) => \link_cfg_data_r_reg_n_0_[5]\,
      Q(4) => \link_cfg_data_r_reg_n_0_[4]\,
      Q(3) => \link_cfg_data_r_reg_n_0_[3]\,
      Q(2) => \link_cfg_data_r_reg_n_0_[2]\,
      Q(1) => \link_cfg_data_r_reg_n_0_[1]\,
      Q(0) => \link_cfg_data_r_reg_n_0_[0]\,
      active_lanes(0) => active_lanes(3),
      clk => clk,
      \end_of_frame_rr_reg[3]_0\(3 downto 0) => end_of_frame_r(3 downto 0),
      \end_of_multiframe_rr_reg[3]_0\(3 downto 0) => end_of_multiframe_r(3 downto 0),
      \init_seq_data[18]_i_2__2\ => \link_cfg_data_r_reg_n_0_[17]\,
      \init_seq_data[18]_i_2__2_0\ => \link_cfg_data_r_reg_n_0_[16]\,
      \init_seq_data[19]_i_2__2\ => \link_cfg_data_r_reg_n_0_[18]\,
      \init_seq_data[20]_i_2__2\ => \link_cfg_data_r_reg_n_0_[19]\,
      \init_seq_data[21]_i_2__1\ => \link_cfg_data_r_reg_n_0_[20]\,
      \init_seq_data[23]_i_2__1\ => \link_cfg_data_r_reg_n_0_[21]\,
      \init_seq_data[26]_i_2__2\ => \link_cfg_data_r_reg_n_0_[25]\,
      \init_seq_data[26]_i_2__2_0\ => \link_cfg_data_r_reg_n_0_[24]\,
      \init_seq_data[27]_i_2__2\ => \link_cfg_data_r_reg_n_0_[26]\,
      \init_seq_data[28]_i_2__2\ => \link_cfg_data_r_reg_n_0_[27]\,
      \init_seq_data[29]_i_2__1\ => \link_cfg_data_r_reg_n_0_[28]\,
      \init_seq_data[31]_i_2__1\ => \link_cfg_data_r_reg_n_0_[29]\,
      \init_seq_data_reg[31]_0\(31 downto 0) => p_10_out(31 downto 0),
      \link_cfg_data_r_reg[13]\ => \g_tx_lanes[3].i_tx_lane_32_n_33\,
      \link_cfg_data_r_reg[21]\ => \g_tx_lanes[3].i_tx_lane_32_n_38\,
      \link_cfg_data_r_reg[29]\ => \g_tx_lanes[3].i_tx_lane_32_n_43\,
      \link_cfg_data_r_reg[5]\ => \g_tx_lanes[3].i_tx_lane_32_n_48\,
      \link_cfg_lane[3]2\ => \link_cfg_lane[3]2\,
      \link_cfg_lane[3]23_out\ => \link_cfg_lane[3]23_out\,
      \link_cfg_lane[3]26_out\ => \link_cfg_lane[3]26_out\,
      \link_cfg_lane[3]29_out\ => \link_cfg_lane[3]29_out\,
      \p_0_in1_in__0\(5 downto 0) => \p_0_in1_in__0\(5 downto 0),
      p_10_in => p_10_in,
      p_4_in => p_4_in,
      p_7_in => p_7_in,
      \replace_octet_slsa_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_12\,
      \replace_octet_slsf_reg[0]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_54\,
      \replace_octet_slsf_reg[2]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_53\,
      \replace_octet_slsf_reg[3]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_52\,
      rst => rst,
      scram_k_out_rr(3 downto 0) => scram_k_out_rr(3 downto 0),
      strobe_user_r(3 downto 0) => strobe_user_r(3 downto 0),
      support_lane_sync => support_lane_sync,
      support_lane_sync_i => support_lane_sync_i,
      test_modes(1 downto 0) => test_modes(1 downto 0),
      tx_cfg_lid3(4 downto 0) => tx_cfg_lid3(4 downto 0),
      \tx_cfg_lid3_reg[1]\ => \g_tx_lanes[3].i_tx_lane_32_n_36\,
      \tx_cfg_lid3_reg[1]_0\ => \g_tx_lanes[3].i_tx_lane_32_n_41\,
      \tx_cfg_lid3_reg[1]_1\ => \g_tx_lanes[3].i_tx_lane_32_n_46\,
      \tx_cfg_lid3_reg[1]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_51\,
      \tx_cfg_lid3_reg[2]\ => \g_tx_lanes[3].i_tx_lane_32_n_37\,
      \tx_cfg_lid3_reg[2]_0\ => \g_tx_lanes[3].i_tx_lane_32_n_42\,
      \tx_cfg_lid3_reg[2]_1\ => \g_tx_lanes[3].i_tx_lane_32_n_47\,
      \tx_cfg_lid3_reg[2]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_52\,
      \tx_cfg_lid3_reg[3]\ => \g_tx_lanes[3].i_tx_lane_32_n_34\,
      \tx_cfg_lid3_reg[3]_0\ => \g_tx_lanes[3].i_tx_lane_32_n_39\,
      \tx_cfg_lid3_reg[3]_1\ => \g_tx_lanes[3].i_tx_lane_32_n_44\,
      \tx_cfg_lid3_reg[3]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_49\,
      \tx_cfg_lid3_reg[4]\ => \g_tx_lanes[3].i_tx_lane_32_n_35\,
      \tx_cfg_lid3_reg[4]_0\ => \g_tx_lanes[3].i_tx_lane_32_n_40\,
      \tx_cfg_lid3_reg[4]_1\ => \g_tx_lanes[3].i_tx_lane_32_n_45\,
      \tx_cfg_lid3_reg[4]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_50\,
      tx_cfg_scr => tx_cfg_scr,
      \txcharisk_reg[3]_0\(3 downto 0) => txcharisk_i(15 downto 12)
    );
i_tx_counters_32: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_tx_counters_32
     port map (
      D(7 downto 0) => p_0_out(7 downto 0),
      Q(4 downto 0) => cfg_count(4 downto 0),
      \cfg_count_reg[2]_0\ => i_tx_counters_32_n_18,
      \cfg_count_reg[2]_1\ => i_tx_counters_32_n_20,
      \cfg_count_reg[2]_2\ => i_tx_counters_32_n_22,
      \cfg_count_reg[2]_3\ => i_tx_counters_32_n_24,
      \cfg_count_reg[2]_4\ => i_tx_counters_32_n_26,
      \cfg_count_reg[2]_5\ => i_tx_counters_32_n_31,
      \cfg_count_reg[3]_0\ => i_tx_counters_32_n_11,
      \cfg_count_reg[3]_1\ => i_tx_counters_32_n_17,
      \cfg_count_reg[3]_10\ => i_tx_counters_32_n_32,
      \cfg_count_reg[3]_11\ => i_tx_counters_32_n_33,
      \cfg_count_reg[3]_12\ => i_tx_counters_32_n_34,
      \cfg_count_reg[3]_13\ => i_tx_counters_32_n_35,
      \cfg_count_reg[3]_14\ => i_tx_counters_32_n_36,
      \cfg_count_reg[3]_15\ => i_tx_counters_32_n_37,
      \cfg_count_reg[3]_16\ => i_tx_counters_32_n_38,
      \cfg_count_reg[3]_17\ => i_tx_counters_32_n_39,
      \cfg_count_reg[3]_2\ => i_tx_counters_32_n_19,
      \cfg_count_reg[3]_3\ => i_tx_counters_32_n_21,
      \cfg_count_reg[3]_4\ => i_tx_counters_32_n_23,
      \cfg_count_reg[3]_5\ => i_tx_counters_32_n_25,
      \cfg_count_reg[3]_6\ => i_tx_counters_32_n_27,
      \cfg_count_reg[3]_7\ => i_tx_counters_32_n_28,
      \cfg_count_reg[3]_8\ => i_tx_counters_32_n_29,
      \cfg_count_reg[3]_9\ => i_tx_counters_32_n_30,
      clk => clk,
      \end_of_frame_reg[3]_0\(3 downto 0) => end_of_frame(3 downto 0),
      \end_of_multiframe_reg[3]_0\(3 downto 0) => end_of_multiframe(3 downto 0),
      got_sync_reg_0 => got_sync_reg,
      \init_seq_data_reg[10]\ => \g_tx_lanes[0].i_tx_lane_32_n_59\,
      \init_seq_data_reg[10]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_35\,
      \init_seq_data_reg[10]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_35\,
      \init_seq_data_reg[10]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_36\,
      \init_seq_data_reg[11]\ => \g_tx_lanes[0].i_tx_lane_32_n_60\,
      \init_seq_data_reg[11]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_36\,
      \init_seq_data_reg[11]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_36\,
      \init_seq_data_reg[11]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_37\,
      \init_seq_data_reg[12]\ => \g_tx_lanes[0].i_tx_lane_32_n_56\,
      \init_seq_data_reg[12]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_33\,
      \init_seq_data_reg[12]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_33\,
      \init_seq_data_reg[12]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_34\,
      \init_seq_data_reg[13]\ => \g_tx_lanes[0].i_tx_lane_32_n_58\,
      \init_seq_data_reg[13]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_34\,
      \init_seq_data_reg[13]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_34\,
      \init_seq_data_reg[13]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_35\,
      \init_seq_data_reg[14]\ => \g_tx_lanes[0].i_tx_lane_32_n_55\,
      \init_seq_data_reg[14]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_32\,
      \init_seq_data_reg[14]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_32\,
      \init_seq_data_reg[14]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_33\,
      \init_seq_data_reg[16]\ => \link_cfg_data_r_reg_n_0_[16]\,
      \init_seq_data_reg[17]\ => \link_cfg_data_r_reg_n_0_[17]\,
      \init_seq_data_reg[18]\ => \g_tx_lanes[0].i_tx_lane_32_n_65\,
      \init_seq_data_reg[18]_0\ => \link_cfg_data_r_reg_n_0_[18]\,
      \init_seq_data_reg[18]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_40\,
      \init_seq_data_reg[18]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_40\,
      \init_seq_data_reg[18]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_41\,
      \init_seq_data_reg[19]\ => \g_tx_lanes[0].i_tx_lane_32_n_66\,
      \init_seq_data_reg[19]_0\ => \link_cfg_data_r_reg_n_0_[19]\,
      \init_seq_data_reg[19]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_41\,
      \init_seq_data_reg[19]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_41\,
      \init_seq_data_reg[19]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_42\,
      \init_seq_data_reg[20]\ => \g_tx_lanes[0].i_tx_lane_32_n_62\,
      \init_seq_data_reg[20]_0\ => \link_cfg_data_r_reg_n_0_[20]\,
      \init_seq_data_reg[20]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_38\,
      \init_seq_data_reg[20]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_38\,
      \init_seq_data_reg[20]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_39\,
      \init_seq_data_reg[21]\ => \g_tx_lanes[0].i_tx_lane_32_n_64\,
      \init_seq_data_reg[21]_0\ => \link_cfg_data_r_reg_n_0_[21]\,
      \init_seq_data_reg[21]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_39\,
      \init_seq_data_reg[21]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_39\,
      \init_seq_data_reg[21]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_40\,
      \init_seq_data_reg[22]\ => \link_cfg_data_r_reg_n_0_[22]\,
      \init_seq_data_reg[22]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_61\,
      \init_seq_data_reg[22]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_37\,
      \init_seq_data_reg[22]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_37\,
      \init_seq_data_reg[22]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_38\,
      \init_seq_data_reg[23]\ => \link_cfg_data_r_reg_n_0_[23]\,
      \init_seq_data_reg[24]\ => \link_cfg_data_r_reg_n_0_[24]\,
      \init_seq_data_reg[25]\ => \link_cfg_data_r_reg_n_0_[25]\,
      \init_seq_data_reg[26]\ => \g_tx_lanes[0].i_tx_lane_32_n_71\,
      \init_seq_data_reg[26]_0\ => \link_cfg_data_r_reg_n_0_[26]\,
      \init_seq_data_reg[26]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_45\,
      \init_seq_data_reg[26]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_45\,
      \init_seq_data_reg[26]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_46\,
      \init_seq_data_reg[27]\ => \g_tx_lanes[0].i_tx_lane_32_n_72\,
      \init_seq_data_reg[27]_0\ => \link_cfg_data_r_reg_n_0_[27]\,
      \init_seq_data_reg[27]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_46\,
      \init_seq_data_reg[27]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_46\,
      \init_seq_data_reg[27]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_47\,
      \init_seq_data_reg[28]\ => \g_tx_lanes[0].i_tx_lane_32_n_68\,
      \init_seq_data_reg[28]_0\ => \link_cfg_data_r_reg_n_0_[28]\,
      \init_seq_data_reg[28]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_43\,
      \init_seq_data_reg[28]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_43\,
      \init_seq_data_reg[28]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_44\,
      \init_seq_data_reg[29]\ => \g_tx_lanes[0].i_tx_lane_32_n_70\,
      \init_seq_data_reg[29]_0\ => \link_cfg_data_r_reg_n_0_[29]\,
      \init_seq_data_reg[29]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_44\,
      \init_seq_data_reg[29]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_44\,
      \init_seq_data_reg[29]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_45\,
      \init_seq_data_reg[2]\ => \g_tx_lanes[0].i_tx_lane_32_n_77\,
      \init_seq_data_reg[2]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_50\,
      \init_seq_data_reg[2]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_50\,
      \init_seq_data_reg[2]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_51\,
      \init_seq_data_reg[30]\ => \link_cfg_data_r_reg_n_0_[30]\,
      \init_seq_data_reg[30]_0\ => \g_tx_lanes[0].i_tx_lane_32_n_67\,
      \init_seq_data_reg[30]_1\ => \g_tx_lanes[1].i_tx_lane_32_n_42\,
      \init_seq_data_reg[30]_2\ => \g_tx_lanes[2].i_tx_lane_32_n_42\,
      \init_seq_data_reg[30]_3\ => \g_tx_lanes[3].i_tx_lane_32_n_43\,
      \init_seq_data_reg[31]\(127 downto 0) => txdatain_i(127 downto 0),
      \init_seq_data_reg[31]_0\ => \link_cfg_data_r_reg_n_0_[31]\,
      \init_seq_data_reg[3]\ => \g_tx_lanes[0].i_tx_lane_32_n_78\,
      \init_seq_data_reg[3]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_51\,
      \init_seq_data_reg[3]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_51\,
      \init_seq_data_reg[3]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_52\,
      \init_seq_data_reg[4]\ => \g_tx_lanes[0].i_tx_lane_32_n_74\,
      \init_seq_data_reg[4]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_48\,
      \init_seq_data_reg[4]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_48\,
      \init_seq_data_reg[4]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_49\,
      \init_seq_data_reg[5]\ => \g_tx_lanes[0].i_tx_lane_32_n_76\,
      \init_seq_data_reg[5]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_49\,
      \init_seq_data_reg[5]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_49\,
      \init_seq_data_reg[5]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_50\,
      \init_seq_data_reg[6]\ => \g_tx_lanes[0].i_tx_lane_32_n_73\,
      \init_seq_data_reg[6]_0\ => \g_tx_lanes[1].i_tx_lane_32_n_47\,
      \init_seq_data_reg[6]_1\ => \g_tx_lanes[2].i_tx_lane_32_n_47\,
      \init_seq_data_reg[6]_2\ => \g_tx_lanes[3].i_tx_lane_32_n_48\,
      \init_seq_data_reg[7]\(7) => \link_cfg_data_r_reg_n_0_[7]\,
      \init_seq_data_reg[7]\(6) => \link_cfg_data_r_reg_n_0_[6]\,
      \init_seq_data_reg[7]\(5) => \link_cfg_data_r_reg_n_0_[5]\,
      \init_seq_data_reg[7]\(4) => \link_cfg_data_r_reg_n_0_[4]\,
      \init_seq_data_reg[7]\(3) => \link_cfg_data_r_reg_n_0_[3]\,
      \init_seq_data_reg[7]\(2) => \link_cfg_data_r_reg_n_0_[2]\,
      \init_seq_data_reg[7]\(1) => \link_cfg_data_r_reg_n_0_[1]\,
      \init_seq_data_reg[7]\(0) => \link_cfg_data_r_reg_n_0_[0]\,
      \link_cfg_data_r_reg[20]\(3) => data3(4),
      \link_cfg_data_r_reg[20]\(2 downto 0) => data3(2 downto 0),
      \link_cfg_data_r_reg[31]\(7) => \cfg_fchk_reg_n_0_[7]\,
      \link_cfg_data_r_reg[31]\(6) => \cfg_fchk_reg_n_0_[6]\,
      \link_cfg_data_r_reg[31]\(5) => \cfg_fchk_reg_n_0_[5]\,
      \link_cfg_data_r_reg[31]\(4) => \cfg_fchk_reg_n_0_[4]\,
      \link_cfg_data_r_reg[31]\(3) => \cfg_fchk_reg_n_0_[3]\,
      \link_cfg_data_r_reg[31]\(2) => \cfg_fchk_reg_n_0_[2]\,
      \link_cfg_data_r_reg[31]\(1) => \cfg_fchk_reg_n_0_[1]\,
      \link_cfg_data_r_reg[31]\(0) => \cfg_fchk_reg_n_0_[0]\,
      \link_cfg_lane[3]2\ => \link_cfg_lane[3]2\,
      \link_cfg_lane[3]23_out\ => \link_cfg_lane[3]23_out\,
      \link_cfg_lane[3]26_out\ => \link_cfg_lane[3]26_out\,
      \link_cfg_lane[3]29_out\ => \link_cfg_lane[3]29_out\,
      lmfc_pulse_delay(3 downto 0) => lmfc_pulse_delay(3 downto 0),
      multi_frames(7 downto 0) => multi_frames(7 downto 0),
      octets_per_multi(9 downto 0) => octets_per_multi(9 downto 0),
      \p_0_in1_in__0\(7 downto 0) => \p_0_in1_in__0\(7 downto 0),
      rst => rst,
      start_of_frame(3 downto 0) => start_of_frame(3 downto 0),
      start_of_multiframe(3 downto 0) => start_of_multiframe(3 downto 0),
      \strobe_dataxy_reg[0]_0\ => i_tx_counters_32_n_6,
      \strobe_dataxy_reg[1]_0\ => i_tx_counters_32_n_7,
      \strobe_dataxy_reg[2]_0\ => i_tx_counters_32_n_8,
      \strobe_dataxy_reg[3]_0\ => i_tx_counters_32_n_9,
      \strobe_user_reg[3]_0\(3 downto 0) => strobe_user_i(3 downto 0),
      subclass(1 downto 0) => subclass(1 downto 0),
      support_lane_sync => support_lane_sync,
      sync_combine => sync_combine,
      sync_r2_reg_0 => i_tx_counters_32_n_10,
      sysref_always => sysref_always,
      sysref_captured => sysref_captured,
      sysref_in => sysref_in,
      sysref_resync => sysref_resync,
      test_modes(1 downto 0) => test_modes(1 downto 0),
      tx_cfg_adjcnt(3 downto 0) => tx_cfg_adjcnt(3 downto 0),
      tx_cfg_adjdir => tx_cfg_adjdir,
      tx_cfg_bid(3 downto 0) => tx_cfg_bid(3 downto 0),
      tx_cfg_cf(4 downto 0) => tx_cfg_cf(4 downto 0),
      tx_cfg_cs(1 downto 0) => tx_cfg_cs(1 downto 0),
      tx_cfg_did(7 downto 0) => tx_cfg_did(7 downto 0),
      tx_cfg_f(7 downto 0) => tx_cfg_f(7 downto 0),
      tx_cfg_hd => tx_cfg_hd,
      tx_cfg_k(4 downto 0) => tx_cfg_k(4 downto 0),
      tx_cfg_lid0(4 downto 0) => tx_cfg_lid0(4 downto 0),
      tx_cfg_lid1(4 downto 0) => tx_cfg_lid1(4 downto 0),
      tx_cfg_lid2(4 downto 0) => tx_cfg_lid2(4 downto 0),
      tx_cfg_lid3(4 downto 0) => tx_cfg_lid3(4 downto 0),
      tx_cfg_m(7 downto 0) => tx_cfg_m(7 downto 0),
      tx_cfg_n(4 downto 0) => tx_cfg_n(4 downto 0),
      tx_cfg_np(4 downto 0) => tx_cfg_np(4 downto 0),
      tx_cfg_phadj => tx_cfg_phadj,
      tx_cfg_res1(7 downto 0) => tx_cfg_res1(7 downto 0),
      tx_cfg_res2(7 downto 0) => tx_cfg_res2(7 downto 0),
      tx_cfg_s(4 downto 0) => tx_cfg_s(4 downto 0),
      tx_cfg_scr => tx_cfg_scr,
      \txdatain_i_reg[127]\(31 downto 0) => p_10_out(31 downto 0),
      \txdatain_i_reg[31]\(31 downto 0) => p_10_out_2(31 downto 0),
      \txdatain_i_reg[63]\(31 downto 0) => p_10_out_1(31 downto 0),
      \txdatain_i_reg[95]\(31 downto 0) => p_10_out_0(31 downto 0),
      txready => \^txready\
    );
\link_cfg_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(0),
      Q => \link_cfg_data_r_reg_n_0_[0]\,
      R => '0'
    );
\link_cfg_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_22,
      Q => \p_0_in1_in__0\(2),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_20,
      Q => \p_0_in1_in__0\(3),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_18,
      Q => \p_0_in1_in__0\(4),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_11,
      Q => \p_0_in1_in__0\(5),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_31,
      Q => \p_0_in1_in__0\(6),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_29,
      Q => \p_0_in1_in__0\(7),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_32,
      Q => \link_cfg_data_r_reg_n_0_[16]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_33,
      Q => \link_cfg_data_r_reg_n_0_[17]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_34,
      Q => \link_cfg_data_r_reg_n_0_[18]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_35,
      Q => \link_cfg_data_r_reg_n_0_[19]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(1),
      Q => \link_cfg_data_r_reg_n_0_[1]\,
      R => '0'
    );
\link_cfg_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_36,
      Q => \link_cfg_data_r_reg_n_0_[20]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_37,
      Q => \link_cfg_data_r_reg_n_0_[21]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_38,
      Q => \link_cfg_data_r_reg_n_0_[22]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_39,
      Q => \link_cfg_data_r_reg_n_0_[23]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_27,
      Q => \link_cfg_data_r_reg_n_0_[24]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_25,
      Q => \link_cfg_data_r_reg_n_0_[25]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_23,
      Q => \link_cfg_data_r_reg_n_0_[26]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_21,
      Q => \link_cfg_data_r_reg_n_0_[27]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_19,
      Q => \link_cfg_data_r_reg_n_0_[28]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_17,
      Q => \link_cfg_data_r_reg_n_0_[29]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(2),
      Q => \link_cfg_data_r_reg_n_0_[2]\,
      R => '0'
    );
\link_cfg_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_30,
      Q => \link_cfg_data_r_reg_n_0_[30]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_28,
      Q => \link_cfg_data_r_reg_n_0_[31]\,
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(3),
      Q => \link_cfg_data_r_reg_n_0_[3]\,
      R => '0'
    );
\link_cfg_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(4),
      Q => \link_cfg_data_r_reg_n_0_[4]\,
      R => '0'
    );
\link_cfg_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(5),
      Q => \link_cfg_data_r_reg_n_0_[5]\,
      R => '0'
    );
\link_cfg_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(6),
      Q => \link_cfg_data_r_reg_n_0_[6]\,
      R => '0'
    );
\link_cfg_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_0_out(7),
      Q => \link_cfg_data_r_reg_n_0_[7]\,
      R => '0'
    );
\link_cfg_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_26,
      Q => \p_0_in1_in__0\(0),
      R => cfg_count(4)
    );
\link_cfg_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_24,
      Q => \p_0_in1_in__0\(1),
      R => cfg_count(4)
    );
sync_combine_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFE00FE"
    )
        port map (
      I0 => sync_r1,
      I1 => sync_r,
      I2 => tx_sync,
      I3 => test_modes(0),
      I4 => test_modes(1),
      I5 => rst,
      O => sync_combine_i_1_n_0
    );
sync_combine_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_combine_i_1_n_0,
      Q => sync_combine,
      R => '0'
    );
sync_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => sync_r,
      Q => sync_r1,
      R => '0'
    );
sync_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => tx_sync,
      Q => sync_r,
      R => '0'
    );
\txcharisk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(0),
      Q => txcharisk(0),
      R => '0'
    );
\txcharisk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(10),
      Q => txcharisk(10),
      R => '0'
    );
\txcharisk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(11),
      Q => txcharisk(11),
      R => '0'
    );
\txcharisk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(12),
      Q => txcharisk(12),
      R => '0'
    );
\txcharisk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(13),
      Q => txcharisk(13),
      R => '0'
    );
\txcharisk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(14),
      Q => txcharisk(14),
      R => '0'
    );
\txcharisk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(15),
      Q => txcharisk(15),
      R => '0'
    );
\txcharisk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(1),
      Q => txcharisk(1),
      R => '0'
    );
\txcharisk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(2),
      Q => txcharisk(2),
      R => '0'
    );
\txcharisk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(3),
      Q => txcharisk(3),
      R => '0'
    );
\txcharisk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(4),
      Q => txcharisk(4),
      R => '0'
    );
\txcharisk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(5),
      Q => txcharisk(5),
      R => '0'
    );
\txcharisk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(6),
      Q => txcharisk(6),
      R => '0'
    );
\txcharisk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(7),
      Q => txcharisk(7),
      R => '0'
    );
\txcharisk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(8),
      Q => txcharisk(8),
      R => '0'
    );
\txcharisk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txcharisk_i(9),
      Q => txcharisk(9),
      R => '0'
    );
\txdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(0),
      Q => txdata(0),
      R => '0'
    );
\txdata_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(100),
      Q => txdata(100),
      R => '0'
    );
\txdata_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(101),
      Q => txdata(101),
      R => '0'
    );
\txdata_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(102),
      Q => txdata(102),
      R => '0'
    );
\txdata_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(103),
      Q => txdata(103),
      R => '0'
    );
\txdata_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(104),
      Q => txdata(104),
      R => '0'
    );
\txdata_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(105),
      Q => txdata(105),
      R => '0'
    );
\txdata_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(106),
      Q => txdata(106),
      R => '0'
    );
\txdata_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(107),
      Q => txdata(107),
      R => '0'
    );
\txdata_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(108),
      Q => txdata(108),
      R => '0'
    );
\txdata_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(109),
      Q => txdata(109),
      R => '0'
    );
\txdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(10),
      Q => txdata(10),
      R => '0'
    );
\txdata_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(110),
      Q => txdata(110),
      R => '0'
    );
\txdata_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(111),
      Q => txdata(111),
      R => '0'
    );
\txdata_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(112),
      Q => txdata(112),
      R => '0'
    );
\txdata_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(113),
      Q => txdata(113),
      R => '0'
    );
\txdata_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(114),
      Q => txdata(114),
      R => '0'
    );
\txdata_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(115),
      Q => txdata(115),
      R => '0'
    );
\txdata_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(116),
      Q => txdata(116),
      R => '0'
    );
\txdata_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(117),
      Q => txdata(117),
      R => '0'
    );
\txdata_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(118),
      Q => txdata(118),
      R => '0'
    );
\txdata_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(119),
      Q => txdata(119),
      R => '0'
    );
\txdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(11),
      Q => txdata(11),
      R => '0'
    );
\txdata_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(120),
      Q => txdata(120),
      R => '0'
    );
\txdata_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(121),
      Q => txdata(121),
      R => '0'
    );
\txdata_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(122),
      Q => txdata(122),
      R => '0'
    );
\txdata_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(123),
      Q => txdata(123),
      R => '0'
    );
\txdata_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(124),
      Q => txdata(124),
      R => '0'
    );
\txdata_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(125),
      Q => txdata(125),
      R => '0'
    );
\txdata_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(126),
      Q => txdata(126),
      R => '0'
    );
\txdata_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(127),
      Q => txdata(127),
      R => '0'
    );
\txdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(12),
      Q => txdata(12),
      R => '0'
    );
\txdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(13),
      Q => txdata(13),
      R => '0'
    );
\txdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(14),
      Q => txdata(14),
      R => '0'
    );
\txdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(15),
      Q => txdata(15),
      R => '0'
    );
\txdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(16),
      Q => txdata(16),
      R => '0'
    );
\txdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(17),
      Q => txdata(17),
      R => '0'
    );
\txdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(18),
      Q => txdata(18),
      R => '0'
    );
\txdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(19),
      Q => txdata(19),
      R => '0'
    );
\txdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(1),
      Q => txdata(1),
      R => '0'
    );
\txdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(20),
      Q => txdata(20),
      R => '0'
    );
\txdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(21),
      Q => txdata(21),
      R => '0'
    );
\txdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(22),
      Q => txdata(22),
      R => '0'
    );
\txdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(23),
      Q => txdata(23),
      R => '0'
    );
\txdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(24),
      Q => txdata(24),
      R => '0'
    );
\txdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(25),
      Q => txdata(25),
      R => '0'
    );
\txdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(26),
      Q => txdata(26),
      R => '0'
    );
\txdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(27),
      Q => txdata(27),
      R => '0'
    );
\txdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(28),
      Q => txdata(28),
      R => '0'
    );
\txdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(29),
      Q => txdata(29),
      R => '0'
    );
\txdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(2),
      Q => txdata(2),
      R => '0'
    );
\txdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(30),
      Q => txdata(30),
      R => '0'
    );
\txdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(31),
      Q => txdata(31),
      R => '0'
    );
\txdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(32),
      Q => txdata(32),
      R => '0'
    );
\txdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(33),
      Q => txdata(33),
      R => '0'
    );
\txdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(34),
      Q => txdata(34),
      R => '0'
    );
\txdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(35),
      Q => txdata(35),
      R => '0'
    );
\txdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(36),
      Q => txdata(36),
      R => '0'
    );
\txdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(37),
      Q => txdata(37),
      R => '0'
    );
\txdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(38),
      Q => txdata(38),
      R => '0'
    );
\txdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(39),
      Q => txdata(39),
      R => '0'
    );
\txdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(3),
      Q => txdata(3),
      R => '0'
    );
\txdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(40),
      Q => txdata(40),
      R => '0'
    );
\txdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(41),
      Q => txdata(41),
      R => '0'
    );
\txdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(42),
      Q => txdata(42),
      R => '0'
    );
\txdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(43),
      Q => txdata(43),
      R => '0'
    );
\txdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(44),
      Q => txdata(44),
      R => '0'
    );
\txdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(45),
      Q => txdata(45),
      R => '0'
    );
\txdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(46),
      Q => txdata(46),
      R => '0'
    );
\txdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(47),
      Q => txdata(47),
      R => '0'
    );
\txdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(48),
      Q => txdata(48),
      R => '0'
    );
\txdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(49),
      Q => txdata(49),
      R => '0'
    );
\txdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(4),
      Q => txdata(4),
      R => '0'
    );
\txdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(50),
      Q => txdata(50),
      R => '0'
    );
\txdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(51),
      Q => txdata(51),
      R => '0'
    );
\txdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(52),
      Q => txdata(52),
      R => '0'
    );
\txdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(53),
      Q => txdata(53),
      R => '0'
    );
\txdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(54),
      Q => txdata(54),
      R => '0'
    );
\txdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(55),
      Q => txdata(55),
      R => '0'
    );
\txdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(56),
      Q => txdata(56),
      R => '0'
    );
\txdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(57),
      Q => txdata(57),
      R => '0'
    );
\txdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(58),
      Q => txdata(58),
      R => '0'
    );
\txdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(59),
      Q => txdata(59),
      R => '0'
    );
\txdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(5),
      Q => txdata(5),
      R => '0'
    );
\txdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(60),
      Q => txdata(60),
      R => '0'
    );
\txdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(61),
      Q => txdata(61),
      R => '0'
    );
\txdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(62),
      Q => txdata(62),
      R => '0'
    );
\txdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(63),
      Q => txdata(63),
      R => '0'
    );
\txdata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(64),
      Q => txdata(64),
      R => '0'
    );
\txdata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(65),
      Q => txdata(65),
      R => '0'
    );
\txdata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(66),
      Q => txdata(66),
      R => '0'
    );
\txdata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(67),
      Q => txdata(67),
      R => '0'
    );
\txdata_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(68),
      Q => txdata(68),
      R => '0'
    );
\txdata_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(69),
      Q => txdata(69),
      R => '0'
    );
\txdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(6),
      Q => txdata(6),
      R => '0'
    );
\txdata_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(70),
      Q => txdata(70),
      R => '0'
    );
\txdata_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(71),
      Q => txdata(71),
      R => '0'
    );
\txdata_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(72),
      Q => txdata(72),
      R => '0'
    );
\txdata_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(73),
      Q => txdata(73),
      R => '0'
    );
\txdata_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(74),
      Q => txdata(74),
      R => '0'
    );
\txdata_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(75),
      Q => txdata(75),
      R => '0'
    );
\txdata_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(76),
      Q => txdata(76),
      R => '0'
    );
\txdata_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(77),
      Q => txdata(77),
      R => '0'
    );
\txdata_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(78),
      Q => txdata(78),
      R => '0'
    );
\txdata_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(79),
      Q => txdata(79),
      R => '0'
    );
\txdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(7),
      Q => txdata(7),
      R => '0'
    );
\txdata_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(80),
      Q => txdata(80),
      R => '0'
    );
\txdata_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(81),
      Q => txdata(81),
      R => '0'
    );
\txdata_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(82),
      Q => txdata(82),
      R => '0'
    );
\txdata_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(83),
      Q => txdata(83),
      R => '0'
    );
\txdata_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(84),
      Q => txdata(84),
      R => '0'
    );
\txdata_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(85),
      Q => txdata(85),
      R => '0'
    );
\txdata_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(86),
      Q => txdata(86),
      R => '0'
    );
\txdata_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(87),
      Q => txdata(87),
      R => '0'
    );
\txdata_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(88),
      Q => txdata(88),
      R => '0'
    );
\txdata_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(89),
      Q => txdata(89),
      R => '0'
    );
\txdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(8),
      Q => txdata(8),
      R => '0'
    );
\txdata_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(90),
      Q => txdata(90),
      R => '0'
    );
\txdata_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(91),
      Q => txdata(91),
      R => '0'
    );
\txdata_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(92),
      Q => txdata(92),
      R => '0'
    );
\txdata_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(93),
      Q => txdata(93),
      R => '0'
    );
\txdata_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(94),
      Q => txdata(94),
      R => '0'
    );
\txdata_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(95),
      Q => txdata(95),
      R => '0'
    );
\txdata_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(96),
      Q => txdata(96),
      R => '0'
    );
\txdata_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(97),
      Q => txdata(97),
      R => '0'
    );
\txdata_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(98),
      Q => txdata(98),
      R => '0'
    );
\txdata_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(99),
      Q => txdata(99),
      R => '0'
    );
\txdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdata_i(9),
      Q => txdata(9),
      R => '0'
    );
\txdatain_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(0),
      Q => txdatain_i(0),
      R => '0'
    );
\txdatain_i_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(100),
      Q => txdatain_i(100),
      R => '0'
    );
\txdatain_i_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(101),
      Q => txdatain_i(101),
      R => '0'
    );
\txdatain_i_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(102),
      Q => txdatain_i(102),
      R => '0'
    );
\txdatain_i_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(103),
      Q => txdatain_i(103),
      R => '0'
    );
\txdatain_i_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(104),
      Q => txdatain_i(104),
      R => '0'
    );
\txdatain_i_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(105),
      Q => txdatain_i(105),
      R => '0'
    );
\txdatain_i_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(106),
      Q => txdatain_i(106),
      R => '0'
    );
\txdatain_i_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(107),
      Q => txdatain_i(107),
      R => '0'
    );
\txdatain_i_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(108),
      Q => txdatain_i(108),
      R => '0'
    );
\txdatain_i_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(109),
      Q => txdatain_i(109),
      R => '0'
    );
\txdatain_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(10),
      Q => txdatain_i(10),
      R => '0'
    );
\txdatain_i_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(110),
      Q => txdatain_i(110),
      R => '0'
    );
\txdatain_i_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(111),
      Q => txdatain_i(111),
      R => '0'
    );
\txdatain_i_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(112),
      Q => txdatain_i(112),
      R => '0'
    );
\txdatain_i_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(113),
      Q => txdatain_i(113),
      R => '0'
    );
\txdatain_i_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(114),
      Q => txdatain_i(114),
      R => '0'
    );
\txdatain_i_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(115),
      Q => txdatain_i(115),
      R => '0'
    );
\txdatain_i_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(116),
      Q => txdatain_i(116),
      R => '0'
    );
\txdatain_i_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(117),
      Q => txdatain_i(117),
      R => '0'
    );
\txdatain_i_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(118),
      Q => txdatain_i(118),
      R => '0'
    );
\txdatain_i_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(119),
      Q => txdatain_i(119),
      R => '0'
    );
\txdatain_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(11),
      Q => txdatain_i(11),
      R => '0'
    );
\txdatain_i_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(120),
      Q => txdatain_i(120),
      R => '0'
    );
\txdatain_i_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(121),
      Q => txdatain_i(121),
      R => '0'
    );
\txdatain_i_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(122),
      Q => txdatain_i(122),
      R => '0'
    );
\txdatain_i_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(123),
      Q => txdatain_i(123),
      R => '0'
    );
\txdatain_i_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(124),
      Q => txdatain_i(124),
      R => '0'
    );
\txdatain_i_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(125),
      Q => txdatain_i(125),
      R => '0'
    );
\txdatain_i_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(126),
      Q => txdatain_i(126),
      R => '0'
    );
\txdatain_i_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(127),
      Q => txdatain_i(127),
      R => '0'
    );
\txdatain_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(12),
      Q => txdatain_i(12),
      R => '0'
    );
\txdatain_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(13),
      Q => txdatain_i(13),
      R => '0'
    );
\txdatain_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(14),
      Q => txdatain_i(14),
      R => '0'
    );
\txdatain_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(15),
      Q => txdatain_i(15),
      R => '0'
    );
\txdatain_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(16),
      Q => txdatain_i(16),
      R => '0'
    );
\txdatain_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(17),
      Q => txdatain_i(17),
      R => '0'
    );
\txdatain_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(18),
      Q => txdatain_i(18),
      R => '0'
    );
\txdatain_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(19),
      Q => txdatain_i(19),
      R => '0'
    );
\txdatain_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(1),
      Q => txdatain_i(1),
      R => '0'
    );
\txdatain_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(20),
      Q => txdatain_i(20),
      R => '0'
    );
\txdatain_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(21),
      Q => txdatain_i(21),
      R => '0'
    );
\txdatain_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(22),
      Q => txdatain_i(22),
      R => '0'
    );
\txdatain_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(23),
      Q => txdatain_i(23),
      R => '0'
    );
\txdatain_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(24),
      Q => txdatain_i(24),
      R => '0'
    );
\txdatain_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(25),
      Q => txdatain_i(25),
      R => '0'
    );
\txdatain_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(26),
      Q => txdatain_i(26),
      R => '0'
    );
\txdatain_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(27),
      Q => txdatain_i(27),
      R => '0'
    );
\txdatain_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(28),
      Q => txdatain_i(28),
      R => '0'
    );
\txdatain_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(29),
      Q => txdatain_i(29),
      R => '0'
    );
\txdatain_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(2),
      Q => txdatain_i(2),
      R => '0'
    );
\txdatain_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(30),
      Q => txdatain_i(30),
      R => '0'
    );
\txdatain_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(31),
      Q => txdatain_i(31),
      R => '0'
    );
\txdatain_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(32),
      Q => txdatain_i(32),
      R => '0'
    );
\txdatain_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(33),
      Q => txdatain_i(33),
      R => '0'
    );
\txdatain_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(34),
      Q => txdatain_i(34),
      R => '0'
    );
\txdatain_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(35),
      Q => txdatain_i(35),
      R => '0'
    );
\txdatain_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(36),
      Q => txdatain_i(36),
      R => '0'
    );
\txdatain_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(37),
      Q => txdatain_i(37),
      R => '0'
    );
\txdatain_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(38),
      Q => txdatain_i(38),
      R => '0'
    );
\txdatain_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(39),
      Q => txdatain_i(39),
      R => '0'
    );
\txdatain_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(3),
      Q => txdatain_i(3),
      R => '0'
    );
\txdatain_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(40),
      Q => txdatain_i(40),
      R => '0'
    );
\txdatain_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(41),
      Q => txdatain_i(41),
      R => '0'
    );
\txdatain_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(42),
      Q => txdatain_i(42),
      R => '0'
    );
\txdatain_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(43),
      Q => txdatain_i(43),
      R => '0'
    );
\txdatain_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(44),
      Q => txdatain_i(44),
      R => '0'
    );
\txdatain_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(45),
      Q => txdatain_i(45),
      R => '0'
    );
\txdatain_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(46),
      Q => txdatain_i(46),
      R => '0'
    );
\txdatain_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(47),
      Q => txdatain_i(47),
      R => '0'
    );
\txdatain_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(48),
      Q => txdatain_i(48),
      R => '0'
    );
\txdatain_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(49),
      Q => txdatain_i(49),
      R => '0'
    );
\txdatain_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(4),
      Q => txdatain_i(4),
      R => '0'
    );
\txdatain_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(50),
      Q => txdatain_i(50),
      R => '0'
    );
\txdatain_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(51),
      Q => txdatain_i(51),
      R => '0'
    );
\txdatain_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(52),
      Q => txdatain_i(52),
      R => '0'
    );
\txdatain_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(53),
      Q => txdatain_i(53),
      R => '0'
    );
\txdatain_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(54),
      Q => txdatain_i(54),
      R => '0'
    );
\txdatain_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(55),
      Q => txdatain_i(55),
      R => '0'
    );
\txdatain_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(56),
      Q => txdatain_i(56),
      R => '0'
    );
\txdatain_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(57),
      Q => txdatain_i(57),
      R => '0'
    );
\txdatain_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(58),
      Q => txdatain_i(58),
      R => '0'
    );
\txdatain_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(59),
      Q => txdatain_i(59),
      R => '0'
    );
\txdatain_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(5),
      Q => txdatain_i(5),
      R => '0'
    );
\txdatain_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(60),
      Q => txdatain_i(60),
      R => '0'
    );
\txdatain_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(61),
      Q => txdatain_i(61),
      R => '0'
    );
\txdatain_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(62),
      Q => txdatain_i(62),
      R => '0'
    );
\txdatain_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(63),
      Q => txdatain_i(63),
      R => '0'
    );
\txdatain_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(64),
      Q => txdatain_i(64),
      R => '0'
    );
\txdatain_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(65),
      Q => txdatain_i(65),
      R => '0'
    );
\txdatain_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(66),
      Q => txdatain_i(66),
      R => '0'
    );
\txdatain_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(67),
      Q => txdatain_i(67),
      R => '0'
    );
\txdatain_i_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(68),
      Q => txdatain_i(68),
      R => '0'
    );
\txdatain_i_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(69),
      Q => txdatain_i(69),
      R => '0'
    );
\txdatain_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(6),
      Q => txdatain_i(6),
      R => '0'
    );
\txdatain_i_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(70),
      Q => txdatain_i(70),
      R => '0'
    );
\txdatain_i_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(71),
      Q => txdatain_i(71),
      R => '0'
    );
\txdatain_i_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(72),
      Q => txdatain_i(72),
      R => '0'
    );
\txdatain_i_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(73),
      Q => txdatain_i(73),
      R => '0'
    );
\txdatain_i_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(74),
      Q => txdatain_i(74),
      R => '0'
    );
\txdatain_i_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(75),
      Q => txdatain_i(75),
      R => '0'
    );
\txdatain_i_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(76),
      Q => txdatain_i(76),
      R => '0'
    );
\txdatain_i_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(77),
      Q => txdatain_i(77),
      R => '0'
    );
\txdatain_i_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(78),
      Q => txdatain_i(78),
      R => '0'
    );
\txdatain_i_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(79),
      Q => txdatain_i(79),
      R => '0'
    );
\txdatain_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(7),
      Q => txdatain_i(7),
      R => '0'
    );
\txdatain_i_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(80),
      Q => txdatain_i(80),
      R => '0'
    );
\txdatain_i_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(81),
      Q => txdatain_i(81),
      R => '0'
    );
\txdatain_i_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(82),
      Q => txdatain_i(82),
      R => '0'
    );
\txdatain_i_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(83),
      Q => txdatain_i(83),
      R => '0'
    );
\txdatain_i_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(84),
      Q => txdatain_i(84),
      R => '0'
    );
\txdatain_i_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(85),
      Q => txdatain_i(85),
      R => '0'
    );
\txdatain_i_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(86),
      Q => txdatain_i(86),
      R => '0'
    );
\txdatain_i_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(87),
      Q => txdatain_i(87),
      R => '0'
    );
\txdatain_i_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(88),
      Q => txdatain_i(88),
      R => '0'
    );
\txdatain_i_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(89),
      Q => txdatain_i(89),
      R => '0'
    );
\txdatain_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(8),
      Q => txdatain_i(8),
      R => '0'
    );
\txdatain_i_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(90),
      Q => txdatain_i(90),
      R => '0'
    );
\txdatain_i_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(91),
      Q => txdatain_i(91),
      R => '0'
    );
\txdatain_i_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(92),
      Q => txdatain_i(92),
      R => '0'
    );
\txdatain_i_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(93),
      Q => txdatain_i(93),
      R => '0'
    );
\txdatain_i_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(94),
      Q => txdatain_i(94),
      R => '0'
    );
\txdatain_i_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(95),
      Q => txdatain_i(95),
      R => '0'
    );
\txdatain_i_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(96),
      Q => txdatain_i(96),
      R => '0'
    );
\txdatain_i_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(97),
      Q => txdatain_i(97),
      R => '0'
    );
\txdatain_i_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(98),
      Q => txdatain_i(98),
      R => '0'
    );
\txdatain_i_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(99),
      Q => txdatain_i(99),
      R => '0'
    );
\txdatain_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => txdatain(9),
      Q => txdatain_i(9),
      R => '0'
    );
txready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_tx_counters_32_n_10,
      Q => \^txready\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_axi_lite_ipif is
  port (
    Bus2IP_RdCE : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    s_axi_wdata_1_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[16]\ : out STD_LOGIC;
    \s_axi_wdata[16]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_wdata[16]_1\ : out STD_LOGIC;
    \s_axi_wdata[8]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[3]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_30_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_5_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_7_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \IP2Bus_Data[4]_i_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_4_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[4]_i_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IP2Bus_Data[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_out : in STD_LOGIC;
    \IP2Bus_Data_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    support_lane_sync : in STD_LOGIC;
    src_arst : in STD_LOGIC;
    tx_cfg_scr : in STD_LOGIC;
    tx_cfg_phadj : in STD_LOGIC;
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_adjdir : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_reset_i_reg : in STD_LOGIC;
    tx_cfg_reset_i : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    IP2Bus_RdAck : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_reg_reg[28]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_axi_lite_ipif;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_axi_lite_ipif is
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wdata_1_sn_1 : STD_LOGIC;
begin
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
  s_axi_wdata_1_sp_1 <= s_axi_wdata_1_sn_1;
I_SLAVE_ATTACHMENT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_slave_attachment
     port map (
      D(25 downto 0) => D(25 downto 0),
      E(1 downto 0) => E(1 downto 0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ => Bus2IP_RdCE,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\(0) => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\(0),
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0) => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0),
      \IP2Bus_Data[0]_i_2\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[4]_i_2\(4 downto 0) => \IP2Bus_Data[4]_i_2\(4 downto 0),
      \IP2Bus_Data[4]_i_2_0\(4 downto 0) => \IP2Bus_Data[4]_i_2_0\(4 downto 0),
      \IP2Bus_Data[4]_i_4\(4 downto 0) => \IP2Bus_Data[4]_i_4\(4 downto 0),
      \IP2Bus_Data[4]_i_4_0\(4 downto 0) => \IP2Bus_Data[4]_i_4_0\(4 downto 0),
      \IP2Bus_Data[4]_i_4_1\(4 downto 0) => \IP2Bus_Data[4]_i_4_1\(4 downto 0),
      \IP2Bus_Data_reg[16]\(1 downto 0) => \IP2Bus_Data_reg[16]\(1 downto 0),
      \IP2Bus_Data_reg[3]\(3 downto 0) => \IP2Bus_Data_reg[3]\(3 downto 0),
      \IP2Bus_Data_reg[4]\(4 downto 0) => \IP2Bus_Data_reg[4]\(4 downto 0),
      \IP2Bus_Data_reg[7]\(7 downto 0) => \IP2Bus_Data_reg[7]\(7 downto 0),
      \IP2Bus_Data_reg[7]_0\(7 downto 0) => \IP2Bus_Data_reg[7]_0\(7 downto 0),
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(11 downto 0) => Q(11 downto 0),
      \bus2ip_addr_reg_reg[2]_0\(0) => \bus2ip_addr_reg_reg[2]\(0),
      \bus2ip_addr_reg_reg[2]_1\(0) => \bus2ip_addr_reg_reg[2]_0\(0),
      \bus2ip_addr_reg_reg[2]_2\(0) => \bus2ip_addr_reg_reg[2]_1\(0),
      \bus2ip_addr_reg_reg[2]_3\(0) => \bus2ip_addr_reg_reg[2]_2\(0),
      \bus2ip_addr_reg_reg[2]_4\(0) => \bus2ip_addr_reg_reg[2]_3\(0),
      \bus2ip_addr_reg_reg[2]_5\(0) => \bus2ip_addr_reg_reg[2]_4\(0),
      \bus2ip_addr_reg_reg[2]_6\(0) => \bus2ip_addr_reg_reg[2]_5\(0),
      \bus2ip_addr_reg_reg[3]_0\(0) => \bus2ip_addr_reg_reg[3]\(0),
      \bus2ip_addr_reg_reg[3]_1\(0) => \bus2ip_addr_reg_reg[3]_0\(0),
      \bus2ip_addr_reg_reg[3]_10\(0) => \bus2ip_addr_reg_reg[3]_9\(0),
      \bus2ip_addr_reg_reg[3]_11\(0) => \bus2ip_addr_reg_reg[3]_10\(0),
      \bus2ip_addr_reg_reg[3]_2\(0) => \bus2ip_addr_reg_reg[3]_1\(0),
      \bus2ip_addr_reg_reg[3]_3\(0) => \bus2ip_addr_reg_reg[3]_2\(0),
      \bus2ip_addr_reg_reg[3]_4\(0) => \bus2ip_addr_reg_reg[3]_3\(0),
      \bus2ip_addr_reg_reg[3]_5\(0) => \bus2ip_addr_reg_reg[3]_4\(0),
      \bus2ip_addr_reg_reg[3]_6\(0) => \bus2ip_addr_reg_reg[3]_5\(0),
      \bus2ip_addr_reg_reg[3]_7\(0) => \bus2ip_addr_reg_reg[3]_6\(0),
      \bus2ip_addr_reg_reg[3]_8\(0) => \bus2ip_addr_reg_reg[3]_7\(0),
      \bus2ip_addr_reg_reg[3]_9\(0) => \bus2ip_addr_reg_reg[3]_8\(0),
      dest_out => dest_out,
      p_30_in(5 downto 0) => p_30_in(5 downto 0),
      p_3_in(15 downto 0) => p_3_in(15 downto 0),
      p_5_in(10 downto 0) => p_5_in(10 downto 0),
      p_7_in(19 downto 0) => p_7_in(19 downto 0),
      p_8_in(11 downto 0) => p_8_in(11 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(9 downto 0) => s_axi_araddr(9 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => SR(0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(9 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(25 downto 0) => s_axi_rdata(25 downto 0),
      \s_axi_rdata_reg_reg[28]_0\(25 downto 0) => \s_axi_rdata_reg_reg[28]\(25 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      \s_axi_wdata[0]_0\ => \s_axi_wdata[0]_0\,
      \s_axi_wdata[0]_1\ => \s_axi_wdata[0]_1\,
      \s_axi_wdata[0]_2\ => \s_axi_wdata[0]_2\,
      \s_axi_wdata[16]\ => \s_axi_wdata[16]\,
      \s_axi_wdata[16]_0\ => \s_axi_wdata[16]_0\,
      \s_axi_wdata[16]_1\ => \s_axi_wdata[16]_1\,
      \s_axi_wdata[8]\ => \s_axi_wdata[8]\,
      s_axi_wdata_0_sp_1 => s_axi_wdata_0_sn_1,
      s_axi_wdata_1_sp_1 => s_axi_wdata_1_sn_1,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      src_arst => src_arst,
      support_lane_sync => support_lane_sync,
      tx_cfg_adjdir => tx_cfg_adjdir,
      tx_cfg_phadj => tx_cfg_phadj,
      tx_cfg_reset_i => tx_cfg_reset_i,
      tx_cfg_reset_i_reg => tx_cfg_reset_i_reg,
      tx_cfg_scr => tx_cfg_scr
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Zefu5SimYIEhXK02myQsrJMKnT8+lpCulizwCvJP3unVv/IiAm0sB2RHoCFFHMHcrviZXiADvy1+
+Pk2Mg+H2w==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
QHQuwAfcyg5LSg7ZyChQTAnLPGfgS5kt2GrOBbwu/89bJt5mpym72PsCo+Zges2nN5k/0+o5lgPC
HCSNYSEJF3fS8IxSlrUNn4ARtwhf37VqWcC9mm4IPDWniQND8o3CcdDfn2Go4FrKfRJLDKcEwhIa
t28OlJJjZiIClloxsVM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a2a7xHswxVU/rhUsohVQAimWDzyyCkNMQW6rXRxv1r8JoUzDk2y68lpww+NzcmInzPW9CeGzerGp
xi0ghWuSAvqxEkMUw1WdZweXopVp9OQOFSyOr2Wl0pi7llf1rk35P/pO4HVRbhty71caA0WwL1KX
wfgF2+O92Qu07AcvlqLhWnRJEdRCOLAdSxtA37d0TZxY4U8jToOcXEVxPGF67UFCdGelOKPIUqNk
JyATHu6lxRYlzNffZ0UnDjXAAYhHZlYwpR4IT4HyIpE4dUJgFWAysNhCTMphNFALMRlFp8bgumAP
7WQ0YyPCEopFuErrTzLonFclSRHE3fjM1rFztA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vTrXk/Wi2OauATDSSLqSLKeP+n9+npEsGsQmBJ6qAAi/7nT45xa4LwMSowdN6UETqEvRmeo4VUxB
m90nZikFZP3DAxNlGFO3nrVGch6CxyyNyTj/u/qvYtjvR4Lf/QKlrnTv70dqo/etIP7SNIdp/Bzf
kIU814tyv5pE4v7/4v100jEzuK/gmF+9tm0wUKYG+9kUTbFBi972McsTvbN5LF1avO8BOkf+wY/Y
MN5QMX3JTD5ETkU6JfQ+qarJ4be2Q2icDeZyOycG9gsbQbcosMp6NXihs3slMLSQ9mcXy7ImTHi9
70RhxbcnKegN3quBmCT55L0szXIV4baBqHPkYA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GGQqbsnHrtjKfKMArgIxKTHW/Vr0C/eel5rD95gjez6d24czC1agnPEvhkd43PrgpiqROwUnMJoy
kuf0JQ0D51lpWtzIoZr/l36pzUkVcOUBr/3QR2Vjc9YUU+l7LFjXnD4MW04uMvdpT0h9We17oI8y
ivQ7AtJ0qccQ168kRMYepLSIeiEyBdgp1g/9U3FXa8DPCF6oximh010wBiBEtENEsOdwd10uaobH
lbUOXOP8qSqZVxLqNQGntHVYsMvrBoS9en5IhdL4z9oVNdmBCFUYgPwnKDyh+ouSJQUcqGgVrGby
nMYXDQSf72wqdPmtgCWRzpdRsI0R9DzhngI9hQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
sqYYjnUminMl2M3pxhd4vYsUEu2DE6eYJXzFW9+zI0ckV+QvfwaE2Mxz95TbBoBYC0wzheUXZ3gk
XjQcG8GW5HEXyZ+AaWTuTogEX1FPZpehLbM40Bl/B3SxxYwENZvG9oPPiX6gYUNyOqnythgsRCez
4U/OLV4vRlKryX+kV08=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JIuSGmvJg2AVYDA5BQg6Dfg+ckopFOfML9FiEssjn8DX8p07Zh84QXDri7rb1gV7XYDmBxBgCABe
VUkNWpoXXlZUurf4vPgSZTfHIMTMNsO/NyYVMNvjH7Xzo356oRdOBVoBYZqHPW3VBKwrFncBon5v
FR+VKgwifGUkNBWdSjs4lNzXZfWqLrZaMg0NcaaWvw4l0++x+kFekqFvDPgYIqFtikuDj+/bP9kP
8R66QI8PqV7332GRiiezchksKTvz6UC1wg0pgKdRPM7Vhx8xkAiazWxcHNb7TvYMP2YAbjS3hvCt
nx+dLkMKq+nevkMJDZkFfyoHxGyKAtWs2F42Vw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 77632)
`protect data_block
MQST+q0qI/0YeKGhf7ElaUVZP5/uy6rCnkLo805Tomtykm+LCJ/sm6Fe5Z6TJyNoQbyM7bnhIi0u
GPXZNKhzamULQrIfI4yIGNBOADbAziG+M24KOiqQYc2fbEyTFPIbNHNiO1nmMqPIRJKL3+zXc8GF
sy40PHfYRnWwGqzX0YhpYqHPp9ww12QkA0xPCEMN6WJS/sYGAqCa5vXFgO5yRmzHlElKe/z9ejv4
CVy+lHRecnTmtcRyMXQ7KwfvjcXUchCNnFm+i4aVf948f1qS/0Ai20Dg8KO1W/kUmS25oqn2OseP
oibfbVzZxFoNEoP2QiT+jcOVfSO5ivWy2I63itW5XBEmwvO2OlZdUgNV6jwM3w68LR+y2G2EK6wf
LjK2Adu7KoFeXSDTRr79JIHjATkM26b4QEsAXNJaAj+LuwKug/+xSo8AZx904EqosPh1PWKBmKai
IntS6BsPmOoC0hoLqDFq2Xb+Dhh1mmlOlsqE9HgPfxLPWLmGwukikt/d+uQza7nimrmzWghk5K/q
T5tAPm6MaFsI9gWSnvqx4SqxWp/1bGI/1/AxQWcDA604is1qxSw6DIoRP4KxmAJIYuLXaYRVrdXO
mDvmcVKohaTlFrdG/74fvYXB8od2ym/cbu+IkQjVYEKq9Kx2dSWi8APLTMfxV121tGcr7Zle77xz
z40rIDJs76xLvG3kBj5VYGAIlN0OrAxbOuF6IvwwG80r21ySxKP0Q/qbH0/UUZankQ75M3c21Oay
6ftqvv8mYFdeQ5NIYHbD9H8HbRsf+eIFMICLp62c9aHxTaymZfQivp0OfAXGd44fxhtV195OeJtD
aiARm7/OcdiPdBC9CJgvYESwz8MjRkA8d7Uq9RrjH2a1UL1PU6Y/9vL6qB44DilmDeXrOowI2SjE
awVaI9ptrckMm74/PXrILKwOxt9YJ53610us2SQ4cu544HJqPre60KxYoejAPufbJDwf1R090VMK
zy7+if8gq2Zq7LG6ihAQw1+4lHT9rjVueuiBmi5UoSqF0tH30kIbk0uFfgb4BccId1USR1JogbC5
P8dne4NwsH3HGVSXwXEIoIBmCv2Pzt2Q6WkciZ3c9ezHX355bgX8j5uoueTPcb3jf+usRx1gPLRA
MA3tqaTJEsBQHi2MNLKJ2xGi4JuHk2BT+8toRseS+srj0XGkgPs1BznGJCpJlDGVZoHRb3clDEcv
5RazZrc1MHEtboumym3kHOYxFh+veYy2O1hpA33nGnCAZj+S4ALUBsyF3bHgKvhVpqIUSKgshRBu
E1VDroCjSVQMLiah6g2BVTHqClrcNGr79W9pdLWXaGQjDVYij2KLvmQZpnS4dL/CeE4vyqQvG4dA
GGOxWUGTVbgiHF7wzjmG3k9brnQKDa6dmjlaTugCTg3oZts/Z9cc1ATNMGw/K0HW1bQphBbcK8nl
XKqAosi2sujjk8KZcLtTs646HrAEHgpbb/h0JDvPzzdjYAaICnk5SiVsFFesKFsrGXFwwdfjglSj
ZbV9h0p2WMKXIAjhgr1+hCMzNbbOFNBCOdES4i+QFYrubJzpSR5sZ6wUGqn9DqV8cORCK9klgink
Bd6ochImDx1t6lQyqEqnIpOeeEiq53OqS2GHTIWCLrPklf2bNzA22MxFqreywJL7mezNSHqN3xav
361IzNcn5X91UcjEEYcB1FR4I+SLBAUPsTPPVfRl1jt1gmLT0MdvR60daCXIyV5dlxPVSPgCYDCM
7L9Cq4g6s0a/6P7wIv1ShRt7XFVFKy3Ano5nFA+fgG9bDC625uSCnUPaPSaI+cLayrEpFm1CfKet
PG0Or808DWzZUVBiSPs8XjOYJU/TX2OFfzlp8K7oUB6716xR+SE+igTYsBo2JYbWCQ9ELPXP9j6U
EpIbjwsjrRlLB+C2IgRrRHST2n4mfCXhlK+KrEb1JxGkGir+/F0V+yKAYnfCxQigPyojRZ+Bo8Dk
LhOyQ+23SZpZAHSiquFl+KsjOpySJgNQk26VPF5fAumknizzYzBkyX238YUdkuWXKInkpEE5S60i
fCL1AeqaX7d0xZMJr7bETn6K9FB972FOwoVHeXt24U9pk5SVvT+XVZxNSwDmmX9nyrlUFjYFQKrp
zMixzMDeyjaLM61khue2g/fyyqBbE+sOQIFFpvYGQ9KVq5QiIzVo6Cocw4DmsPjhOXRkWIquwPFN
+zxW90KGzXjsJMAmEy/2gXgb1gmcUu17ZSv6j4UK/Oll3yj2JJmb9AnTw+ouyN0aLLVw3HB2Kbrz
JBMC0ZBe19dRX/T8NBHLIxkmmCt9FOrG56vJxczgmqtpO/ZOKb8dl6rxwNz9Xx9btAuQmmBI9Rh/
e7odkEXklT9NkyMOzcqcJKQb9Vd7Mh8PRlJ9lbWc/H/sIY/eJh8VaZ3ySKzVSJDKo6WbBmhlL2u8
9utkUMxKfbKm4W45yWZLYYd6+gpiTb2FFaroFrTaUZAAQko7km3UPmUUY/2PjSfCulxsE/QP5pPQ
0pNwP+zOE+iyseN/RXNPXLsrncDFZpDDyq4+xhpiC49JHuXNFjQJx8soUqaldmkUN/MfA1Q0Cv0G
VZ98fPaBtmBZGFHFk/sqqXFe9qOfYN9wd0UDkFt7TIKMbY42hSKcLx7+tPjv8GNsoVeQh8krJY2N
vNO7eCfJPchZBY+h8PAICImZCmMtMxCBam93jxVIrly/KRP9BhMVynOfhy3l52GCv6vwrtMBFn+J
MBWJDPkZf0o3NQx6ZmIAVy7pcPeADSzeR4BbU2aWQ8ciHdOHgwB+e++RqUqt4/vFiendbU44UzIj
r34tMIbegIxMsKdVaCA+zfb3jlZLTUgHYH7SqKFq+jezt9UpqMsvjPtEXsyCk1+BHKmcFK80wZGA
a7kFFZYQruurT1NcrVHjddg3eRNqoYclZLh/wMX0BIv9M0VyzZ0tMR5siqLqzMBidOknHIMgLuol
dAjLxYWuAd8ow3xPpuUCB/7ABbs1DUaqKzsEPC3n15HAjw2vYVrSc0AsEipuCA2iQJudwFCsDYKU
OlgZWvoqZRIBqVFhCWxL7aL1sgDY6Pio7tN6RQ/R048juin8CC3cU5ipDEpAap2RGqiNdR5N1HmQ
jtksF7eOaKPwupl29ftdfIGhKJxemgnRrJCOirzcy8lVv8SpBomtdBl/edTXOvmri/D4nJ+LJxH3
XrJjxVVAtX+UpTwW8vNmFFbePJUobMKoZJQxNmklRV4dQNhRO+RQgCoRTn/QElv6h9iAJALh04ZB
0iqueF3xlr7j5gmt6WB1qnwOTQp6tYs8HYPSZTw/r3uKrZtayiT93OUT2N0ps20ESEP0C9wLfwDr
A7XIoGiW2ZuDKw/J/h8vsnC8Vzn+oOuBAFUjFg3MHTVvGx53NLDXNsbQ5SzP1op9NIP7gQtOsBJq
XuU4RyGkred6O00aTapfLA/5i1i9KngH6QKiQvatChvn+nwJcA/WcndYyw7jEnewiilIeIFBAtqo
kzjg31Z34iXQcwQUfnLY3Mv2JoAzitijTgI96wJ9zJho7lZbS+P2EWALXIL/TpHdThdqHcRGQuLH
VcrsFhcdt4H65bIJ4IwPyRP/GLRwkGy2fT7TuRi8RMZAJdyJR23wUVgFDfmCcHbOnnUXvXejDLKB
rRkHZHi3z8HIf+nsnEL/NZG9lcOS+4Ov2g1dG2VwAxnCAJ/QvhLTB5L9yBRlN/l0hBDmOxAdzR9k
2zRu2ffgI6U/y8Yj6kSTfY941zZQOqjKK+HWPCTbjcXif+Xpd40hxu2yCT8oJ16yBQVbFdO2DgfI
pR5yAGUQn0eAmp0mjno/0QurnnjonlZnLnwtXtKmaAk3Vi06YX0ObTPlIvN+lWZnFvSDXDaUkinB
knuFoFRio03ahWTKbLM/X6HMnl9szkkhtIqwYh/nOcBCeeR82YRIf9O1Lo+0uaHSSIoTAuGUffKx
sAAiTIuuNwBxgZ9OqW6q9UzGejJJXemfHh//YrYLIYRuep1NJldx+nQhT2qJ5HdWgSZ6IbP7KFwB
XZjpSL1AH0crtbDVGArB/Eov6I7QxbkOcoU9E+VDHsHeJY95nCasWdZoZ0mx9lcGB8YM0izocVMK
s+lU8ZfT2UJFtG2OQXOm6tVmIQnmwgcebHFAbC/kObr1B5NtQikOErIuWYJ74feAgkNplai001It
FDShW+LrtCZftchxO/aQVEYcwvVgSs7UqL1wHygCLN3JjAE/h0JxMKNynhPD2RX2meau69j/Cog9
nzAnV7Nb48bJt7MKCXgnD2oe6rBmh6pVcv+q1Xx5nDpf59Lx+PdpkGuV/CVa2J4HhfsXrTAdOm6P
5J5ZpVnzemBET11VRGnO7rTRma4/xojRwBJHAP7g2frLAANZqxbB34h5h7hXD4jase3Myufucx6V
jkBksuqv7cExFLzQnWt7WkoUc+kGYbF/cYZpr6myLXiq0V3qoiZByy9wuXmxLAkh5W7ETbkIWhbp
HAmWUd8aUYTQ64w+/QyHBXXvTLd6ATHmZbHgrgECo4DrllFq8aLTglPhwGUMAnnzlArJZmnPWFaW
KfOyKpLor78ULF6X3cC/XKUFef6RLK+/TA85Rj7jFkEoeh4n+8jmHP9D8HoDQEz5bFte1aLYQCYN
OsSn3fXaDr/GYR9CmMhQJi8YWQA0jEpzDK6XpEF6tj0G5vkd07AffFA1J/johg5jpKbHTW2l0SKY
uugDfm9ESJQJgMxy2yTHkf+OHcxaVD9d1ovU7uX6l6/KJLo4brJD0PrEoJHh2KODK4ua6LczEgKk
X9U7hUI9DXY6GxhBehQDzZNJ6TjC/VXCqAVKfJk1G6oW3LuKWCQHsFARMbgmmNuZLY52G1bmjW3H
KxHAupVygsz4opB4uWeeqTNs9y+sMaGWKAU9zECaqbP0LjpqYfGNDq6CB3/pv1G+D8cINVD3OOd0
r4In6CmT2saNAxcCvKbvSdgfSmUWD+xVN+753IQcaS6rE6zQSQyktKpEKUrQNtrpEKj1crGKtNI+
Cy81MnbsFqt6W4evXofISHuOmcgBbDc8BkIYmkE2Tee4V62lZX/cSMzKHPrrQgHZnEPSNVO3Zj+z
WrVkUVVkkH+Nhu5aDWH4HOzoCBagsGpo/AJ/L2b4CYb9eydRa6ITgni1mbJJG0wY0BCPzzbGOr9P
tLl0N+EAkmbl1/xb78T7dIJyc4sjhihDQmpaqr0NSq4N2C3YBMHeDgBmJF5ci1jiLDxnlABUI58Y
yfxv3h6NX42d38FZVtxAqMxiBxYgxahqRXvxFw0YNS72kOl1xRySACmmW8HWDhm7BAvs69DLCC1+
7YCd/Iy0nDuTosKKvWed1RYiuqv4z3LnAzo1i94mLoaVNgyfnjwPSBKCyo/mJGrLu4m+9Im0sqdu
nh5KkMaT1hkO8oiKw+oAKZmLO1sRfXjTOsAwpb9tEY+7k1mfh9wICA1oQ3OSyr/PNHksSD/0tCz0
PELr+yaXm/3L0ELh8mTEejE39VNxwM9Gy3xnuiUakeup4oVuvhgu3OU9YQv0/alrtNrhoE9OrVxx
25L7R0rxQmAodC+TfGM9Gnoiz84xo9WpDa9lP8xElQ0Dh1Pdcc9/jGvkMU9YZljeHgFYtHKosxvU
VX2aFMwBBstGUvfPLcCWZcG+a5qL1b/S09lFnxqOKqDwb/l57Ox0JbqbfqCvP5NzBgEd/Klc/p6R
NzbQ2r6RI7jTT5u9fKgYHhdFm6KZxvgKI7Tuh+Smj4+CMQsNzfwpyc/QVzGYVkcsZ/KaEvGkf3zw
8N9RKFbgmZkEjd5eDCap2yDEuhUCVxhi+LAJsLq0mDMnBvI+U5osqyH55WYOmIhO0LTlR7a2FYuZ
1qdF9suG3fPoURmFAIXMV89s0vad1xvlfDlMh1pYeGVFl0vcbo/r0cI6hH036J0ay8j/PE4M3Ewp
IQp1pXyUC4QyTmY0Ne4YbudaMnmvOi4Jm9Wqpnvn0e+n4Liwv476CJhJ04zwM8hICGClQi6bfdep
pbcARDbpfZNkKvRs17HpuFbTDeDTUpL5uVa8KYZP96IbvhSthKD09DT5zF/0hgik8xWiGJZ0GQ9H
WnTKYwfhzgLxd+8O7Gs3/R71gZRtanqXi5UbJ6QtYzPcZW1mukg8vHAZvBJL1jXfsvoiu0Pwrpxb
ciPMuKUeP0/AQKoaAtZRi6/F10l95Z9ZfxUcKZTgIznMR39Tp4gBEqpihcagOMQkMD+hwsdHLvFy
cjFyGh+3iwwuJs+g/tLCUdL+Qx6CXNNtzoavvMVi6UGkTpujWbOIHn86rpCw878QweOqdPB/7qXy
lreHnUsthNH6FD/TuWEDhbusAyRJRlBNKTzuuyOZYN9kxf+CDNlLMPAF2rhgYCtP6ywK4k4Zr7xY
p6t+9ENs8C/B6HdEnlpQSRHcZpqm2n0o0CL1gf6sXH39VLtrPsxJjCi4dPIdnD51Gz/mg/6x1kEy
0KUhHi+RKGA+wetTCPUgaG3Vmkrca3gVo4oQdHA84vrb4y2ZsmaVEdh7oTG30GqdeRq79HkLWSZI
5Ld0kRoMbWcjH+YmWgst/fESM/J8/us06nKAZ/0fEjPsnspim+X4jLe4CN9c/xPjzqTtccR6f/4V
lyvnPmXEIYrV4qcIJSdzeXiui3oLNwvPfq80NvbhkxHaTUy8ndGSA2iFxZgX1rS6troKEm1dYuxm
YI7gSHJrlYcWeoxS4Rsujoq8nwBKfH5dxaeDcdWN0P6cZgewhpA7b53BXcdXEdU67Src5KZh6fNR
WOQ4pM1jk4WtqkfZRDPeliER9ir02F9DEfjIhIbxVVA+gNwCfPFnkZIOvaORdZPTQZo70g3aqTfR
d2mDdWkfrQ5vLa4I1ZGoW+4O8mmaozLCGbcgoVyqmjVOr+F50M9jnG9NiC7jfJ1Sf9HP7mxdeuEm
YbydUf9LkLDHbCzQNN3O/uSCQ+wrXBHQaLpdqdmXMDE4OhniBbmS+slhjr/6JQgxfqoWvSIfmaWH
NViiLF1S7bDnHvVJ9MKiL6aGl1izfNXcKNwW7lBnL3joFV9BbAu9rLZcwey8zRTp7LOsMskJnDFO
mYq0SWFpsI3dd4aYNvv5L2RWPGysWTFHJIRt/Mvd9c83GaEpb79czBheAnw/ddlkY1opoqYdB2QC
YxQPePMB/YA6qYi0XFdHetGI84reixHVKZPTMDtFPwKMApvxaYwqaRBKKDA4VKXonTfvWvAqI+Xa
Hr16A4XH8Ardq8mfCIBeDC+ZhBm4A0EL3FZCLtRnioQqvBhkCiINU3EPHf8kc0ZvkPO9UTuspLeQ
rtPaT+l15HPkJ+6moJq7XyQb3hRGqaztD/Oqxu99W7RUrT0lhNpYOznoR4euqXD7B9U65WFps0/h
wNodlHqnz2qHGs/8JLKHiMZi2vOiTo9zmlL2U+4Pv4nt1vb24a1E2Vtc9XRu5u7i2pSg8aJHRA1z
2QIV0HZqjCmASW3he5LZ0SbGhX/tgRA1SitMGCUoirmmFehqSGNJKdWw3bXbLsx47Q5cnTI3YY3K
LN0Ft4CSSV+fuX6p8Rkx25tpz5LoGUImwzxUjOej5q7YTRag5PW1f5jmWNSkDOV6TzenQz9HTNrP
5/tzgdzQd0U7AqPCPDFCMcIl9bmq66dSbpuehPk05yJtl3Z5/T99/WrpjkMq2bC4JkfXMH0dWM1T
D8+1wbI6w/iTXspOTmzfQDUP4x0YNUZ/mNv6AZ0Yk93EJK7NdJs4hcNggzJ2MtJ7hZZ57PGOfPi4
NH/XpJ3O1u8ToaeQ4Nc5N/+h0rMgiYzukZVwOFXTxhh0jBdiSvLlTwkR4pDF6iL91GYWGnxexVeO
iXI7aHvLcfQSK/7tpyXa0d6DYH4x79j7/GmY7a05SkesyTzJS/WJsB84pCePJtcMGhCXSE2SfJvc
Eg5LfsIlTjZGH0VSoDzt4jfBf3zKoWMcWhrLVEjFgj34c1i4mzQs3gSl8arU4wI/YNAa3zzO2vUC
G/r8LNGq4XXL0D5BaM9iEuPxEkJcszYZSnZMBc7fGd21P3nLzewGw0PMgFONmnS0PkeqqpmFiZyP
0sZBgGeAt0kn9EwBCMiNrm6+pL47U8E5DNUIkNeIaT4mj/y9hsKB1SqJcSmb2TfB6rU9/vcz1b53
LKGz0tt1RV2qZL3pdvPRVwidF2x39MaD0EuCxqAOwBgm/oHmde1wX1f1rillA08ICzuZTq4pSKj5
+Uwg3tAW8BEfWXLfXCkTJYY0BCjB7iFE+KNkjqcbGEr89139zY4I7ot4g3AjWvjbI/uBIuhVu6ST
/qBGUxY8XGF+KANgYMIIz6iZiAfCdddoFgfNeR0qTF4V7d3hBDi1+LJ7+2Qm19AcFaAmIfpoRX1G
fdVVe/Bu4K/e03nLRvn0jISex5EbzFrdLwJtrEWJKET4EgmN7B5/5LJqbc+Gw9G9bDCuHVHxDwn1
a8JYXsUyvnlkhxYGMlf7YKuXcTTnuJ5NkdBI2OF5kvvqNOYcpx5Gv2FnzmmW6GVs0jDPVNAH021H
fvfni+Bpq23TWn7caqpoMezlvlZJU7EI0OVDdEnqDWhTqmAi4nbS5TY7mPiP2J23g+oO75+rr4uH
D43IMK2VJ1MTftwSpqZRTUBbJYW/c7rEj+sq++SUpNYMi1Go1hH53a334RysLQ5IjGgA0JbNZy8M
+J5F+1JgpOSTiLWBW/iWQ0nqGncrxUyRw6CTiaWqwerPYJI2j0VicPap674pxvs5zeTVOCq3ROhR
f+4aD3MHVxI8J0h49mp2jgKdm6jy07qk13+oDIsDJYNJoUpkQEong4hUHLCLxI6Ir6uitGdfoWTX
6Bta46k9Z04BunxeGZfVlIewl44YHOoTIZFqd5k4qNRMC1ZNJXaMtJL0EjDtn5p7PaxFu2q5Cm75
fWOvspl1ZFY3cPWwiqJsLQYCKmSva3fXm3YHX/hNq1GCQILkq+uzrT/31AuP2sEiY8D7adf8C9Zg
ImIRZP1zxwCVGYBju5lL3b8A7pURlijeaYcmNSiYbrJsFpnjpB0uhnnoUkNY30jR4Mw4i4yQ/mh+
o8AOaS/QYPSHGFxI447uMrzf+oV0k4XhRCZcbygJxskeCtp6uFlGzkUowd644EMJqsKuNmlORoHm
r8m81wii1BZxFSFZxUr4UVgsyszBnA/CTTuAllTYx/HWSK3a1uF3nYUDegsIit4au+d9kv8Wz+9G
/JVgiBeNLCgHJw8U1v6Y50p/ZU7Ev3Ou9LPVzRiZyg1xrOjifa9wEMJMe7BdiA64IgTv3f6OWIXC
4piFjqiA6X0HOGqbj6+IOEU8ZAwewOK81jWb1SnkDRGxwgPH8XR6OOVLxi1yu+b+YH0k6zZVrWxx
iwAmKBG+67nwemTcoI7IFumQIhgcy0kKIaJ9iugz40m4RVmaWSG5BkNSxbuEYbEEehaNdyfwP3U2
Ha0twbpF0FFbouKfESNbm8RNWjn3OzXcwqU9IqqsRA49Q4HNPGlNWeTpYUUGvX7RLwJn05umPKd8
VSM80fvqP7YLYa0mEjabisGWhHafy/9oS/iNg+tgNSLg4Sfu1ZKXV1cwmCsyJepy0TAst80neRND
d79wWjMVtUBTWCv0PXQq+GRK7rbjVs1GupudxIXS170uMRWyE7Ukn/gwL4Pi0znMQ6AHnGvygLlE
mMAVZBCw2uOguevp3FvUjmj7INkIpjMsHqc2zIbBaQRSdmRSB18ZWTXlp0FVPCBiFBqGugi7POuB
y2MpmxI2ke5HXSa29cQDvKqYsVSh7W8ZYl/IX1UImyz0gxx2rJYEc0UyZ6mf7sNByzWGaTsp94f7
VkP3QK4DYuQL5b/cGikjFgiGuCpCWKI8mSvfXTmQVcgPwK+GxSwzIgP4fhQnq5LVdEdn6UABibU2
kFan5wlIQ/3JiCWAJyOVUFCkQurGbA6HjiLvXlRxk5iBvkte9JozREvkIPYmYKGCqQlxoBCYoUIG
cWCidX59d+/pHPXHe3BN/EtAfzOGm1fFLOUY0skxrGIIgsgCohBTSXEcToEO4gQ6SDlqMAeavEcO
RMg7I9u9U2lBqXLhF+AtBG3yMUfS8AwaVCKidtv2BnIntmIlIotL9FuVy1K/gk7IWS+tEdfUFg1u
989Y29GOqWPqoyVCHLgw4pAuNdx0dNEnR914gqwrf140eG/2xRH9yUd7NuqUAbyNeh+8wSFbbOVp
y3qyt0L555kAR1Ket5TRAtXh0ShnvP58344JCU65zSpGpyzLrii350wEizJ3y68ymq8PclZtjW0X
DY5/wUGWcvk6nniV8UCIwRnn8zKBvxzeC3Xp0oYdxOYeA5p7DiITaV/zzdpUfLdS89fQFuH4CG80
rsfRlG4Kh6JeCHE8lc6J8d865yvvdAZsr+niLS+bCPPETYV/QCEkTO3vKwr/fT4uLDZxX9SR8PAV
bw+Qq1gMLR8I10UTNfKgU15m3C6Kwjm3FTv912KnfvrAiHnFTBCAfwruxlPul+118ZPxYtmx3FU5
/h/AgX9k3+753EfC+TNNv0OtKB13x/WTYSNnnurb5NMk6kDvfA6PGqFemj7hM8G9DjspvNtd3yR8
OilZx3ZX3Ez/z04lpQsTr5Qi0l/oNYztUg9NHJAM/KmedJMZ3QfCbb4gan71pu+XN8SsZkXbFjHO
MsqEecBO8LBhSfRAb+GDQbdJlQVoQR9xvD/+gDiLEtt6TMkVfjkQoRTwS5bhs9kIWczuosnPIrkw
jeBkIJoxZ8IJ1jB4U4UthpVkr6vYaZ3q7Ft3YAPBuH3OHDQZPRfGmjz48k8+jA5L17VReRIwZJ/u
2ha3BU4HjMj8PCIhDrw9ZxZh3oK8eleaDXd24scgSQ73AFWVzQLDflS/kjA/KTPwI7TtZIWyo8aB
4oGEk3A367oULx1D7+CsabDo6sxTV8Vd/B12W8JHwdMgZA9qh+BvtH1ez8+rnOfvN70kyKXi0N8X
bashmNHUyCJv2TEDk0AlCQtFyfUFtdi4ab+cgVRSm0GM7Xg15vC5C4P11QHC8ZfafhZ5Mxj9sS2c
iSzpFgLMiEmYyspKQrCxrpFoIen2ygt7miV0jMhDpXH/frlAGqZJYRDOvLI3j9SLKp2a5PRaKqSz
mlB+EWs+GlxC3Oii9xTpkFOYGcH4rc1MUXEbyC/GWsDYsegCZ/IYMnp/A2zx8F8sDIlEsvRsTNDt
ETdLfcFcWD6SPuXsYpKYxki3GAZcxF8alMj+3YF29qk2CD8CTjthkqJTmIE2/NrOfizhFCvNt1mt
1YUet/tkZGpn7SjB2iW7HKMUtowOD8XSY4S1mSU9Oz5Hx0K0ZI6Ko99aQjcYHb8SbLN8bOuTRwJo
1D0j95e/MTkjPuWpwgdC3ZNdII9SgB4CTW5Ct80g4Z447NZwcCXGe2sz9ssoW6T9JLXVPbc9C9TU
i2fcJBEl13rtz5geXAQA77m5tRZ4PaQJKA0z17t3Tzml3FczC4T9pzx3axIxhUiPVntQVLKPR9st
dzsZ4FqVN3MxeFFe53LTK6DRVUpKLTtutfrxL5V7wxr72l26MQp04A2ovnQarGSxP3yjJM90ZoAZ
bzBUVDmrowj7yxsT5+EELrKGB1N5BgEiKxnbipKtKSFLirg3BHd7cV806Lv/6vgUCHM/6jr+tvN2
5yICzvOp7c1n85J5gOk97OWYWdltXtnD4dNIr3T/gklSXD664uRnfgvtw2XX8sKXRrFw/8LpJEsV
LRPJAVP4vFfSp6PVLZaktOTCuvPdSAosmknTemOQs+qRSK2rMa/95Wk7R+C90LgBwhySp/M/+9TF
MFjIX4lyDdKEOeyOrgOY/696fa0uvg21wQxD1hP4+FqnDD1tdofq2H5DxqTbQQCMhgpbOyNtMg0I
yOd/pOOJYQMaY3vwBvqdqm3eh0pa2luwfi/PKA23NCyCEfxy/gkdj75HhqCWgfdHb0aWTNhxREA+
NF3rYAggVzrXosaWsmJUk4Iv/DV3j71/I0vps9IZh+jshwWzMR75mg2VT0Jw5/AlubBJwP9fERDo
TuhzcF8uwDr9v6RgXmkh3xzYMK4gI9ecJU+JkDpynqHYGIuJ8BzRl8wo2mV6DKwNpXsvAvcxeUNG
uHJVRAedOYNC7P5y59FF4z5xKLTaZNhCb1L/sjtBQ73ffScCVZ+8bt+cRtrgoFV3k9K1WhhQyM/v
TwgZ5xmiP3TGYYU0DJjMC+c/LfIkglmEI2Wa7qOmkuLDrUhl0AjxZl6usN4ymT7aZIVE9gA7p2zD
2CY5qqYMkRkwNfpNB27dUGPZnEPFShQ1zszR0ekZmBNCArk1Y4fgMkFpNmxsYhvUnuHAnzzZXHYm
SwgD3Lx+ZCNKXlbXvKRxL8LJP/xYoHkJc9I/NyKDvmJAmKRVEUq7Lzhty+1VP0yMzMrWhI+cmXaT
bKtJZeFKdUla6nGE9n6vYB3c6/+R0S9dIzMMcaDRZyHDP1SSaOAg1z1WxO+LCloN1nzRWQcWeU3E
YXfutC77My5ezKrbPUowfytWROeDjWjifsGxuYI1LuyXq2kV16chil2YbfC0M4/F6EwXeOcJ1Aut
Wxgc3ldrfzYBMJtIIA/kwbiFun1gN4DBmeACv7KIceHH6HvLVcbMIdf4ZgH5L5berY9P4oCL+N0P
QQ+l85CLwWu9UAvgpPxyAAaUG2BHY84hiaxCna2CP+nF4h26RQpRcaLcAaXVsFOlNPnOywgrjQP1
awkoRxk/E/zvKlKS4An8kSkFUqXUYCZIEoUd8cXC0TQGSoxfN0G48UPfLhfJk0JOVCarLZoXjtw+
KPH2BvAfUF83Sy/S21hXZcnlDlF+BACKi1KMBurgZFUiQioO9LPRSUUc3SVelS5GRgMpHqZxJNHE
1TJxGb+eh7wipG8neVTX+hJyTscFdOn/bpkUMsmcopD8eI7HgQ3Zx21J5Qtgh5spESAhH/mMujY9
3jze1QtXq0SYZioeY6e4LAPcGO2HmsTNDRxg8CsQUNhAwF19Mf/s+wgXN2Y2Kuv4Se/lq3L8Essd
MstGrfqfkeYoHU/Khumby947ITb/czfBXeTtIBCjcxA7RM6QYx9JJyROlnWkpChlBilQuEXK+S1Q
AzEOoNliWtq4wnkDU8isPt1R3Os7a7sp08pQjyz0HZIX9iV4wQAGWZBpL0BjuIQbF6qo1JfgYVxT
ukRBijwDT2znmnMnaf+c61ei01ODW+Ia0dKhNpgdXgjHVX6CIXTJypvsXUEL2nAyO/AnvLxDXDXS
HgdKxA7hngESqjzu+cPmslymYtzTFAeDMV/ingBTEbuDC3FYoff5chnAfYuy3jYJ7apzHm7nwKNP
tF2ZxFt+2bloyh4066gYMkk2fr71VV8oVSetck6XyHrIgGzAiZU60hFHeI/6jCLPTzTnlvXiY+oq
6yk93e/ioOFBrACDYs26KRs83+SayVdrJjttYjN/VseBK+ugE5NAcb6B5qQpMUtaoCdeb8xNCogu
PsFB1s2gLRICV7/Io7ZuY6i8+Jpi+pd7/N+UUGlyxBm4TIW2xi0Hgf20kC4sambNjV4BWFe9FKKN
Cu8AGOYH+YX9b1rmjELLWt/FPwwnKSExA8NyxPj97EFwlhVVRq5mByCztxsLMLLVXAJdB7AfnZSq
BygD7mAgTLt1GHAmE+o8M8anpWR0Lvo+5lHYnXm3Yw9LPQM8QHlKKCrXTzIHVflwYm/zSF7p+8O+
1Nky8CQEIvOfvCg4/MtjMngvj5wTdPaVtsEFTtQ2t2hZmEZm9iuFrw/2Uionv6oaO4AH/AqLLCy5
C3bEqlKhSqOMVu3xuLvJ8k7c8xFMgbpiw42WCFz4VahiQTjcthKHAiBaazwSTv/AD8AROQSMIiGw
FPlQi4Y+XlIxHvVH5X9WX2TRAO9TvorzTLZmSt003xKbqLBFPxz8DSGvQDxCBi3/DjnjfKFHnGeE
tGnYt7N2hJ0NRdhfeW4/Ujsq9NuaJzuYx8zIBzdgnyldEAviyMk4vC4ALUjFhiJOxpeNFl64HON+
cqoRNHER3eD5v3TGRSvzyYAYk5v5igw/Br/AE6LFtye9vr1dVvzrb3wSpKyTDUi4tJIiFUeBI07V
8gnKvAMf4jSFyynZJ1Z/75hjhjMFZ+gfpbyckU2+YMXgPFBiCuUqbHuooCFlxcib+7MseZukJ29k
TqI+0Yeb7oD8C99/koKLZBnlWTF88pbWyxe4YggNmOmVHe0nhY5FINnoqYGtO59yQMsxw/bbiSz7
BPQJFvOzVEm2+0x+e1WbrtsLQU+SsQv8Pnll5/Ov0Rl4pRI1TFA7eXVLyFuPbQ78Zy9qe8omJ02X
sqV8ZLe2ettMyCm5/PZgzwnsGnMcpQD9RXEdW4U4MNlWXvV5Vm5iDNX3M5lKlDo9mEswt//7lAUP
qy19mwq89TcjJlVba0ELVaVmf5P6hrtKEtuzvvkR4Iu7e/n4uJYFnprUaBRwIP4N3P1shRQnYYmt
nXo5qZuf/Kt1KmAIoqdjkswiFY8A1uPTN5ZGrD/ADssd4oEeeoNDpYLA6NsQlSwzvlemYSDLgLH9
IZYEPHAFrtVudBzIJRzNEfRTZV0VUiJss5AoGcHrpEUHBxZOuSC3qx1il7l5F5oSzywXwOitrTwN
886PfCRbUY1xK46ec+RhaP1xbUX0SgC5AlG4R1NUMzVUC0M1kf41DQSsraPegGOt7cikpLTbmb9Y
ZpxLqz9W/VVfWAEPJR69NfFa5nN0IQLjBd+aXVf9GSqrRJO6ns3iYSopCM1oHdCpH0MM5OLsMZe8
LV6IedvpfJ2bM2ZHaXdDaphI4JxXbKyfLLv8Lm7olRMcEDik+WNAS4Vnb64fJq36rWPhcNXQ+ODO
juh6rRFFzFejryEUHKSFMfoSaZDShCjJEDT7su6F9JgWIA425nWXN6SX7QrGm9wbxPiFruwls1qK
K1m0xllWPvzwjBabYUR+qAjB9B7TayL3slSYC4M5DH2nc0Ch79wv6NxK9VpriwIYpvsQPhR0uv9n
omQuurTHN3Kf8s1IuAdJPXrJByVa9i1No1Zu2he4DwBQavHcSreSeUtA4f/QDtPRzDA8PoRFSpcQ
gbVXoGNeqKM5sXeXWqofjtFW2z5VQ+Pu+mt3xfvoTs8M5kAWUBmN3osEkZEh+LjECcjkZyh/i8TM
i4wlJ8xkl+0Rl985gnTfV+XU9c06utBbOrkLi+i2PCdazCwpyE1Eo5WhxHDZ8PN9Qm25iG46w1Ug
Ymtwt5utLwHY1udT9yD/JxqdwvYfdQQsN1rFkF7CmETZpQCVmt0+t3ZKV+F/odLx4nICmVK+vp8w
UzFHqpBQn89vAStth+LIs6hXHAmKSXeLKspqGQLS6+lKpfLM9erBCHtFw0pSE/wOIHxfLQWDHQtW
cTos6BYj0xVQ/f3aSe3ENlJS0MaRIpzb0s1V1Z7pFrBqvKSYkeqCqZXiyXLpciWKhS4OHxb/5T4C
ISoLuTK5s46JICTWWVuKI82DN/Q+bsR/EkhO0UIs1/1Qgd53XLpItIiQxuXbziqgNmmL5qF9HBau
9fDfsz2s+JrZUfn+iUm/nZsXMOMdQSChR2NdkUQTA4sY8tIuWd6rclWqWqjPD26Opfuy28fqHyq7
0Sn84S3nuNz00pvB3KcKmjPVU3lLuTYFijnKRWiDW9nUMTnI/BY7HKpz3NbASND5dGRYa+GBi9X5
XFmCb0rBZvwd2zd+eb8VnNidY0AIRL16oNPE3YfJjqun7Q3b+gJBGxSYmvQn4caPhX/R6sgSb+KG
oqw2xRuRvHnHh1Feezyuz2yoyzDZyf560YlKxU9lE2Ppc59UfMNTekP+kAOWoTuASPHTMzeoopUN
64ZP3fTYfk3EMyqYyoBYeLFNhOjOYbvpvH3vq+8CCUCwpYeKw8m1NH1fwHphTG2ISPbpfLpMIXRr
ZkUHfjLSvUFnJwrZZzFDV0eFugWroi6jatZVB9UndtXrGaZO6paSOBwngSgy1huHAeVwbuu5l4o7
BKx9nYsIF1ffORIuB31mHglhom0tC1vcbcp5mg0xye4xJPQqda+KtHBDbuMpkQ1vieVSJL9Bad3C
7qnuCghrRrCB7fwMC12B2E81P7Qhcz0SglkOWxbxuZU3xmyznuOZqxwi9fTVaWWrdQPWDWPcy8Go
iVtsbDVnLN5DW0YKoIZJt74eB2JYQ/4nPDwj4RubFRYpWWFIE+x99HPw/nPzmCbLOpRrYrjsZHjz
MI1/3hxcj50KREZo4uDF6JolAsMhsSTein686pJXvCx/zsMCG7nRgRBsVJrU0goHCO8+03zeiuRf
aFyyT9+NB8zdJrUa7XoHfw901JHpmX7FlL0uIG3mxdZsB7eB3q7Bpp2FybSdlyNdosIvkADySdYu
fvMglb7gYzeK4DzeRandsp9Nn8waMsw+30POHHqIPVFOgLtwVT1FUr7eEZkcUGcSnfYogFkI3wcT
dcDBvrGynbUWSU3rHC9Of0aZGli/nrdKMcibWTn8jzJNOUvQwABBPf4GO0EBKb0SYw89mDkUOxU2
OYagJJvkNqsVOoy31eFFM16dfT4EcViGg/0ypgGoQYEZNbWTYDrnjKyTI7eGsTjJKxjIM6NWuISc
U+Qd9hYu9Risi8ltVhTo63Vw8D5Sd527jHhCwWSifgz25ZGD856anG0LUc8Z06hZxktXRLq51U27
8ZVSl0gY6nkVVjkdJkMcjBt469JrW0oFQ7IGYxmTZAWrwOflBTlywKBIjsSwmHNpiNB1CphJ87Po
ieyKg8Nl4KkwLI60nKZNV41R6v1BblTr6UrFeJnWVKjzl8yr6/OOY8Di+stZgW5p4BAXJtRFswQr
IYNEbQVT3SGCsPqCzL2AB8+cT0Ne8m27aD4W9oYn4l+9+Lg196vO8DA7Km677KVm2eqLGbK65JXE
dsnm7xIWbT0Q52t9FrUtJyxD0lqQPr1yhgslGk+3624Ib1M3+zEbrabACM3dxv1rJbaNihhT+V1c
FlRt2NDVNn8S6gvgjE/Z/c3YIT9Hk1hdOvklaeNlUCLCcMXFaApTNkjEuWcrO/S3gptAM+DZw0JF
eMSsn47UOCFPHZ5RgqclnscD9/XPszEUdZFb06t4NMXIknvJolwwsamL4/ltRn6o9EqvU56rBf9v
168lHe+8jSVoeM4YSJVJS+HW/pvw/vLEEJi1Dsa+8g+a3dE5mV8Z+1dvbp3tv1Ncm0ewsutarKEY
tujO/wzkahSGlZjolSYFRZqlXkdWglmehmQpxLQp2ddv9eN/ttFuOGWaQqIdgW8m/8a8G9DYgjb2
6HEjRIzIXzk6pYKZkMbrWXItZkM20JIbYOSqTCJrOH5xg9H4hVr2h5izmmKi1WD5ujATSNzg9Mye
C7G2MwYqIIX44BusRT31jwGXdvdGqtH8Rv9bouZop1hCX846cqPeZ3U/XiEN5Uv7t/8jI74Qsb6z
gSIxPV5VObbif8oNarOkmDfnvG0dF8xl0rdb79vIxhRDnOJbyarwgcEiRluK3OaAf0eFxh0Whzxd
c/AL3IbvUM7ZYB3p8G0UJ4phatXePtT26VyWzH8JsNhpdDAcM63Aht1nB0oZ9tPmFcMo8eZx/+bE
A4GXpz8SREIGvaLDETuQAfe3yVtok2OZIxk6IPHL0+5/hJkCruHvFXD31GPajsiZY7HRVv1pHtsY
GOIDtbVaQMtU+/30JqMq6fzIR7pFWQ+jU3CiMLhM/yE04wGVgeavGWTgKnLNKJblULKjFa6F/R1N
jeBuqWjGqF2WrivmBKFp8HE6PylpvkB4JVntgvVX2/l8mvyStvaoQq5IS6WL3cftAZf2xnsGCA6h
3qFomC9H7GA7py22dzibYal32ctAs/M7Izwhkg2SbOV5FBVTzdan1bKcE/m+zKdL3eq1TVehPats
2Or+ZS0wtVZocRiU9J+/f00W8OfMZIEJM9FZDVhAQouwqpnGQN2lRhYmcAIzNVWk/tki7lDInGm1
AuAg9hH+QhdvXg3h8tqmCi02p7YwLN3MvsJ/xd/0a4EpdUkJuCmvXw2qiTMl0z74bOyIrwlKnMxe
/I5MxlNsSgG0Siwl2OmQuX3ir9QBV90QRTl6lHhyLbCgwzP4tdJplhiAWVjcvQTt3WgVt9pxtaXB
QePuvwGYCzQ43aUVJ+QIJutCscc/sBdYSNNg2rzuvutrNh2QvvVJZQXipKMco/RQaMHHR96Z2DOM
9t64lu+iySZcO5jjCQDkGFFAYcnDCxig2oTeXnGydc/X9nJkuYG2B+J+tvYsbISDsr2/ODZ5e1qE
2jg/L2acaoHSS18BgMLvlrPV5xEY9LWO458PhTHQlaXDOZs9Ub97rG0Mk2IyTN/1rKC+V5xhONjp
QI6Rk6oRAkcIbz5BeN+duNGWjPgekbM29MFwDrMj91yoUIK3s3Jgu2k/8IVBI2zT1tn7AI/W6SR3
Ah9bj/QZBARBbEjlxwKULw2hECRSaUxrLpYFSxjdNRR9Es33NfEXRDjAahu8vHAk8CAfxtl5GXKC
GO1nK52k06nWka9Itq9Yi+2Gg8Ir48JtcWSbLc5HnGiaIYwDitOoINuru2K7YXXcn4OfEX73tZPj
qqMWpmfXKMXMR9vrnLS/TtCLRswlKNZgaLonpzr/WaA+Uc49yDpvxobTVOelzVZUhhEnZvFKyhrS
emnxjEum4niTjQhuEoJyrathYL6MoOY2qOKcBb6B4zhG4j+NRcuTNqROGm5Msrnjew5gu6OzxaJU
sIN2s734Ievicm8DdlwoCpSP1P7fWcJjyuHA7XIo500phq1YSgcYaiPFSGHZIbxPGBF/kc5+Uly5
yv7dzhTogAa8DqGa44wEJoDT6A8VHMDpxKcvRlbyhFbEoJlTw5CRFQ32APvlWKJnJ+2WfzhrviC5
Rh/kGtvXN8k6iDbgM39rMhq+3NLelu7FbUJv1d0A3LvQP+5uqc48sGbctiq0x+QcpaU1URlAkonq
tuUuNAF9pOXtD4W5kjgrcNnE4+IA1jMtPOtuCuynQEwJPk6XyzJJbHs1uwqNGITTXoX0R9n01gPU
OycIVILQMCWrjIdzImU3EM0GBsAQzMW9lE/N4LlS/2pGVn0pQ+nyZU5QZ5lCySjYJjdPf8lERWmm
Ka8W5CY4bdJpmcbFeYc+uu1jl2HRk9VoM4ggbzw98kbCIJFoxf2v7EM4SKCPUCKm40Auhn6CcPH6
6p3aQOuzfk+r0MREOrNC5Vlxn8zjL2XxCT5P+eCmutTzlIMAb5Rtm96dmzhI/LTWpHmGs+7IHEgX
Z7MuRzM9UNhHWCccx2lXeuV48mktZKKpjpfNZNpb+GzewWeKFjpKb6p/GD1U4Pe8pJkXNWsFDW6T
hOaSAabgNhnNloEqB1tMYFjGX8MLDlTpwb7M1ZDXgflOFTqTEsO75iIfptH4dZ0Tdg/AWyhznDKb
xc/hotSHzUqWQBv7CSjSn55r318VYFWmZnti7CHxI+U9KJEGb1BcISiPWg8pwnasTlG/mWjTvjJE
I2uPw2v9Sb8W4ty4yVYbh1W8waPx22MtF9Als8Gh22+XsMcSEtnkaXwXvN0ZOdzdYXHZlO7tu+pf
aFspxIb7LspWOxg4tVNsGdR+r2NPvjW+h7J9NOj+4kZAPwsoWcAziNh7mhn0vABxpaosKCicCp84
j4I7F5zWIUqcoLvI1mQEq7Cd/1nrNhjPvTVm8lP4cKGxVpyd8+WPCxqHAxD0QiJO6CiSN39LG0h6
4+lt4hIcIWaMX8A+1KitMFPeWRyp/ZGj2W3NkEDEtZXagnr0p3dAOZJT9JHI/C1xW+2IKz+YHXN0
4DinjWkJwoQnJaJHpmZiLLaCXozEjmSUo/0aove6Mngpibhw0a3tSw5gVXemHS+1l5P8ZChD5ZwL
jsKteuRc+z7xIn67T8qhke5vdZHsMTSmOj+P33uT+acmgIIrrcMgbcT2gZqa6IG9yl1PFovBSx8p
3VKrFTqPri81UTTk/VWpuSZ+QD4/meMrZ+YLeQJgP6oAzMCGeZ4WMSqbE2rqYKkCq2K3XB9p0dor
YY0xpJSAutXQuhuRNyoh/v7/NfYekavtO91+PdxkOgh7c7yOwFle+ZVkGXrjW3uC1b3OsvljIzVW
qZw5WMIGTmTMtqGoyG6FXkxOaBFcuN9LkHf/+JhWgx0s17MIT0MnLl87RkvdKQOZRSqiYB4ajykG
TQeiKIEQSGzNvcA02fnTd/Qbz0zitlLkCMWaBJsCg9Jr6lUCnFvoIaGb/rjdI17bG91ttzYrjljI
J4eoJdcxQuGO6LZLiPfFARnvTy5QCl9bZek8fM0jQESwTj2T4HIRxkjPwWLTslpnOvO2NtqzsTHJ
4QATlrcvbgAP5l3ZeStTKzmECM2NC0S0ogFfildcXY4KXGnxjyrZnu0uxFMo7OXyKPsNEHo3Tq+T
jOCSxRkirYOXzp2gY0+HYD3gKRVJAMrAd9hpBcSXGUkQE71CoePYqQ0CgIrQ/jjxdUoaEKO0DsHt
f0IlJId7JSRM6ZwfxulcyMSildsTpv5B6Loig27jG8YpPduUtjJTTxxpL7BdZGK5Z0FE58lEYsU2
5SGwtqde9BKBUdqmvd/2SuUhAbrrJ1qmu+qWvpdRrqomfvuJqx9eWAoDCBW4rhFDPD1gMFXxor0L
JfBfs1oORQ0qanYn5HM+VUpbWboNzFNyrhrRa9U4S2MoaHm9cNo9pdXkkGQJdVw+VkC3vKViCx9o
zYXOscbd5RbqZsnVkDwlzBkVXFZJ3LRMEfYP/7D/4vl7J1A57h8djQwlU2KrqkWTrcAQADxSlIHq
LL9Ya8SU00bAJy7jShbNQMdaK+9Sue/LDb4tNR4w9pB6MWAfEhA2f9qkizbl5vgcol1PQ0lfQcN+
FQmOYpVMC2lzWrMukvVAt8cb036mAWcfhUKimUZrKEMNL45v2XHIqm0a0CUHpNICKqnpQXKhIYqL
wwuZ4stJjLXt+H9zoag/KmaFlmUNVe+XdIZ5o1EkwQTmHmlnlo1zgclVHEZl/hAo9DXkpYwQ+OL4
fKMhttiQxVhhAgIBY3YT/Pz1IgzSyGvulw+nZBEux8TkjwUYanQq3M12jUpkG1fmf329wQCBuqhN
QFKtq7sNLmZvzCpJhLTX24WxzH4oi923uKKDncTCJRWjgYkZWsxlVxdepNaPg1VsISd2k0IYgFuQ
EN97gOUsPHlAZUgMs16MOY6hZ9OPjRBGi/vLroRF96JTy4nxA8DbE6c4d4Q368Rut7gEcyNe9MeO
1fmrrvXt1/tbk7ANKWRQxiN5GHBB9D+MV8YmYf+QBzJGJo8ka5+Y6U1Jdtb78td8hr+DoOQw9mO4
NwClOcuf3PF74CSwEZV5f44LQhoeKHTYht/tuSaKJa/5arXzfHrTqiHcI9SKHPaYdgcvj5eppoVI
+tpQ8DxgnvBhqysdUyRctvNFdRxdB8pmW/zWyRVNALJpwRtp7zQ3sx3UmFXrx3CpJxudazLoUKDR
71Vg+8xnQ06rzJKfGYnUS1ZRo+7OjB/a5kNad/2fHHnXvAKI/prOCsSBojXeLerG1andSYQOCcpt
A9mQzL/4c2dX+d/t+9OOpNIdXN5JVXhMVEpEv6NL676hJI4bO3Ia64UlPPygH6g358yn25WzE+If
9Qya1lLge9NZFqPLja6Xr8HW2KlO9OfOZ+1AdHPLzggz+nzVyE7kKyXmUzixJUl4oX45tHDzwIK3
rAKpYeXHJ568+TaZ3h3ZqxVicCNeJrQJBl1PZ+lpKjBfM4vU/rlovRM/0dLsFeq7SpQ1xkHxN30w
jFgqE8nbEFixN9TspxaYBq9n+BJleRnSvwqZGjnKc2r2XPN/cWSJAs89+BZE0OnThBhee15HvnnW
yI03xYpXaWFJeGwJxQ0scxoLZ5zzGV08pAL0w1el2pwBwC443ez5l7vfwyg7zdm7Yr6YhiDyR1LZ
WRztLqD+3Nh3Gs0VsamjfHOAAKp1Hul0/2wIY2B7IlWDo1bi+b3CB2MBnHc4Hwzb8Kjcl2e9ECy5
xCAg5au3m2Hh71UoICVCPtjobXbLRwXKde2W8tELd3x4KtsBWKeelOaU/dQWqLjIE3s3MUaPa5dM
Ge+1+oHiYyJ8X7y/s7KhrRG767YwtiOcmal+XxTflB8NrtCSDCEKDMjipQnIYPtFw9bsHIAtzjDy
wc2isfSgE8bdkkgEjLcWWWEd4pZx3Joisr2CD+34fX0lbn/1mt4PzwmPJ0BrFnnEy9/RPSPRpK/L
AXyz4ryoH+qYPPsoffNgavWw5pjHOqyf4qKE/1zVtFk4H0eXYDbsa0U0ldckESKKFlS7AUuxvwDE
O4hzfSWmjhtUY7iHiKNwrQ3AudMZvFUJ2bxjykBrDh+gKulmlcbeoWlSrfA06CB8DAp48JM4+6Np
B5Z1H2mhKHn++Rf/7aVpdT+NcclKdSfDJUwUpFSPbLHDAKk/j/XvTuevpKF7LLKdhkP0x46Zd220
2cB/Gv9l2z6O4kB/0IRNu0iBU5gD8HwJuVx4g3WbQWVRPhMIAF8NLQ6KBzLSaEJvnhlQw0rVQrkO
VtKmGFTui80CaGgi3rFuSbqfhiyRaAcP9Kc4s4ycrV+WlZuqU3Im/uHA+srDHQz3jUXUX16zwhqn
6YFT7OsvzYAJSLg93KkkYzsRjNaB/TV93lI5NB1LLTz5EoS3nlkiRx5LN7Eu3T7293PtxEtWwDgU
lx0orGcuO12uSmw8IO08dD1z8Vw9pPqkhJyf4GqBtyzN4iGWzGL8n5fxqFX1c1y12w+IIoRnPNoG
x8eDT/PRI5bMp6tDv17id5uhmJgJrMTbjNmaMZL2SHh1sbsPFZVp/KH4Yzss2KnKBZkMLg8nzgiH
6TdzztT+tNcsOpmtMgg/wTcCd5XpLbuE2AGQPSl/nbG/uiP3y+7j8b/cPwyUanX34PnO+Y1ozP9M
qefo1CZGckcuYHS/rIjSPzPFFtowgutaCnUWs7EjeKU5Fx49fPV1iCMmaMGAC/033HqYsmLdfuba
JzAozjIETz+LTK7zBHyTzoRVUW73xs7pGbB3pq9z8uXfWMtZrwuosbYR9uzX2KP8zAr0d3+sNdPb
KM7L55DiO+qG9lWHsThZQrH/AjhUfaJBqo8JWF3vTKo7TWtxX+79CF9b02mNfeM5TWZ8SkMl0FkV
6MCEp3xIoCk3NVAFCBZN0sfQd0l+XemRnUeKV72eu+a1T0RPdw9kppeEd4sHmfPg6+91hH8nKw/e
O6zwzWKZ4TyS2n7sK5l8yRsZbrksYb5TcYFcZGcnzFX5x1k9yrPu6BAxUj12Bu29sSFv4SGB1XOc
psMv+UL4mEaOrUPNIa23MtxWykndQO/VUPDdM9oA3ZOKl9y9nyJXIB5tBhyTmvV4cCxeSWjoa0Dg
wEucnGYOiJbPm6bvxkKeytoMzxxwdB+zEuNTX4SBpKHTkDXju50+NlFsI/gl3q3NAai1g67mXnFu
UWfM/TDp7zf+Mct0L8V3RdyY/03hDA34Z5kKXy4p/MzhItpa8EwND/Bquyki7ki1HLkaFRTkaSq0
/lqWHkAmrRV/1mJKLTvLbQ4eQyh1+VxOEiEakd8saUcK9sY/Wop69eDo16lm2leRZ8ngABT0eMGa
mL6pD0LWfYu31W/YhlDCrT0cKwoOR8f3+JuVboUMc8doHEe0k4/z55Tao9kAnEE9MfQLUEsLMa0d
ybrOECdQRN00UO1qQYwPgzqqN5pNO4/+XfVmtzm4fOjG4+n1MCDC16WvRz3XA8Gtw68DPqzYB+Vw
CNUpwjQii0SGIrd9zva2kN4URE6d7FMcBZiGMZE7gu8+47TCnA9TU7fsjtNeEWluuH0xbqkvUTeU
E34kRMFnOIfHZlFFt9WSVd00cN5pEm9cCAwAXmzKgReRK5eSm/Bd43l2tT4m1hVhALgcsJ02OH4t
r8omHTgNCEbJFyztiR7By37q4fnF1IDOab0P+a5KqlYpzPG9yzEoDFBJ4lTaLsUTSCM6ifZRcdOY
NALB5B8vlwCgQ67YCaIAsSQKieJohWvDK1bv0XkmQUbZuYfNkMS0aL39skSPucGqgBl2Yi57WYaQ
iIAtfwRFFPGQwGzqGn5vRuD8JFzfTxwMyv6sq3e0/gz5CZ9sBXfmlM9wlIWKhdbwNvVEebkkjm/j
5XrcAQyp+ZieDAf6nuqHZl4OSwtsHHd/DFAx7WB6Zkj1aKq55UcjNX3aoRPvghFBbFJjO3aqgO0X
lQK3Ae0ehTT5MOo2wsznYwLmdf36EHMRsbqgScT0UMLbavdBULpptpckNYhUF8at6AxLkOrbbR8V
U1fxBeBoi8Qce/qAb3HFI2O8YDXQyrejp/t3q6Hkp0iyDtGVLRvhawKO9IwHNgfJGzbT7zrXMqc6
97LmqI8w3Dlzjhj5IJVMHVa9YLa2OWpCtOz0Cu4jbZgeRvaTCqsZ5nLiegGsTBX85M/NJDm9wFJe
Ldpp44kZxMtgSP/Mqo7oliJIl/KPTdQSvO1iUW5GoCe1IhK8Jx7JvfeYMK5CUBrjZxs/L3zQiEY6
aCUl6Ww22xfkg2DvHH8503yODEn7goNK0gMQShAUWjsVuAxXlwCY9Rp6PL1LJdthvvROOkUsBYxY
/Qmvv4EQnzlxKp+r2OYnfcSNwGjildtpKjIjlJTA7KYOGMCGnod1tZ2ncbVaghB8M5jqJhTMqoZY
6cxx24rWxcgV4YRzATmsidpQoTKxDr7CKN3HWXHkIqItz+6eV9TynhW4iJklmpeEvbe9VK57h3wk
MQ/T5lrapAU7aUi2yUDdERIJVt879M7sL1zAyE2OiRs51PJjXgP+2gxcbMMhWRaUglVFeXF757Hh
VxpSpae0ZKcomwHGkfrlIdflsdYsuc3TnFJ7oUC9QLZaJHutbgdNdnkDZXe63LPFiA1XbsA8hi6D
9JzzlDgH5fW/ZWp9YizFRCEAnJZJfa65qYWxiyvvNENuO+6DtypgKSuzst1a8WG2LpDn6syNOmWT
jaq+DSGNql3ITxRPm6rghN9HFy+0c5tyhRt0kKS7sN9n3CFt8StPrSUPP0R+iOEk5thGprRTELUv
XLE6E7f5UbDLCxqna259+lYONfEqiOc2dVm7H4y3vlkiWm6u5mks+Xmhwj0SrVtGwR1j4X36z1+6
4igt/gJ1g3yFirFhS+LNuYjiBk7/JUj0xK2rIwoTIwC2XfmlgkFTXShfMjTPDK1C3QuZiZP/MihK
KHatz9nd3DpJkjdKS3cNW4EIakSqhcQS+fSiYA5+iFCEsiE4yXQxNwNTLSt8COkCtYBZgBSMLLwG
J5Wjsh+HFRCYhGr6yR3apw6StxCG5iX4nKBowo/ck7ktPD2xEabHu3W5MLjpkZYmlS7mMqMelWqi
4qHYtrpbrMSlVUqtDPNM44pVrIEQb7nhW5k+yMbCdqEQTTzx8KePl11zaRKi5KK7plvapxqfFj1+
zg6A7WqGknZIoNIuhVyHo+ykNNWc4rAvLyLsIG9+gOKFTjlzKX27cMAJVJVBqnFxT3x7TD2Mdz2B
OROpMNO/EL5UB+5dLcENtMmM3AEPcqnIUl347m/pDiLywkRjG2VDargEKhhHrNuZXzwKUKDc69sP
MrrZyP4SxjfZqdxYqOWtPW7YojKjhakFPofW6z0yst3r6v3mC66n1wpOmpiaQTnuMceRivoBJ8wT
BWF9CgZQVsWU2oY7KpJ/ySnO8mvKyIw6QFxm2EOxAr7rXVceV8KWJGtqOC56il+FPS+BPl561mww
pGxgeFNukxmD6ZCCwS4kWECORjP3nKbykgMZe2mPu7MUM9C6OOlkTqlHca0Jp2dSLNRdetzjZ8CS
hzBaruZoFj1yEypl9TrUslUvRupo1H032APZmIgdaIdnz51I15nS5bbyi47fvW9lt9gSQYQd6VS4
5PsKF4kT2BJ1CcexcgQRtTj+AZoYZd1YsteyvAaX7ABKAbqg6xWFEMUXKKNcFw9HbaSJDDL3XKi5
9gBSW5OhV/q0QJtUvG1WEH6sQcyHADSK+e9bltCEwgiw4pbPJcrZqLse2satCZyRwA8YVEuE2wQt
WglmOuTXqrQilQ0uHFB6nWoA0ecTEwV2Sja0T0KIyMgy2yYHDIU/tltfBOWeVR4H3Y2pCIdbjDJw
up8uFR1n9cm3qj5q3iuJj2gU53irWVQg23rsyNpZTwPy7+KI6tHOPuL68jBHxq/E7W7j0GRkphDE
S/X5YL1iHnxGPn4BrFGZZbJQnCFXi6i0F0e76XOb9Kt6oSHNYpHuV8ebgEdZhHFTv8iDduYV57em
e2dl6Ii5B/bVH73t/uSq1PmwmVmjhh7XkNHRbsJgDB/l4e7rQlY4GR/z1n3osPfN7jSuN7Dn0v4j
JLGNneTuvBmXwVISGqRkJX7vDOTrFDfGkYXEbfXk3c78Gfu+r78cTSeANhm9mGKrndltMn+RlFTB
DSNOd8Ki2x95e47cqTD9GRWs67D9iAE6UBsvtViiHi0qW8xzOECHXk1lGHZzl80Dp0gynbP0Gf68
oZ1gFClPBCN8a8wppT+BvB9CxbaBPrC/5kb5S0Pmu0kwrLw+iY7kbmHrXm0qM2+C75MAS1pBkJPw
fQea/ABkEcEtfUoBO5BY2fG7kk9DljJreoKV8F5fEgq7RyxzQdCL7V/znqkHzyLoaLUSa5/l6z6W
f+K+0PMxsf4+BKAN2wAjEOa64C/9/xYrGMRUbTTqA3xfu8AOA6VcgPgHBWaQrp2CQzHN5sOnOLaE
psj9oNlAF8AuGwpGgBwPJWwvtato2zRQYMkmt8wCNPs7dK/QfO16hs+RLL5BjZeTgx43Y731YrFr
fWPfZSo0nG/dq6sgeO8IPlMSTkzGyWtqwp5Z88r1P/dEU3G6rB8qGS9pHngSeJP/ZvvEeB/MLuR8
QefPlbv+7tXfd/fzGcySYQd4ytSpRhjSLV9Dt/kBZH11JkX3HtQmBWz8HI7YgQQ8CTsgixLK1IPn
1R1VzJ6QRZsNbLGk1vzr5K67gxIj9kAGdn4wGizkpfdbe16bBWg3yKTUTAKYFLiMgZ146tCs6OiG
0leQFOnlDidEBq7rrSQCg0vyfVfwWhYRbqxYS1V+JiGjM5HxCCNK9d//RuagB5/lH17/V8o+bi9+
GJBUHLt8io5y+MeQjM0dXWbo8DLNf1eeNOB14ltu+f8OM6TB5PjT8BYiI3eCJwPaaDIWkKoGfZu1
kJ8jxRF77MvSVY9rVFeDXtoogfAulOPRFHdUpIeAMhjpTpJ6d3DqfZkCQTfof9QLLA6ROXhF9dcd
mQHqYLeBcbXHGTJ2OIbm4wgofxo4LxaV7LjoxHvgoB9QcILSDk9/9e0R2SijjBvsNL2+V73Mafzt
2mDzRHwV7T2SYRNspt2MG5Kg9V2jNKWC2SfWcpB96ZLoaAqztdu87dlUmFPakW6eelZtsGAzFjJ2
eaM0+PtmDPjW0UBLNbuRyjahiwgNPY8Czq7oOOf+CwvXO4b4GIg9UmxdDZozuc6vAKnk3aDHL4wx
c7oriiF1qMNHl2xFDLWfpmQAr/Bv8XiMujl1BT8CIG+ovfOoOWb3wDKbQehRAhyYh3iD9iXqJ0kO
Z7GExq7fD0StjxJcw3O80mFivIwUoR9Nee+i9TQKCo8O12fMCyiTn72qLtMHOWF2mn5yFDoQSdJS
bCmQ30C91Ad2+lOjyWriSukHsgfUcf/ApSkn1QHdhfyI/S/meuI6HWDwrWCj2x8c5WR0EAvzZ/U8
rx3OkPYKNZug217LaGZMMVAT8vTgnJZwJRCf+6UQjG2yLn4Ml9Z8jhtMpBzxcTal3Mu43UYB0sOg
vnS0F/bClgArHHuVj+hekTCvEFnYTxbTMBK2CX30ij5u29RwR2TFGlZFMIfUwb8VU7XEm2kdB11N
3azwIC3rabVTf/bSheqplmizqjoAgpYyw6XJnfvJL/TvEHyhgGyDMPKzUV0ahZ3X/cWVYCYzoNEF
do9MQ9YNxltBuUgXScDf2U0ToDIuAVPCjXuqZJ8FPT4NyD3OnjthwR92k7UeDHOa4VS1NJGPWc0K
JjhligGLJQOeYktyqABQye2kO/YH3lwmyE7cZFf5OA+h9VtuZgax7TSiMxju88/AZunf7bbhpytX
XHC1WzZDX9XgHF0XE7De1hKLlXXN+qoKRWVwjddLZhOuKm7+N4vuiVPiaT8e4OXDHWbrjOogqAdy
vNO5xGCRoXywveVXe63jUHoOM+sWvK8/iV3LIKoZ+OVbvDOiZNJjI1N/apWaYrnlovOrdFkIK8wU
c0fLx/CSDr8hMrlf/EywaBZeC4xTyhVFjI5xVeHmjo+yw2A8QX08uDF7sH0qyToVGo6dlGfvQJRp
tNXEZi7euHI1T31A+vclv3j3ZSJqWuenaSOva9+rCOPJh5RgonvSV1raJJd1fLBmeNFogBe9AbIN
SfO56IN/YtnSRdQyQX0yL6KWImOiwqky01JTk8JJ783sie6aZmbquV3egUQsmNsIJ/y6thvZI4ip
rA0Rsh4e2U+sGjoqPfUlP06Kgkbm9TL1JlEtgeWrmyLwrbuZHYxoxdWBJXKrRApTOuvB5si+Ap4S
8zDyXwJfvhETHn6EBz3u0FZaQOTim818Tj5ziwHirYmTm0UD6Zdvlkj/iEu5QUAJrJitmoV/jv44
deT09Cao8M4KKmXGQOh+zyJVQvcOzqyFGK24munRDLsdlcTSk5dg64z8RK18kG1n9vTr9R9HO6iE
N0QhHas6B4FVPIZxKsGXtZfMKd/9/vD/FBOe/mn9LGXM+yz2bJpLRNC5FNNIooUztIhz36sOUmdu
v4E/knyJKtsLlzt/DFvr2s98Mzo8yDR5DaSUf77vHU2tCBp2WRzsZ1KMVnXOigo/s3ruh6WWg1Tx
GJgmNEV5CiwMh/IPuaizkSUDonRKDRBWhb4PIND/HDks1QKFIzadSO8ZhlmnMy0gndh7yEozJOfa
T7R9eRf98B/iPfISzxnIxbQKph8sx3ECtp2+9QCbtJim4IWfEGUFhBRdo6cIZNFT6d0ZSBI0WmWe
ACjrv2F6+Z/FpnyUxl/UEdbxNS9AgTOC/2dL8jUOnV0Gh+nt8AwWTEtQOt0KHTibZ5s65JzebqK5
6NCz5/VhVAl+6hsNSxQ7doEYGtBYoylR7C+A9h4MqfUno3yk70teTLYwntFISS829+rdhwLbCg/o
vWU7C6cRPJrFN6Qeez51YfVPE0YM7o2/UvYP2tK9RHf4tR9b6hb+uWbdbhJbnVlcozxkcDv+ekSs
jl5Ep/I9YAZX/sC++CsgXXbLIwVRpvyhl0vjQ1tAah+3Zv7MVxj19a12IOsc3SWxjyx23ouh6m2P
CO4sFLcv09riQki4vDI5tFzbtA9HZbl8IMiCY/19UY74k0KPYgqgF44npUGd/s5wC92KJj0VhWwI
AprAyR5d3xkrHtsEbBXvn+8P/HEB8VwkHniwbRjrv6+VHJ9hOd1/uGITLTrrA58ItFC5GEQu7tS1
1Bk7k6EGxHD515J6yPiLfC0bwp1TIMJbsve6TfQX3cpkbseCPrwNmpH91ET2JitodhpTDegLbqYZ
qOBSxFYcBgt0bV5lTXEwHTzJh8mYEE/rgL412uh8el9I4BwENCoFYtodSq7XUvWKeSfshqAp6OA5
K22PzOVArFJRj7pSrl6yvNSSzhvtjBzRvamXDWwxBsWsFfJqJzhSMXOKgokjajFgVc+8PwRBNc1R
+uflXK+FyEAe+jwjaDW3UkzPLX0pY1jOqkVsW+stNQQFPd4TkHRib+fHnXoThynZilDYaFN0+IQl
5uYLAIAh56EjNHDuMdETyBB/6OU9F+bwyZM1eicVQMR8q6Sdc/4rpvj5GDeMKNWC9fMhfKhM3cUc
hQS9FlCF3XnE5hGrWwLDmECVjpoRPz78QQ87XXhAHbB195YrhQ6LWoW2Q3WfBz34YBpthnalpaDJ
wG0p6a1rH4GeW5LHByLt6kNG+3atJ16zer3RdBKtvAqWxeIsyTsn0VncUT2YWZ28hMs0kT3fARwG
SN9oLkI56g7JSKujd5bxxX2dUDp2xinp3YqNJeVCSgIZa/mxuXhCTtUadxspzQhrMcxV1wi3U9KS
i7aLsSGtPNzO/fQa11aM2sK5GgLn5H/uXkf09e+umpOZXi1QmESXzS6DICFnSeaZyX7yYEOyhvtO
GeFqEhg8+djcrPs7k9ywhlE9YkmMATXzzq1SZifY8wjE9DW43LXFkjzNNriT6xuFbLTs9gfXpc6M
rCK3IY4I0FcrY7fYMOgYZpPB+JlfNlcmOoc7vNfcNsWS+SKpmjm5cvV3Xq9/ETU8uMe7+XQp2rn/
ZFvZ3iakoxnl5hRBxWxDxVubTjzlSWMtVSpPqoKuipvWuU63VQWVRFOF8ZF74KV9LE5aXtd5MSCl
F6KDRa5Rx5VmSsO7QOLn1Y2u0R3QpuN8oTbnQtcG88olAdHivgPEFcax8vjua1EEXAwH4/YkiM7m
V3CiSbjtoL81NlRdNv4Tv4AiQDtK7G3WQYePDYZS6n/Qov9qmYbVd7xKC6sp6YBJsHvMZ8fz8KVW
KQAGLs3nH9m9rrx6uKRHTYM+RIpoDyYkDodWTXUvj8mcR9xBGd8vypl2WJb1asFQZ9tHFECWMXIQ
/fDoO2z7UksOXsTNXznW6FuMzAcyjV1kwH3521vMGOeL7bjzzPES3ihHXiHr+pPw9BvJW0FjJMbx
zCq9gBVkO03WFcjHhI3SQwZCKCJ8wkNacQaJ+xmBOUViOf5MIKBtGPwBXPmxS2hiLWp0VuICR+tj
HVzrJZF9l7yU+G8S0ToRlRMHGrPfoRinktJpsjGq6SlzbOkJ00SYqGHM6FdI/YHnvQYLmzKdj9G9
JeJ2BgUDLEY8ZFra3gAKJJdN1kmf7Asjw1dx5QlSiRHuPqHowFqD1nkKfhcAJhUsDCvZ95kz0tcm
faGuZMy6tCVqLI39YbxXxqm6Znr3Q3M3sKxDgnoDX/KNRUwQ7j53LOKAzatVTlt/etLtR5Pnn5u4
mOHxJbbg2pU+s2ymNgC81LmrlbaL4kSnuQ1RNVvmwkdiAb2ew1FU1GFBY9mOdNWYZl6DLlShDn3C
fUhIFzaRR/iIVdgoMFtZKkrMUkUSxqrCuZeeB/GGWErcFyO2j7STPzWApbytjmC1BqbO+eqSObO3
hFdu6UMGjFClkWgLMUFi1zQbcRpTsgeUleTTYxuMuQVSIfWWJlabDzifmrJzHi4s7oJXoEnsXE7U
4oYqLXFokw6xuR+YgS3ar4KoenfeDSDFC4PNt3zaVO5PeH0ovLH62pmRTWTPVrUZKwRJ/wZYMj72
uMVk+1dvLNYOh8116hdLWfeOaCU4WZIRshTTo/RSjRzbqlJ4kwr0ufT4Rm3AYXEILwV4WdVEP+Db
8NzRATUSLP16yB33ORXyj/EEx9vQQ0f4PhsBnNj3YkayKbgGAHG8JLJGhUFTR23ZqcaNiKHGvQKL
HyD9Rdk5FJaPva6kVd5bY1edaTdpLxH0xEzOzJ+G+cK0+dE9EYXRJNujvs4pIvYBbRHYcOueD/km
cWF7tWhJ80eWjU6hnJ4lhiEku0nPEZDtvkZYYQxeY3vj7Qjo5uKzSMgFusAG3+Ju8HehW4MozcaQ
gLr/d9JNimxYIWnpxwtQdCa4dVeKHY05JFR6CYyijHtwV+YcxW44Y+ejTsHO41KFvxdjpPJ2Xt7O
FD4HnChREWDS1Zl8H9sDwnBLl+rmgzVeLa9bleBAW6/vb9lypzfvsSeOng6ZOOQffgkNtzennlAU
+sYTcNmSHLkMNYf3LmnwDKa7s6O+TKTJ0F674vkRjvw3os6vOevQMmX+kPf5pmKRIZQuYlCyapwT
YUS9oxt5pUNy4TaCMVPkAaEuAdLw9wiC2QfVT/Cdngli+GMBoTGtCEL4bsaz2oGK0WqXhW1S5c74
/pG2zn+ohJqMOVyaozWtW0jME7wSkV0aClTdpf0RpJLzLWDHrZfWt5/uiUW3pa0PYp1fPLgxYaG4
bNbvpVk6oOJmQdxRQwhLxZsfp/J9qKTZZcYJM76QMhyzFIHgZPhzHM9pNexpHozIcEv3TRZeRqHA
AWHC8pKtOuCd+SQwBBFuqOVXcKY2Az60ipTgDXo2npG0QdwobTapX67JtznAwHiUY/Vl5jjidcFD
1QaF00IF7vuW4vNuqUIxT5ZSdxnIruzYvJtKIuZEUQFQYKGwttpDxQZk6r0oMrffiB7/CZy4hBDm
bj/wS4zmRwO1zi5EJ1L34IA/faAQCvfJZYdspDfFFcivGiJwRjvNZcs+g6jO3gF4Au8rxKYm95vH
B7a6AY2yRVnqkihcaJ/Rk3HrHgRMyO0CmmTYgcQu4kvinFvhppFl06PBJdWljJkepWuIiVEEJ3v8
FChLVpAc6dWPHT6AnI8U8HcsGGBC16RAdC7NOL3Nq+/og3IwYsKTJilJ7wDVOt38izlJtrenk2Ey
Okz0RSRBBPsMH5mBFdYZHh4AYuW6ietgIqJwZVo6HcLQO8+dqvVpPNIdIhkeiLOo2ju/znuQQ4uz
6cp/82HpW0QmUZ5GKkHxPLf8nN1Ka/zNuwz1lNO70zoWJWNf3U/Q3gDELy7Imx4EkF/H0gqGjYDH
expSae0P+OmcGa6TXjguOHv42GKUsg9sOH3rfbnGxiO9iOnUn7sE0oWFnBnEit11VgPWWjhQJt4g
hkocSqhOo3uBf8hb7bU4MsV3X89wL/UpZVFzY+oBTNtUIEwmVZK2d2YyEroPkmVKcE/ehWgBhHxj
8ZmF8iIeZdbqhrIfaKD+0tf0hXnYq5FLlrygX7e4S/ir8BmbsrvsKKND2lIXxEeNLBqPd3iHr8b+
xyNhy4u9B95ano8RhPGEN68EoBVL+Epq+ovqV8GLhq9kcRcJ5r/Z7dJdeLKJZXUrOjMy1GKA+TAj
AyRJgIAAwEx3LV4UAyyde5fJrhX49Eyqt12QJ8y12nz+qd/fZt9ggBgjqp2+kMRUiEvFA3TmjPJ1
PbATYQBIyyBCxZWq6c6LaU49EF/6BNKFbXsozplSAmUD18fQVjCeXtRBDCbaTvlpA9atJHjru34n
k/EIO9MRy5cZxUTl6iSm8omSjEHNGyBHeOvaJapI7WI1Q2J3B56fyy9HKXdr4pBOaTmsPXGtpu5d
GtGQQ8NcmYPdtG4jmGQYPUPFo9iJqSqI4HAJ44BI8DX30dxtcjMEzkF4nIcQg0gnB4RXwmEEfN8L
q49s2BGjjsFGnbYE4DCS7xGtIRGUeiapeOjdxjBh+sOyT9T7vVq4F2s8RJkhxJOstLDRo17qovbF
VDULllc8SyH94qJJySdShckfTqGRH38h+ykrEPxHFRXJcgqoNdS33OM8msgU7iDKLLoTo9cYgq3W
Ay9AGrq5bB5JLVGp87KhOdyFWC4lU2nFcxP869d9iqv4rUhQb5Ch9VPtivVfpPcze/AyMkkAwXqb
uybfWDej/3DamwPppwcg6irzioOXOlvCax+4xrHnZZgufmTJDultBywY4PCQBLgTL8d3bCwGzOwq
LY2JSYCH4vq54Z8QnNWnPaZH+W5JP8QWKjFt+J8Ks2l5p5Pq9PGG784PXjXPL+Ee+dZ4EojNmTxu
UbDb1CLeObZQu+yFu8OiArgrNYyvjJDjp/LvEq4IDzznhJGL7b6egotc9fh/cIKucH2hphSXvyUC
3woX0KVN32YjX76S1141WeKhJj7/Ulzlzs+NieNLwHuPKTEvec3g21frQt0cgT/svx/WthTAkedn
N1zOWu3vU4l1K+aksFOoEb8HQ+ixlJ4hwwB07slj+Dli4xdyQzB0Lsam5M9SRIXOMr1tAyVi9rLT
LCKYI0N9YJ0J1nLZF/Yh8VJ2SFkRVL4i+o700wJgM/N9weoJFegb9c74dPF1HV4s0qWymBKrcQ/4
EVvO389cXIfkau2qitLS9BlCu+TEz3IuQCRZ6QVY5PJeZrrWBZ3F1+mo51ECxn94jxGlg7bv2n/7
ksFAzN37PsEjV49Ud4EV7+Q421BFCylbLLA0JgnA1gyXy6ATJ/iHAs5NiEKaU1OCFGI/c8aLPxjH
8OF8OBrCQ0FdONdHkSCHMHd06taqoP/fXz/K85ummXQaMIvN39V/sgxvP3lFFxvFxReIY72wzjAV
LLNpEfdkbWm2mfrT9KXFB5zLUw3BRNUju2nIN3ED1oGNA9Ce2nFYfweu/Z6Np1WF81UCCrx2E/8C
u6EHK7QIzmtqfZlyegJchR1m49jC1nyuM3ZISSSbHiGaeoxRc2q93BEd3UTAfL3mdVXIpct8HDOe
zHZ1R8u+DImjfBEt3ZVPCnjeWx8iEsfMs/xHNMyhuBOo4hNIJHaDJEakjq9HS5fAj2dmIq0D2hEK
/VkYLAK8k8ZXy3IiMbfiSCq75+puv6xsw/OApG7spOR5nIfy7AQcYfiQDg5Ez5S9UYEDvMo0S0Xw
m716hMhFfuzZR/zaBxIieDOtxGPb1p9va67+Gn+hRWQ5OvkF3OMWcYMcMX+2WvEgWwKuLrSTlrU5
IQADD5RulhAb51ZOs/2Q8Z2yw60S3Uy/7YtQXfAUwXmNK+tjYLVVJs3j/9xvu6BUom+Q4HGsboKk
BKfbfZ2yH4UYx4CjyYBLL5gnaPdDBaIwSHw/jsFGNzJ13IQ2K04TBpJI886kbRGU3374194ypxHY
gnTXWrai59U/iNGqp5YlRAc8u8m+ljvNmStosQ5ab+jPfz8ph417E/2CoxqM8JLlBTCT+7eJJUrp
Cy59vNOA+ulKHDM+lu3/dsikp7CJqXeIIYsYyrSBxILDD2znJiYEoNaNRqDVaeS2QahYvmCUEq/u
myvg6BogkAe8NP8ZHmPuj0O4qOCFzdNGeVYx4CwRqQDgptFP/v7Annr/oHrcyUF4UxTMqGoKuA9z
hP0TRSdYP+yH04hBoJO0oyC/1lhDG3B0B9FmkH7j5J6bHW+qbRhQsAcmaq2hfLGVZD5IhTCSQV62
eAAB7WPiG43YS5KdXTsc3FR1hlyVGriQniSozdCA6nAc+Rw5QY9j9LQq+XL9qdNecEettMsZhK3G
u6sh5WIphwjZtB8YDbIlBdkMD+kXy8mYxXcd083QUc25N+xt1QXt8Sd6BG2x1aMP4u5+fdg++oyP
iW3oxMWYeQM4I5kVB0Ry+6egGF1Dwuw6IHUgID4SlBgrnnIx7oZnSmg6PDjnBl0UkJf/2Ltvv5YN
vLNQQCtbPDhFBdGn/5Dz/Akg7e8NRBl35vD86HwH5cl2DNh22XemjASIrVeEJtw4B4TNvswgD8hA
hd6JY/KIUkKMF1vcLbJ54SSORivseWNu2556/pNq8dc1OY9lO1ofNxSqW5yxgZ2Ik8D5kRIKzGUE
OzmLvBA3C1oPRshbuAh9Vh18dtTYpChhTr4iTNXv03/+WhpwGs9ajTZGgjpwJeRNc6JR6SbmRGej
ItqLzYV+Yq8vIHOQxjYqF+52iU0k6DCsfmh5gpnQ653qYe9kTjQQdl4TWNFRJrtWHWHbWoFsDvda
FeTzDvCjVwF9bt1L0GgiVbtVnP1zih63oTDuCuJO8Cnf4Zbyh/tfF/57uLJsvyYDbp8mUwwr43gX
7g/lrSNiZ/9fLCmn8e+PKM6wK57SsGZ1GiHtPHGLYRdsm+JhhFqcM6G2L9sOSh3TyKRD4Cst7+No
rkw3SKYjuNdnGf04LJk4+LMGfmHOcYbb+5ekfHCU0X7YaLOO4n9gbMIHaqmfeLc+P4PJ+js37sYs
LvqqAUC2u9YnkJUuEnq9Rj5aYISIBacc+L4X6C/D2NsNt6GefQST0y+cjsj98juoflSj44/AF/cX
GuWRdeYSMHmlM7JOXH2EG2CWdIc+lpqT2IVpoG2oF8/UCu5+aSZHuEYwGM5Eysdbpl2Du5y2laNe
OnZ9saBFl+8wryXqT8mxC2nPa1DebSmnvbx5g5b4tmm4SyffscfMJs22rAvgVs/90kKQvLo9jOoW
qbUVX/g7YLZPtCP6DbuiQVyqxuTWA7PGMYsG/AMhFtT5V+rT9WNgQ8zxKPAwxlpexiE6FQpH17Hg
+wGS3dCxLjbswonVtANJ3BzXz6ecBdad3LXSz9W53Rf76vAt+i9NqIVIBHdZ+OHkTq7xhDL7gXFE
r2blfWz2xvV513jEma5zha3g4UMftq36SnzfaxfLsNBiyZGCQETL25h0sXBPK8LR8HYmn6oGPGzZ
LYx+6bGPswd6RnngcNW69bfa7epgIlwNktu1a5SusQSlm/DG1N+AppsXOS6gXDnriJPTDjq0nKHM
qmXYFadtDAZolWBceDv+/oluGj/MBNhc75JZ7Zd8sEoSQ8gkCVW7ehlrU2nFQblaR/U4WN69RC+0
jhm07byWV9BjuH1EUDGTsB+ntQRNmD6/NFiGC365smH+puzxFLNxLiFlGyWdsw/xYxhvN54XxeFW
fZZD2JGvn8NsTtRjNHTnjAYme1q71UgaGw1AklH7ALF28ew+gwqbKCwNUkahhGkQ+m/dy9AYbbQG
lTDzEyc+w7Fn9Zr9z9srpQy25DxUVtbC6LMuln7tvkLKyfoxCoSNz3Ja6ZKuShDVrkFpslrGPWGO
qylnXoKCUQ1u1K7RjTmVGz59WROor5iPn76Rg7ewlMsmHsBkOLDvqoglgANNHqoUTGzzJiku5XlW
qOyvmlzXpTwcEYloHeMqq2ztD1H7o5Xu49iY6TE5jQLjMoWBj0lauiJY+PvCptd0CcN9UokbCUNJ
NANkEC1GFDy53X5HX1gnj1c9HSDWpB9B1jhNpGJCMdbKsswESfPoSXGBa+7ZxrCFXDI/7s3YrczH
cOt8AciKbj6P0XczYghDSEdP/C3psO/VwK5SCHrsflN60rY2sz4q01o7purYuiDRl6Crpge1xd8M
qH3ZthleXvGGDosuhwyQhWHsNQYN1FEXxh/3NXHw0u22+3uXIcWudC4c8pCs6N899jnJ4OPkKNtu
XJyFc52uxxK8Gb9Bv6sW0TRU4NyFHkwXZoM/gytSWDXTV75PX84AbwdhKLxTi4FyHQuxzAYtMSfQ
IpmnhV3d9Ncj3rrAuSzkPGR7cDGL3R52JZtdfo0TEyzQUxmK8jr9V0OsnezT1/X86IiFFm0QDheg
XEzER61YbaXp9nyJ1PDYvbSxKDotQxMCvttZ1xCq6uBsMO1tuLyCHlbbgRyOAKF/wNSmtR00l8X/
/DztsswovlL3L7h1RZ67LXy3BCfU8eLq9FMbitTJLaOjVtINbUvbx5iBceJQs8wxZD9CbTwgC580
4LrChybCTfiCp4PgHBJb1lArBRL+qunkCUEbtj4IDAIBlRI77VvH3/dGAyhueX3Hhh9C5jFaqEtH
QIhmi1e4hqG/IpMhA1G7e8BWF6A/4JCMN3dHHssgKNxyUQki4xyKd5PcVDs5QhUHJ8lWl6nQ2ebi
DWNC9wsxzZBCGjUfjqhLyo0SaJK1yjDIOP3H+L5CcP+qp3x1DKbh6rf4jIGB52xABgSL8gqOaoPZ
jTnDT6obcJSPZV63rBLN7Tt9Hm6p3xdgnIqlL2NmN/+cb8Xu7AniqLMytlIfgeLOAxLDuH3Ig8Zm
4jIzrNl/CPQRg6pXlKCAyV7j5HuiCgKDrcTIAqDtdJQBFDiLtb6RrhaDR6u9k53AdgB0LvHenyFS
/v3dkeac1sddoeBzF6XG2uBtXXA5430gZKpVkc8Jfz8sSH73jhNvAYeqGSbvvzW5BuhQphMnvA9g
ZUlTDe75uFMSgKAPlC89QpqJFJsfNemh/86Prw3D/K8DZPxwAzdmW+lcqDNJL4qH04iw8DxAIn38
IyPYaxduOgJaKJP9vXDj29b7uCEfg/TniGu36DjkiY250qMZOezhTfniYIWOSmfPk4nNt+K7/H9S
eC+EXxzdaKkPJxIuPhhaiWyyNDxcqVuZktP4+j9xaDxVoxoG6eadQRvF8DfxSIasLT3TB/wm4K04
ijQ81fp947AbU6gRsG92sxD+UybnbIUMtE9y49AYtnXJZLodrfbkjnafBl6atGXAaQrUPAPovEFr
4VaZxazd8NUI2pmE7XIpX14Td8bAdUsYQ8bmiPodhkYHE4hHf6sWwC5mRHhQY9Sh6AZBAIDI+F8z
hkYtClxWtD5j0PQcKW9mmQN6/DQ/XCPNMvrtMaQ9A7mpgjoOvr5m/Z5luKj+1jmKKT3hlJKbCmfS
XNKB0/2YdcQ/Qlf5NvDLbJCUz3NHQ3uM3j+uM0y7ejeYrbJCEt9BDc59RxumoZlQ4C3a2TTg9ZR3
mhJEScFB25/phEIUsoOVU6eDLqceZbRS/9uc1I0ygkPYHXy1+AGxpndWAjJsz4cRrGywvsw9Qm43
i09hh7np2GyKMX2KroPqH+oivTs+udr2DgghCKmyGyw03FnJmhc+htpHu+NKwTtk3WG7Jvb/mU+F
rKIoTfjLHHe9MSqYnwivSW1ekjHfvEhsR491e27d8HCUjdy2swsCztXXnxkFtrG78S7vgIj2UqRA
GwhIZhhUJhCjVZUEGEkn7daNtY45TrZCiIJCaNkvU8AVNhrSA08kWWdaWkCCMH3pWS1WwVv3/QSY
nYnPnexB516GY+pJH00gEP2wJs7Prr1w3yZ28jAb5YABbPXcrtIIFrReNOBSUktB4YBhe3P3f4Pr
11xD1Prg9rV9VTCH0E6V1akqXt5t3Hxnerw2ManZReIlgQCQTIuNHrfTr4NVlNkQpOBASemPR2yC
Ke0sCn/kFo2NzrIREE3gc/Wtj9t7rq2dF8OdqXH9hX3GPK3nxuAQ3vjfFggAtynUmgXlsM9ctD5C
N6Ze6xw0JKJbIaxfxTZq9oso8oFmgjSB+K6fvSaR1fnX0Lst8KCaqaGtOUAG+V/IX2BDeb6o2puC
Q5k2gN16aSUwE3PsfWKjB+jrX5/3CIPanPVGKKUN2bnmiL+XvDI4x4uFvyfnUd4gp0C2Xf8Sxax9
W17uVi9S1/ExVKnti29PJmlcs2saNUv/GbTx9Hk9Xoe0/9jZKz24aejwRr/2hUT1CqbFwGIPhGAy
YehAW9I60rtgyAdqHi/F1SBMWn6Va/fiDGj5rT6GMUtHWbv7T0Z95Q3cdZJMozRKaVxjyZRm+82x
sHMkeOFXii8vLj07ot3/7gw95mgML+NNILJ6uktISa5+PpOvbqpMGiBMtsSb0aomjGpxY7brLODT
HyF4AW+E3uNS6Vvt1t1VNZYGEWZzDGp3x6SGUPCBmyzp/jXbtLqWi9CRFVOBbGpJWLCHbku/i+VL
vC5cbEgJEXsQhjDiNIDplN7SddGFsnB29NEXgMEhaiX2osa6DAxdALfOvy7vd/TrCHu2DAE6Tbai
fxgNMkLw9mAJhT+vO/10uI2+11Ba3WMtB480RowQMU7cN4ABo9gR0H7sMFfoDgaAs8h95rjNahKp
PHe5s3dGQyxCq5eRxxreC4JCE/y+PDbX0Yl3622Vr0oLapYFD7yHSmBUVzy0qLm2Cw/7KhE93zt4
DwpB8GEP+jH54l/qCZy8/YVGtDzV+c/ulC21vTZ6cZ6s8DwCkTjFXDvdV1Fu5WjFXjfpfuaCSijM
XV0RNEm55scseu2AcucC3IEN7+SAoLrfzYxYq3AMFXXB1GKw70v6agvi02wBMGAAE55ha53WnPpg
yNo5wDJ7q18TQpeI04KsetRFswuEqIedIB94KQcKszKlRLmusRC30PlulKv/Ofq81bnWl5tEqjhg
7nx/af1XvbP3UtU1yGsZLoQafK2qf9M8yW/HsezXhqv/Ypv+53mej6kfrCUrmixsobqVSE2VxZjp
RdTC5H1s6Pk26Au/j3ZOR3/zsfsIyOzNrXEnTK6UpL/cFM2l4csU8MWkIXS7p1nF/33UDMDgIGCx
Zh09mmGiHkgckYB4AUjcJ/C/rUnjTLD3pOCm4pFxYaZoVNHyU1MbYOHrdCYgpFVm6QWUQxX/4eZ6
AVe29+qjmuWLaYF/XYa7uClOzQlmFU33ktC7XqcoLkVnSE6CJfc/rj9CXvSu6tcNQzkTUhXEY4bH
WSbhK4uPs2jbkNDqz+MKL0YJw/TE+x0JiWLKKr2AGpObzQ4baNq6UT9rN9zhE80C3Iqwt3mpkZwv
Qsw7Ooj8rU5mP2r0h+YtGwXK9npJAA91a/a7L+Fj0+g+D4qXOrIHzVQt7CbiIy8S6WBmpHU5XvjC
ORWV5+K79edHz2aro2bSWe2pPKFmV8VV04mmlEnsBTKEwfAJCq2EjxW+nHOqTUNTA39w1E7Pmlpv
eoJqoqOQqYvySa2aD7JDh3KBCLEHSTwmhKWI8vi295GNb0FBOXl4gLICr5UrxTItXXEMtqI51uKu
VsAia35CKmsQUgJSuJVDaZVb0rCqsTTUNlRcywIWDmzAJaK00sM5hRTHsvDl8BNOjBfuAHZfjjDr
kmAh4wc+dF1euJkn8+tQ1Muu7ocT3DsezlFlNORLMmUMl/czG2KjNcR2fDNsuk5eMgbYubibCSeD
wlZ6p2h2EtU72rNuKlxDZ5K/wgNqO3vcRi6ScXcOmkuf/g402No2e25Y+Xtff2CMq+EtlZ2z/Evb
dQjvHijxPNvEhNV7Ecy/kyCkRFGF/zY6PNeaCneshDw6AqIuBXxk/OB1Nc+W2MbVLmheUoC+ldre
k6Mugpd4Ng0QGNzbypxLi1D5b8YTfIqC4ZjuJistB6DIjJwRojZyonbGTTM8Re7ls6WBTQgQQh+o
PqH+UVVMZy/J9JAhSDj10KymYdkVxKY/MlMA1aXo9meXEDhpqqXQWfgY+XBsWJU5FoBPhFCjHusz
53VqsXdiU3tMZEctTg5sEunSZAiXq+2r6BQWbFe01RKpGbgNrbsaDkAp1hAWa/bpgWa48eP1GySI
ntX2+SPFPGuBdbUxB7noXiYDzzga+bIJyju55hxZ2Wb983lqJL7TnoaoAcjX4KMBvk9OIls6oRBS
uZSS7rhoA2oAJ+obuo6uYt5IlzBBXGepoKVysklE2E3vDd6rUaN/w9/soO/e96CXGOynoRnNA58D
uGe2bN6mdp+GE8IL8e+VqfH3Phbxyxv3cJ/Vo4jxLQMOljUAryCJ7Kuyq/PyjyKkc76n5eeX3TET
Lfhz5cykfkjbcg7qatBhKQ2sSKaYQEg+b6Dn4FwwpFiUzZYXWfTrE0dAySmkt5Ek80YBd6/E1f83
hv/hs0c9QhCK0ANoHTOeIwT1VuRkLv6+jz/fN3mMV3vpgEz8pDoX1qKbe8ViK8Rl4Intv1vR9rry
O33gnZMpj6Jqnwxg3kz68XUjJtB8QeJJPp7un0pEImEMj86oDNl4P0hD643k6MuuY+oJocdgPLLh
u8Q+C7T3MV5y0HTPMBlL/FMkcYTG2qp02i6ORP9PQ+VvHCAOARrxrmWoKvTFdpfZCqeBZ1hidzZM
CLojEAbXpvlF8O/9r+AEACFMvRHmGlM6avDRK93d26jpXxm5R6uPvYjjAUIZfB7//yMXlLD9jZfe
3neHtfU6KUXnwF+PcC9vqdePgqQNKLbfcIt1fCq6F1roHR9UJzS35okQDYcGOB5Y9UCKF6ECJ7XT
qATMtuzgR2Dk6rj9LNm5BQaidlUp0GxJlhPzeIXyOmuM0hWPqvHKlJTGIETHer6R9QeHzQg35Zqm
SxCiacx0mHlIOBvycbG6A2K/uP2WmfW8MyiK7FhK9RnIiYhE/NCnVvn4O0HEspYKmvJMZEv1WkPM
JwZ5amVGUsHDvz08bk7bFV2oPViyTaf1q0ujQjYBnIWNQ2iYGMeTnoJONgo4qgbVj4Iov8hOGoMH
yc/WKw/9S/Lnzno+QpIdzxLXj5Nsj+whKqgpVyuyxodg2eSdPPV1wkkWRBi+jPzCY4Ip4Mcz56QO
PthcdlcNw5+Z5aRzR6KAyqgK9j2rxFD9hUkJrxEb6LbuZyTmLFbRezW/Nx4DEaY1yGRCKNQWEDQO
6P9w9IGAjzM1A0akuVslYowWu2xXaxMTsgR5ypaEOkuNc+3NZfxKhSbFzHhSXdST9rmFmRpRk77b
xAkzX699qRaTwc+W0TCj3nOjVrvUIFw4QwFyDDuZKnVe/AMOnczZWUWLsobGwMiHd/T0up2K1iR9
h2z1wHRTioq5Z2demK9zALVzERvgwWvaIKmotTmlZCpxyhE0vpZdamllGyr0uJSSmjTpJD4icJ2R
GrLMPWa6cSZBOe2AnyiYCbSbJIuCrZ9pOQ/h9+lTMYJVB8OTnunMJDrSAoyWCITl700COA2nvzFW
twlEvfB0jd3LmbvE2zEIjYTgPNWYTz7uKrpcSNey7n9wr81cAhqS6QeCO+Wf/r2ycxxZ3mzPfhgE
xDgNVbTaYdftjla1+an+8kDGw9hYXGKO//xeq7BmvCapl7B5UUgAmuWIvJJ7GTk9GzkVqHpxsbDP
SNmRL+bHb4k1zCzzM/ff7s3cPSSC13CmhPjTqwFqPXe3D9XumLfJz9ho15+VMw2Mm94cWAN0YzSm
1erOpLME/S2kF9c4gU2A6TwXyOWMCighaXjhMb7EJXfo4TISn3NX+NcFBVWcO+WlAoKvs6MD/8ic
M1nnzt/MmghIZQzvsPuiSlj5SM+3dUZghyR31rNXCniHRzLhoQyNaVxu6GFg/dHs1W+LrqLJfgmr
5pBUUWtiFABX045O9bM3eo7IKYaJEd+ErfrvNypoTU2WbunRNTVqcKpUsLweXLhPnG6tro7IfVGS
Y5J4m/txNbC4JjOa9P+qOFiVvfK3oiVAtC+SIGYqHnr66jPXq8BcYGjJfn1qC/tZRKfxFC+kbH8f
5q6plHWdlPd0L7/jfiEU+Bklq/COk7krzkoPTh5Ots5QrLjWgCmUc/h1fOniP59r+E19tJdJeAdk
zb5en7Est1yjbL9oqYGkxD2nNqEmYyImdpx0h3egmL54GYu4Qq0dg63LG2aFxPNP8iHM3hMvYEob
Rw9GmzO+Adsc1OkvgzPJg6o80x2GlCNRgqD2PLR4Rd0Qc9GQsAOy7ZSByRr3dy9UbQcNDgzaDLdd
HupLwynWRk3VbAwXXBxmhojAB3c/fRwpMsRcM9zpxBp3KO7f0AXf5QRBY6wSwkxMZ4LKaZmH+iRC
7a2QxKhi8SbjeVJJS3065wdI887P8eX69TY4CetFV1rNADoOQJEUw6IgKZ1Xy5PLwlhCgA9BfaWe
5h8rZXhJScmTtMiu+rKixTkncv+T636qycNdAwtztLhwKa9eDuPn+yxdTrDI+Y4ySVJ98lDQTyC1
kv+fGJDUDdSUdGEIYqM5zytuzQLKsvNjg7n+BV9athAIivUQsRLAwAjNhvhBrfTRnYa2CKQ3O6RI
9MiJZJDMuI5fV+OzIcIW1nbBePyzTd4g7sGMD6MlGup7kAK+GY/Fx/m0ipydkyoQ+lKUPYndKd95
bjFdi+5h/M2cAl/+zE6XF6FMnEjxLNdW+xhDW88fA0sRRKuWxNgnHL/h0UjRg94/RrHp08UYrSzB
B8TqF66LT+kS8WI5HLKVufdLY8YEjE8pUkbrbK6f+6P/rQsgTcsMuCNI/zM9/x2bPjPPZuSid7A2
3ISqZzmt34jwqJmqvydzwM7OepZ/sHX3Kdj9A3wlSIPNyc+TKuu75jeGliwFESwM+PDTR3uyyWjI
5Q1Mqpp3oAbYeCyFGDBWXXRGgz4f2HJS35UbpAUxfFrtubGNIDHZ0H400ngmFwcmT7fDVYEbVyDP
C8Mhd2BkXWX5SeznE2zzmrr+3sGncBobpf+C6Gm2NKgNTYdXOZbVxFXlR2Mbz63cR7VfxrRKlIqL
YPbRZi3J2xE1vOo7ulYkd6wt/Oq6m+KKP2EajI7fSfIONILLn8Eu7HQ4yKgDh9NjOkNh7SpdK6Vb
fxugZvl0cw5LrUDCvjc5/QW4jMxb+KIXZFs5wSY2uIxpS3S0UykMP5MC/L0dxH6oRYoZh1lzR6KP
ix2/HEm1ZrEnHLfabTZayBijRIC0BZMrOcy+QTHUbmh6xCSo7pq5OKcdJ/9ZX3ua9cXWct+1fy8M
IfgdhuChcWmcWas3vbU6RLNyKA3v8Hykynsyb+5RDKm4hPjX21f1j+1GIU1uaXgSrlHiAFacZhwh
JXbVXT2EBnLQYBVj12mcVsoIcbNUD3bH/tP+3hH/M9npcgpzHlK4XTr6y2kriBvoWjq5abiSsrU7
bFfquAffqlwo+6060zWUHKvmowaD4DhejnLHjdFUXowX7utVKNHMHepxXHjgU7AGe6gtFkyK2+gM
7R+qqcCb2aGIKm7mN14lpRtjNi24mSRWYysyFvQ/HOhH9tqABGneQugDclFGIrqKP7JZ7xzWmSZ3
l4cZav7DT1SLFU4IZGOutwBsgy3mJxILQlbEEy0Z5FRfY6bxFdPJiZc4L5GF4bfZbB+3iuQIiQn+
SRFy4HeQ/idz9dLj1K96eiYb0mguqmXPpHz1UXG9+nqmqougXOJmQeN5IkFym4Fr4/28HB8SUemn
6nZbeY2pmoLMq1jpT6o7XIqwEtGunldmGkorbBUqyV53NiW2GvWQaMNFDB1M68kmOJXps0vY819z
M/3ENIihxMG1QWXuunTHyqYBxFK55ZKt3+EMsP6IErgXHbQ3o2JZkMZ928EGwDFytRjcNO/P7b01
QkaB7oDC0mBKJ91SVMrVon8dyze8HNvi6Ttcg3ppjruMzqi5YTu8cG0NAVoayfyPZBOWSGupQWWP
PwEjAqkGtO68W4VDrdKEUfqK6bOQF/eRFE2O+Qei9mu6SB3vzi+h5n2umLw613/4S7mF1bXrTpAA
D6/vtp5DiesCOsDb1XQERt6LaepZlPVSOZz+I23lESryVaNhYHYxSvtFPpNkxwv9CqHBDkwaNWwS
hzvtrZvvmZjZWDhHPvSOZweqUuCXOhRmKwlcgMdt2mqUL0Kc4bbjMVLo7sMHpNrTg/XOCPqSA3S7
3HVALpQOI2716lvMNOISyy6vox/f/EL9UOTFYoFnkIhSAJXSKPY0tqNCc9Rtf9WhULnTq6tE3MXG
knytFiKj3rAe3OkzObf8xK5j7b4atrWi8Rn0XVFW0OsX+zrX/8I27uxRijcsHeMGwvFvw/ROWz98
HqA9p8ps91BfOIFiLlJvbfRixQdr499L5GLy9cn94TdrMAZyfm9mGoguypjQsvFfo3uiBJ1g5CU7
Gg1HgXwl02zOGGtoD4Ui4MUonN6nm4g7o+jMCK4voElNNDbTxUG6WE/rV/WCbiGAFR0viUVCZ5zS
iXfBZw053ywlqgGDdUMQwEediFZN0kYe6/SpJ8QPZ2upBtCR0qAdAntvgwBtTDQ2wY9CW466kJqW
de+euUC6Omu2p0A0cpQ1i7AX9AFHrbC2dtqNm5ngg2b57cIZPTtzrtYjdaGEhFm0gd4ryXTUYcuk
fpCUfcwjkqWg+B+UIB/R2d/7f2A/ktK7C1DmzmdTlOEBSWV17fdDAZhgnWdJ78NF4c3QwtgH18ER
eAd+oa7vKa60p8X0nibyaaCcJ65ImL/xAA4/+vVyb8Ta3vv52GJ1LTLWwxY8nt2rPSGLeHoD/JBX
z/BaJC7HAxIPpXDJ7dnoR9kvdrTic0KbkDRj16QGIl5bYBD6L+cpyEgSMxxiP4LLYdTTqHrrXiN4
Bh7zN15BAM7+OuLEE6CvSDklIhfhqLvaciqg37V9aDF8Ine/tteG6hu2x79Zzpk1yuqqqQnvaUFX
PLtur26f7NYj8xK5i3fO5YGw3huhUbGYiibiFxuMSvzvGiaiPJhDFEDL1lwPpy6GXwLQhid+JPnZ
JZdmIEiTPHda5Smw+K939zY0vn7Xn/VbeUC/+YeTTqaCojorNa1YwkWEo1nMB2PQxJffStL3ABLv
2ps+mrt92XMZivQGvK3CmZEa/7gt6A/3j5aErqCLUeG6+78nLespVBxeD5mIefBjif4SPoLdyRyo
iXk2QivQjdNCIO545GKuo4NcEuw4AgLVCcB9NHg7ixg6c9fjEI9h3QdgtO2NVb83pKrdzweW+IlH
fPcxkqmiCZ7cGvzbIYqweFGBKE4rKuPcZQE6Rx/Wy8klUIg/zNpcpM1dEx0sJkGBBRKP+mJvtHV2
RQKaFyjNuJj0wJQMhF81UyPJYhIE9Ffw9Nt3Xo6LzIvEcd+0S1MMJo+2kYnxrzW/vxHqAV1LG40F
4zV2ONz5n4RJ1vKqdZ22OiFPtzT/jXS/r7mNXx158Xk/HJB2zJS2TrbevWOs9WkkgSxlUIA4s/A9
u3gnZHRc+vo+PGVVE3XFCj5EjTVf1YbTvePnpVmL7TN0pt76GRtouXk38tTJP/b2msVROZB5Qfm+
4/hLischzch7eso0NsxCV/XiivUS1CNLfuUCFnTPh7BgC8ZKNAdy0TuRGhjh+a/D9ZwAbZPpaoPu
aRMPuo1p4uvlaSkv9BtYRsc5PmmQUMuk4ktffB0IhjqBBdQ/ADhRQurBdZnnr7mboEPPQh6XepoB
u4umngRBgCleHAm915tx80eHC2lrwFenh6WdRSJm17eN17ZfM2zqX8FRuTIZcGn4Gy76uUHcs/y1
aKdnNlnDIljOQkCVal6EzWKgS4RRqad5DxnbpwGjL7wItojMqktn5vVvDV8ZGnIpFFxLSBZVRgbH
3Vk98jsYyO49aiYBTThb7UN/v5yi3KPzrg6pl+USczuN+6jMqHT9eS8639xtdenVF+tdWUhvhe7x
ovxEgkllKwvxWPD+o2Mqndoh4+SHSRWHDPZmxaeUyxQRltRwnDu9dDgaH6onBZQqbR7AdEz6UVCM
LiCy3aPGgf7+FNL1+UcRQSOH9He7VpSUykLLiMr4fsy2/TfUK/9Iiwq3XIYJpAMymKm5Kbvz78Ml
XXuPm5CmNmzNvmsfYu1nPINTvidoFK8ZYtLEb8GFHgDqd4QUiXUYFE3ftJM9z029zNewfgA33rEN
9wHNl0WLKVQXFHACmDPM/jAzd6BfZSnKGfimpw4W1FebCPNNR6bZpJUY9nNKYRuxTgosM+sSHC2E
d12Gh7osMFMLV4y9508gI3yvZLivt4MSRwx/ZJwBYacvj4/22Utkw3MIAhQprizpDkMNx6FrTEWq
h8IILygUXJ/P7Qwh+3jdFrB4Rf6zhbN5rmaVxbUXPpl5XjY0DOCvHtVrE3Gj1mOolHKUmTn9OwqI
T7/zRlnBaiY/+/Ilya+U+VMNhaWMpFNSbKL9mtsqvYtW/Gkjakx1nhwWJNgJBPgVcPssBxodJLT2
KVwZdE1Zs7+/UDbzZ8U3kEA9rIKybQbqcfcptZJi/WVO6WvIA02Qa5/1spqWF+Qyiphw/YVbLcMb
Qm/PcjQo4yGTrXxkOTS0wLP0NrPokI0+dhdfpiJ8jhOFebvjRsvAVGdpjo3EzavGwK9FcWehck6z
9zl84kTzP1ZwbqxS6zTlLD10jIwVsaeizrPeJjA4A9QUWFCFXQk5ILU6facDdN+HHZ5VTSg6sDNl
Bc+AOtWtWWU4PUaHeU7ISw+X1J/XvNVVZJd2+1ar4+66nGIZKZdm3QE18ezyb6Xhyg5Y70Ohlac6
YMJ92FbtZfqg5Cd4kP6RZY3E+zNX+W8ngZNhC6NgK/zX/OI4zOHPO6sU6lJIKLmnywKDdBHLaTXg
luziP0PfNnZcRMIL9k64bjtd/eJWfb4vNubrIgpMfNTvs7Y8DhqL4zAIaY5WBYzIHAUHYUWE4cCK
Eo5ea57eWePkSJDvQAbWTPDDH7oKdm6isoCJqz3MC4Q0zfxhioFLxSwNbcKwyBjBK/SqhW2AKkR2
AF+y7Z60zBXD9Xs4W4936z0uRcSbCDwd+SKIs9SPoFaKWPo2Oz/8b2lBCHd1fvOnduq+9WiPfoA2
keQ/VUbcuZxCdv7PXkYAQVzGuse985amK+Qu2NBABYmZpkG05gtDDhU4mB+y5LcoGtlZdArHQaPR
dMOpTbT02bKMwawYYNyGFtNNDtDU+7nQ/9du4WnxAIEXS3zgMCZCEFcMWWinInPdAnSfI3KbM/Wn
qOdxO+tLC0xTLDiV/LLU/CuvK2QsUThVS8fplNdt4gPXEJz+L4VbGJNo0YA2LIv0HRGGER/cJRgg
E/OmHP7WHWrRZqIb6S1i+lIHyWaTJsvoJs5sua9+HofxRjPjEIWJBS7xmdht1P5lcuvpWoPcyVR8
t1Fz6r8XvLP3VNYva8jICMCk8GpwKEUG71ntTi47tPRQz7dXIBTZNbVKk5t7aIhRQtszlB7aAd6W
kTvzBh9y2CK32l+pQv9UuhCZcsftYjvh8EoAcKd+Q+IASLhKfV8pW/NyVZ99fs7Q6fvxina0uHUu
gzbc6ScYCLeqmVigJMsdTOYKwu+bRLc9HF4D4OpW/ohpNb5o0bYjCa59Ri5bhSR9MA/Upaazu0M/
zGjmn95TcNUrvKv15Aab2J8DyyW3Q2UxieNV31u8zwSllYaRHeyodRepeckQsWxlHRY6PtzwB0/W
G6I0mx7YGNMVBADV5xEQH0kh/fU/YKssYQD5iU4Ar83OUYpXorL5ZtLvu3PCKP2ZMDeT19Wiz5ul
Y/VawA8/Yf6NtnOpwX/9aQU4N68DYs6cajVwqKfxMDeZ2c4t/VjMCPfVT+2zgI7MzlcfVHG4QUkk
QEDgUGhvU2TFgw0xFC2mN69DJRc6KQobvzJPolYN3WN4VkRyHUQIro1B1uJ3C0Hh+Iz8IK/gHRMQ
rTEmTatQyqtInS8uFhI2RbMydHN5wLVKoL+RKdKxqLKVx0KFawTKWlY+0DhSr6qsGOxoBQMUjh1i
ySZUUZc9pDr8hzpjQj7gATrX1hZhmHiZJs1ttxv1UQYBu9xnVYpHZRnHRU2d2zqcMmkY48Uhhgrv
7rZ6Do1w4SGLVCEdfCGky0ey1PeBZhOG8DPJlL/Gk9CzG7b1QZrzKT1W4Q/e8RyR3Zt4hEiwX/1a
Is2Z7J4PHTZrMKfhmT2q82pMOb+MpBcN2/xnCKmWqJDsEOY4jEL2u0KmSQPDu6KOYeTJ4FBZ/hkf
z1B7velxQD3EBn2IUUQ4krUyvrNuTABNZGT5P9O7zGJGDTaDk5ITsik9jshcvZfLMUcradKPtFJe
QBAD5lvHNp6ub3pxUVDQj6y+KaHGYjlrMe9wVwKhPIlz8+I4uUKKa7RU/ay5gY9cM7L41bCFgfDH
gqni9tu45U95+jfJSdaduGtDfVVUuhSrjwes9MDjeAxvikgNE6yW3E/RTYint3CNIeHYBw9Ke5ww
A0wmN3EyFa9TUJ+VcCnMHMAkipm3LeqVLHLJpZWeSb42x0+u2pmtvjv0EHfzNGOAetx5KGvuoTYI
F7dGp0HdwKtgeyS5qRpFXlaZ7JXmyxcG/wk+kR0eqgOUoKi4mwrae14+SvOaDuk1pJjV4Jw0N2s2
VuDPfD+kRn4SOc7H65sGBU5MXs9wD64ur73Ni/zOJeaykcs4+LHoz1VU2bXon3hVCSUxia0oQGLl
dBt2GW2SPrN8Nafjnp6RTlEPdmwA5XCJz5j45DXSfwCs8uGbu8WqWl/OM4Dhpod1WUEaKw81fc1S
73/8fQvb0n12Cb4bNMCJxmxPWLXPTFyRaGhxWvFXzFsYdBYHRGCUjuOhadHsXV0FfqnW8dWAy8jA
3AhWHSZS7CGV3NMTGeBKP8ey3jT8K9ox6bscyFmoHyyBaIauBblZCq3onSWWD+iOXKJyOWR4ekkt
V7bqR6yfXSiUgjnAzDDQs76XrRaQZfeqLza9IkBLTKbmllTIUlYGGsg5z2MgcYotdCsW8JWBYs0H
4mOifsTiP5BiANKJ+JqP+oY7qJCnD328+yVaZTkjIU+Uzk7TQUTCTVD4I3SbI3+8Al56jUGBtnr6
TmnSjudRPYxgcB68fdAtgpEyGHIVGMHKgezf/RUqE0B3yQRGcVUh+vkx1/B7DfEan1sWgZQIqBhK
D9Lqwq6mhrLilHak6khbc5vSVD/vuBikje+3TIMOKGaV6xPQcFkW99bmZTl3o8veO7Pjb2YhGlpK
a3tQiGpgPDNtH3xqZbdzXcX50oCjbW1TQRTrdo8Wop/RDfuP428UheMHD1568NERLllFvjSkxqKY
eU2fEV8nubpS9UI3cc8ozpF5shHlm2rfWmWQzYZATlLIxd15f3ghx35pfeLci7Vf/GT9P8BbhTd7
QWSD4Hjcb/G7oiqC59chSw3+Bh1f0DDkGhxA0dsslk5B6QCARir4IhQblohPQwxVUsUP3AMufKym
rwGBS8hg2mwwvEeypOJKMciXAzA16HLDbJKy+acj8jF6MH8ijZ96x2K/3tjXbHqmWmHXmVC376Q0
ClsP5W47nNkkOaHEvBguaXWLu4nDbAjtLIh8pHszbsw/VT1xiz89qL02eAPjokY18nRcuBRx/OHj
Uy0EjdAyARkIEE9NKMs6U+gBFDzfcnFvlGBpOkj7xX5r41aXWnl35iTl1XZfPmVtGYS+KiS6h+2j
7hkGrl6n2hntjoe4IP0biFKePe5VrRkrDTfnjvekQ1j55/UBwo4zuzkLfAB47p3Cwj5T3EMDCo2Q
PqoZ1V6fxwNaXb0eSAXuXV1GrKvH55DO1t0B9XaOkBXZzCqfA5yL8Yl+tiH1xrglhzY+EhB9hOnG
yLKAVWof5HG2OcQB8vHaJrRcX8vWrIORMRQNdnlNeMWvcyxHlZj7ZZTFO/O7A4WyZbrNTykcwVZA
4i9nF5xHKSYBxS+TzcvG4ffXHo7L/+l47DE4udDQVaZprQth0F5IXxcHMxRfAx9cSZyI3kDvhz4/
9A13ZG976wOYIknfNQ4WTNA7nXQ1exhHiBLb52KE07IeR7LRrE6CHDuoaCPaOZ3uRnMkpuh4nkq4
jpLHne+BX4PWO9gL3y/kDloy6SbdW9gKZRJRQOY8e3i/iiPLX+tt4uOxR5s1hIlih2419ChVxdnK
Eh+8k94K5RIrAykwj1WembumglYl+/oQ3yQJtfaVgUcrRkbbv79jvKTu9e0v1Fke/EOvSFtJvYMw
FpcBawfM6BcvzVbqv2oA6EwpMF16+CAeyHebTyVT4NxjGhBuZXI2oiEIg9sitYGLDo2m7IRN8Vfv
QGLbSBJBnewIP5GhEwch8Ua5ttZcGe70wdykeI/+yHrx/VYcOZrQwSLPQNZB0aANt55yFF4eODfR
m5j2/NRMLUF+iVoWLzMEgudmwf+0/fZ51rlH59NC/jAXhlK5PtlzqJvk3w3SXsiW6SfJ8hde3U2/
bA2GKD3ZhjxcLRDNxez28EhPcNg2JOSfZ80LR2xgzyyvvFpq9tXkx/Tr0qyXJ48Dw2Mv8eC5d5zc
MAcBicqNzXmn3FPKhfiqwMFe0Nb5ixkgxk5EOoyn81TpaC0eR7rwap8dS4BzZ8NguzZW9vYXs1c/
jQsS4KrbcUYssZlE/flvXns2ErUqplRYtyZUW9BaNXGNHJSKiRqQ2hnBOkntkJdl3RWGbbLel0Kk
y6ZiV0leoCM9Wg8rIuH3/xAadHk9u5nRz8Ni12BeZv072tmdNJ2Ww5ZH1RN2AXLKrZSvPMTTjW0D
1XPGRP3uS60tSu9FnqxTluZhQPQHobsZttGOwia86TWZVk8Ip9r3YkLrp6781eLxmgxmDqDhwCYg
KfO1PTHx5Bt6Yct9N6cIe/jqELHBx+DxtTRqim2w3epanGwuiq8A8Ug+ROZUPBxee5/+A+SMU/qR
v6MUHbwLJ7pEKPQ55TEvVfrBT6PE4INzewqXehY0P6Lg4krhSOrCbNEyBtv3Z7WF1VCkKU03iTMA
PcrGJTJb79toG+J83603ossBJs94e06ikfxyZtHc4JGd3tS4fD9F5wi6QAbka9Fs8YUq3Qx9cTXz
0f7Fxa3vMWtEYuCukzLZYzVZVTMLk5VR6BBt1yMGCde+z9oFN6hQYeMHWnWCVV/Ye0Nk6fWKO39e
W92FvyKwtoVAmsywjrYJHO4TO1zUM8OxD6eMAL+Gnmdljpwzumq+WdSwvOUjcFL7b6y5z50Ik3YJ
8PBCylkQSs8f4riuRTwe49rmO7/U2/QcgKeKnRfIP5LZOjEKpITvQAe9IHeR2rJQdZnMEj1VTDRW
qJEgE39uSPiL0qFBAAZMn5wE9a3QCFQFUMTCq97bKYcisqDKuEbJYAtwYzOlEahj+2IinBW/B7Cx
e6LCrEUxp+1pZCx2Nsf9GpzL7bpKXmIZlmfpX2+vZmnWutfKebBnyau7jz3fqbolqkPRkub/cqvp
mEpLuGBzBHCWhvpE6nKEovzsG30zxB94N+zWeta42nd7g1Im6JMgTl2F0wOXLCh97u9qs72KdZRf
O5u+cEso++Rq9mjJXVVNIjO+k6GjPGLwIwmB44BW+Z0hUj9K9LBeloL0mAv+N2NAIPkCxKwro+ki
Fvx4TUAZUuuJEASbtY8HRE8aoZFEnrYCdWJwI/Im/QaDWkvGPB0fVQxDBD+ybx4HxTTjueUekosk
Ppov4HCf9c/v4UYTvUlnqx205Kv9h9XoONPvnMrmqnSEo9hz/yXSOoFLGn4nyWVrA7WfkSNPi/D2
K3m3z6MI5RHMX8Ch4NnbnLndvfZNNSo7928hmwgX/gOubgM9MpJDHFc1g5JEcfjpA8+5KXrQsr4n
v8u5J3s3Z+gCKQbPtEv+C1HB059vwxZti5AMRL6l4mpIXe4FjgBkjXNATFTg9Yb7qWh6tkQ4m+FA
q/xuhCesZPblhw2LC9VDL86Taf5Q5tyws5UTs2h9talXFc/UruqGmtJu4mZjRquJLipCoOEPejAw
NHnQsN6DIfrT24uK66iW4S4Y/V+8eB18cSNj4+8OiLmu/61aVWhGfUcmB03YxJt1fMhipCKsqtp4
12S2xB+zXnt7fnLKSBSESHJkKbX6Irfw9XOfebkUS6Aer89ixC3EHUVXSfe71GJpCyas0lZS21yt
DmXViQDHAvgMiy2bEj1E7uVyV7C0NT5ZgPBA8mLjay164OOioeIMLO/iayl3/4otZ9mZNpqL7PZQ
ZofoMb9a1zRgFD84q6SBy2S30w0IvgEmm3NYFEwrWSLXTpp05nNdcZWZh5oEMDy1KuapxjdknTEO
Pb5V/1h7JMiYCuQ4WKcm44S8qlQILr6ITDQoqnlom3nGGGcsexEJNK2Gupl378DeLohZpFcszMmj
mVlcFSkKq26BHRUMtIniVU+aLIni9/6Pfj4hR39y79xgmPpHQ+lJcrHWdGnQ7YVWL3027nfJQj+i
u8Kkm6a/z/nlUmAJ1kZrahjcjvlIaWcXpCpgn5GLVZ+gZ7oHxEzdnmRuDPwkn+9cCZTrgpHBJZTk
qonemroDd0H8p39rKO6jkOFRwY2vxzr/wuV65ulDQiU+FwA4BGkB0zpNxKzCYW8dnQF0/li9eRPJ
4LMRvtHJ0JHiJXgVEUANXSRDv+8BFCkWGpbrEW2+0Wd19fA8AX97dCzukyBG2ReMs6wX4RJPc+FZ
qrIavLsTAU1tj+5WV5LCJEVUTJYrIOncwZEWSjYZ5n2VY1TWt9BEdwsmTEIP51pXAxhvBFJOnPtm
z6zwE/SjzUwLvDZGtLXd2bB48tHcbjrBmWyEqwIZnct0kNJkrWVA2yWRQFVA/fp5fSavoFHqP0NK
DSTlUrtzwHjEC+dB+H9lYBFCqgR4iKRsRT1K68U6VrJjzAi650cKVg0gkbK3fe/FHOaoMVDokhKD
abv7y8Ylc6QwMwogq2uAo92va7uotEf3QeE9zF+EdnpNkxnwV+E4KarsHWqjliJzrtz5Lbx3www0
+hM8EWxGN9gkmazHA7riy6s4JBS60WC/C0quG/8hvu62Z0Kc37uPH3CHV8IWzR2F8LJcDh7C2UNB
gq4Trw2gB381bWhx7lycTEcYUoYdd6rVkHYmPXoAT+Gb+p76QSf+uBQuymR19vfzuzCMsEtFcTnH
J5xy7Yfv0GBp8JEJD4CBP6QKXvlWrxRyxDn8pU8Nqv4RvePUtKtZfAFliAl+gqiUFYjjL1lTYnIO
tgzGJ8RitmT16VTxESNAhhJ1MDjHJqXROK6wgrmU98Rvw67bQtYAWk+dxd/rEsCrFINIAkGlACI4
gQOLaqo1kL+AhfO1Ct5mQL/R3rIKrehOsdVhvRmFMq4NA+tpB/6dz3k7ZyJnD8oweYO3O0tNfJqM
QQL8iCR8fLpBHr2ZPA8fxZnQxxXXumzs0MR7vn9i0hzF9qV5psmZnErDwi4FkB7myXTCjEDgFL8C
uM3lQ90hlVEcw+7GSa/0cuVy/jPPYtUnTid6PO6H/GARhIqJ6x0ui5TUtn4282uxK+Z6n/YkbGRn
cqeeiMUy9kRmL6hOprrXSGiZgEb6m/pNrAaNmGWM0pADJFNNrGdhVAWyUBWhAt2UNCMl0gYwtNq+
YBcdIcXQ/KovzJIn1R8Hg0c9CD6JfqtptagB/y+AufNyPp8Ae5mgI3MDkMzwTHT6LJRH4QBjGw/2
cQs4YAZ1iIsy1AFm7tgxEA6OcHvECEKmXghuvm4oZFUlDzS7FAVlmhZDBfIwsbL3g0jNcEBUPe58
Gbx7abyEYJL9VmAZruIpP9Yl1gKp2mwTquNgRjnt3JU19zFFkRds3yWdvxHsEU9MxAyMW3vrjg/X
iUVpEL/sLyAq7ok8l4tH4jVHsuJ/4vt7hNL8yUFC+vxvCflex21CyFdd2a42J5/yvRTjVJTi8r6o
2pcHzYxFDhwERMG8pnT+GrXDn3OuCYBMiLdVhKU2b+YY7tqTQVN4Pu9yHxUqFSpvd67HfZJH8Oqd
B6mmIciP6iiViztGxdhjkw5cqW3dna85EtA6tezXczQvdoQ3RODptu5D+h/9DLFrVwXOqL8M/4y+
0aeQPF/1x+aE0CTgAvdfWfwDWP3BlpyRm5O+rXoQzGC2UEke/uCSJwXi2HRaOM/FfIQiWUV842du
5mbDmMilI30itddKccX5WPKSQqiQiq9I1nENPk27HS02yvxdtlhtJJSvLhnNCYL358fF84WiqQ0x
f2RwpV2kr567ZT6i32aAHwecEqdjdplVecQlg5yVkOar6F00Zhw/42MW6oxA2YsCdN7pBJ1czwRe
FawW6sq8OoqcHSpXtD2X+1/ow1v9VMv3+PpyLq1hwMbAjIlitZImmif0rGLdRGesLeaFhFlo7se5
N6pgtNzD0ycbwjszGJAHAmpUu2hRiT9bGe2MYnKFnb8w1ryE8lmfmP2q+xBiuhCWnt7XHgqqVcHP
5EiOyJDTr13DMSRkF0yeZIIsgl3ZRqh1Z4/avSTzrP/9QCTbQ/hVNc6n5UBXREubYzIb3+1Fdx02
pGgb5Wsp200s2YdRq7C2hGGChc4IFtouu2CxFENTD8MT6dCGxEAx08IswqwvDF+UQOnY4wlrOTiU
P7dugFNcemntYTVCwNIZZGWkd+Z6aHVjCt3Nr8BkqyT67TFwa0SSVGtMzqOAbeMaY1Cro4sZlem/
bsCB4sgpYpRzdBuS5wP55JBg5X0Ug3/H0PAuVVRu1yzr15WidTSQGzRzkcX64kpYEHwgkW1sm3Ki
RaqAmS89ssB0IgRLHPe5xmxgciRfeO9+qoOraFKI0v8kfUG0UD2CwS649UqFlHAje/UTHECqNEDO
aVcQyaVELJ42sUAoKb6iJK1vMm9QXLrKjdXmsm33BAD4OCbNqyS8xrSdGHABYKRE1qTr1aGmFiRI
080BTzETUNLoJIAVp01WjDo/UYpZlFZJ0mNn0MQ7CLHqXU44r0X4pzX+1QRxIORM2Zb2Q2bF+5Gd
LasA0JGm/N2XeSsAZFA7QNBAT/EP+mMuXdYhxlqmJZYNskTntnj0ShIgcO5Gt1EBw79b+l6lIMz0
Gox3LxywSf+gcbAQat4IV5S8+5owCjMyQbn8aILULXOohtjhgirsm4+CYWEnTCbsINVx3fswS06Y
lpU72S6NtWxyEiXN8C5tVbXL2qr9EtVdKBABQz7TD3dzetHAASC+F5P/f15SasoWMVnUupG0BWla
zqG1XywJ5sVKvrSbnA+G4bfmjF+eFlYga9RxSfn3rr3tvyJgqcDCDDMd1eLJXMPqA1ysg0QBrIoh
9Cm8QYx1NNRAHnpOhzp1N8oxEFaPgHF1V1L6wtC3nebD/dobsTcSPJmHdU0NeiHF1lk5azmNx8Sp
J0sFMNXTyrWFcYDTfE6Vca7J3JLPTodYpjV6TFd8kIpPzzq4K3QOZEGIASN04H4J/hM43oqu/i2c
fz9ogamFg85xyusXC1BBQ1DstMSi2UUb9uHJ9QYYBd/DReNuhjPUSkrMeWtfPqp4ck4pG6mlWYiS
xMvXS0cjX3+qaeqJ3JG2oHgBWkYGqqHX3kcTaA35jv30MkwFKK3bPLfmcgYrymt1GdGGyiDpd1xP
HoGdtD94/LaTiCPfUKk+v7Eb63OAQFvgXfzC1YFuUgObEAdBFRyV422P6r/3nSuYwia5JJ5q50Ow
UqN3r4I60JNdoIv9BSqrussPhLfsMuNzQtkaO/ScV+t/Y5LMtVxB7TWrirI2LvpfDbt8ygF7swUw
KUVsRYcnFiPj7zQHRYKA50yGGPDx9/GME7D4O6thxRIzAn1HIS9hG67M9LV+G+EV4v5L06q7IR8G
qd9zYmS6XUOt+3x9duozw7Agu3W+41f0hvYpUHQfqhgJxtt56YrYrF+Uq/VkkIKDG/l5Y9Pe8mrT
XGjXbn2NxZJaP8kEz1u0BjwKFalyM/il4eO3qazZpVJD+UjKxO5VNFulUPw/l61XaHYEibosVa0u
Jya2zupGtm7g2Sk0OIV0G/DdgCRaJKT16uayk5zooNqA8SsWwNObn+/Yq7RoebJjnSEH2XPDdsP3
HIfKwumWh0MprpX2h7+q/+ewFPEgn5reUinhDCyX+YCZZRcYQfRKU4wCHhCVB/FRhyDyc/KdE95P
FM9f2tEoGpCNQyLgc8tu0pBZ8ajeUsNAG4aBM/xCSHrnUuMDivr6qcTfBhn8NYd5/P8kyOYBVjXo
U6C0CqjlR4oTHC4hm8FyljvdsKYd3hV9/vAbcp9fqht/7MWPdF45gJ8OzlGkWVBJs86fS406iSUs
2WGT6Jj+V3nPqFI8SuH1MpiuKhY0E/jSjPDKLbSKvmgXMzQIrUKiPEtyCpJ+POMRLyKYzP5kOquO
dFg8F9rkIvOh8QWruArq/s4m2HD9ZdoNKBtHYvwl2ZCFm9Tbzkl7rfbR1YNQN9cVEuzvIL/PxBvC
BR3UL6IWgMZP+Som+30wJHKZDTPZPJi/e7MP+Kz8C/mjmEAqfEUoxyGWmEFKMVppTTNzV8+Cl9fO
UxGxeqafs+X+H7SH+BHh2TlarfixvtElfSV82V1R/tqo6UmA8Eocvon8oRZIaUHvlhEWhN+hhMfA
+0sor6dMejzVrzdMvaBvvwHW1jw80+Um5RJwSeaRLF5qSqa7z2o3pPE+B1nDmR6XJ7at2mbJnTZq
Bj/HuJT406k8kot6qoDVdzWNJQ8sghbav5EvcTp30mtkLcp/55Rfqn6+lag+r4pb3eLzDGSHdMsP
unVabCy2V3d0yD+1jjn6lX/Ans5N98VoXR253xpVkt1pz/Goq+mEywaJ8ZZsHiVun643PCuM8ok+
q7gu+YnG6oq3oqO2OjmvzPDo4wfW98Vn/OlI//43H9+7hVOMplvI3NyXYdSika4K9bBVxT0g9h1B
2wdFsHhSA+DWnADO9JGNqgUiTnJJ4pylX0baY6aCH5DS+PT65RHP6/FNLAnFS4WcoSP1Oj809JXw
pMb/zF7VCLt3TO0VraRgYItWVYKvIMsTCouPtrYquFbNnFOqQokMd/raJZu8Jbly5GS54NxlyJjs
l91GtQpRUwIfOWkOx7In5OElDno+TDtUPqfLJ9lo/me4FY5Bol2qPWoTnCRPCZWrlr0kUz49Mwso
jiMf+NSMzxmsmhl/3zUjcs/dtQyCIoOu2K7X4WM4lWoMzzLtvEdsCYzTv/lqAgZoO3e7pK8AgXfI
mginpSZ3NIrbQzYtWtrBkYXkJyESHW8aypV4lktRKiZeBRdYxtvr1VL096RnN6/enu5Dk2vqzYmP
DXIzUoAJBzeDT/nzmw/VMSXIcZyEsKsS53ckiyuK4V9p76di8eI/4OaQQhBoybcONYFLsswMKhrb
cbHarCNDz5KHASbvrBkpr+DwqYq2ZGP33uR6GIODXc4eoaGPPBFWxkzYN2qKYyk8wA5gk9moMDIA
V2rrpMXtWFvYtgUmBCnb95LTnAP7TkH6ZDKFaKwYWLHgSKmL83rhTML7gbu0Lu4y7qBSom7tkoeD
KpAGRSjltrnNiSFACH6oIVl1BC+ka3+ibdiMVKpFV1vvRonQL2w652E3dQ9xxnFCaRBYolcVY73f
1H41IFpj1bAgGLRAiEsBaZDfU8tAH42N5JXpcVHvC9X2FDD0vP1ye2kIWK4o9Mpo3eXEpxdp1vFp
yX9LqPhVqLVc9O8eDKZLgERvq7cOXOxEG8LJXu/3VVM5qzSU94dttJc2Pz9LmXSnkXqAyVLE7ncq
TCfHf1Oxi+jaTQz6k9Mjgl8xoqjQKO4V83lL90L19rRzRj96gqzWBR/hBJoOmUe80ta5tGDZTb2j
4pAzZxGFJhbO6z0ZkCDSYGYVOLcoH8HppFsFpRdLsE0PczOErfqIr43Xl1W1ztcpTeVdldVrQkUj
FWSHnz1ZEedm+ZwMLPogpcQkaJs56GOUZrZxJ5syD21UO801MncX6KDwbNjSdOmjGUIUD8mSSFRD
ROPbA9RlP65pwgI8qLmdBMBTkr5IpEDH3iTrnoVc23Y7ym4IGLirIgwYbc13b2F1wsQZR2zd052k
g9NNRC17ztEzaCPUGZ/pdFB522kOa8vMYZ7x/GeKxBHLMl5bC5n7lUXtmbo1SDptsFle1ljULpGr
m4j4acSaWn3OEH7oE5+wUeKEpkwe0HW2n8DQjXggNRMQ81Z9dd5cY50b0LSWrYZjKl/0Ei4NwtEh
O/ze1UUFi258HqxyHSPQdqV3+UMTQa929PXF4XCCvCL8wAKLfBTY2v0sVJkYYzuFqyKfeRFZnTJF
OAV3S4TckCbE9yJ448HflQAeaYTdCFYtXQ/bVZpN59/F0NcJ2aw6eF9NJ3ggX+i44pQyXby8qE16
8cdIqWA7RnHPqJNmhcPrHNgv4XRpG+zDc0oQZTMh9zBzlxbL16QI/imTeR1Vu3jhKTWyE8ywau6l
nzhPT2EdfWToWxu6hu1nrbhKreFJWJrW8eEzdVJfDGaE1RyA4kZ8EeBwLGSChvQmzcHFp4zZijdB
Qgj5OzQFZeT0QnWJItdp0ch3y5xmH8zt1lDG6GttWsPw3/bfTTN31QJZhNRzkPIoRsd2UDuEpJUd
Ol4H4VCoSU2wou+hqvz6IuA5SSfCz8LvZ7uudfWZ0GBknfMopTt9rl4lJbYoimWa6nOcJ9WeFoh1
0Y+X/o0Cks2yhsLw1xO6vGf1nQcMjy0T4U4WZbbbqE2mFuBJ4OKko/8bNl2Q3ktMvDoXlJi9pLro
x0mAirvTlAH3GrF09ktc+N2DL/6Efead8XICINMiYV8a1rJo6ywpNoVIbxT2Xo9MLidCd0zov2Do
A9APqoE3nhsMTHwflB28gNLkCkwSxIOUf5LADjwZHjQej0LS2Z9kUobW0kOq2cfD3OBtLAw5DG+H
85i+YI7+jNGLerotNDU0RNrX7hDtTgOQzjdlClKCueLo6bjX0Z6fzhev3AM/p03nRk+69DT9jPfR
/ZRofDl3wIjViXzUNNvGhKyHR9CSBmTbjWNabL8YNuYaGYS11xuBv7CWJ3EAZ5wzf++W3w9N5Ye3
EZ7hw9Z0mgVFhP8HvL5Lp6Y6LxS+rfFJfF5JV5T3OZqTvA0FnI1QojYEXpazeEgC/pnQ0HvmxwGQ
DTdHzYADs0+YHiDt0bAtdtA7c9tvvTOlcSoccgyCcrC7VqRIwcPx0SYF4KUZs9x4Y7pAwtkLIvrb
rDpBVTMWPYYzBwxeZfCM75cab3cNevbkRXThl/lcCaKAX4yZAHxWHFQ/xDofLJ57MOOdMAzomY8n
fkGuq3W1IJcthh5x0GKxhrZtE5cCO59ZbUrNf1b0HJq30lWWPCrEuYqqcINlsDOIx3l7+BJiQKfO
7r/b/vVQj26NG6VbHPBGklXXxHbtCagrAk30ViC6zHdqKkIjnqnhzgw8wmq+SacUEjcHJTLM/xd5
JFpXFaLbbY59gLfFIXidGUB++gpgPzERaTNZ0oW2phSaREHc6Ktew8DpcC+Ww+c6TTp8EXuduZda
z2D4hjOpFE9sTM/jEtCPMvdsDgLbjJfbOhYqwW+8dlVyPSSmMdmJRzpSM/VNB9UyE/yg63VcbzNM
D0tuYa/595A1ZivygrRFpO+8uYBpmePiJm6DNR6Q58BkONcjsKrV6c7rIOdW2XMeIFVGsej4g8Y2
oaJo7lEXOYraz+rmR492WXsEfcUb5893L1EDRwYIUePq+5zpjidV9eBHB9cIiNj+zWsSL6WgK0oe
ylSvQGdg0t6tA977W6Q7hPCk39wdaS8IxMMAkT4Q9JHs+Azj165dnhqskA5u1SS7BMOgjrpLz/WF
L5KvpxbwV0JnooEl0fmZsncOjO5XwyQBwPtuPD2G+2+TkY84+yHcB2ulQuaaEGHZs4I5bxWxuDLV
9oRJhpMk9GOcQBAuhfWxKBij+g7hfMD7R61iQE/kd0GQ9fH+Uw9WkpoWamL089HVVplyz9P+A2Fb
3InO/sReCWYTcZwQsUkxaX2hZsF9CMwd7bgdiFOZhvokPdTAdJNBlhJvsNYpCRSCIzNomrVeCII0
HO8+JkEYFh2K8MyXb6HuZRjYNpGbGQ8NBOtAEZ4eYVthWrI6qaeBlqmYUbo4wcct8kIHepUbEqNJ
7ywRGLWpyBPGhw2tKP3XMggQq7m/1/bAwnbT+FnzTSly6wrhi/OKmjuhEeTG2yfbX28aLaOxf2yE
i4UTe5JZKUntJc9a3LRdyVee494oyVWo7c7nDuBJFlFPNVMDA8rpkcTPauinmfLX/5t5o2A+vjtq
tciPJggu92V71C7b0fDOi8sPam4+PZ3yfqxim/peQiVr7nw7JNHCvsCzUZTk84nH643E5N8qNkZy
0O4qy3S3guAnqkuoasw+U0RY/uQNZMA86jvzbq65+z5ZKh2pb/+zFPvHKjf8n376KvVM89cyNzRX
GnSIILzKH6thz2AktQXPr3k5amrus2Gwhju1VAueAXL52MzmXJwJPKcaYf6xypqIVVb8OYPKZmWi
NkKjNXGr/gVh2Us36x7/4tvL2RsikBNfdePO+uadyc899TQ6en+7muJBQaa2w137FWXz6RGzRrWF
wkmIS1YnEm/wZOWxWuKqfsmBpFVjXM1pKH7m8rN+OREhrn1AqtR0oJosOUV3BAd4zEsiFmucLRYx
7S79WM0FJGS4VTY2dmoi7zgvyStDTe5TMylWbrwnkCJmidxNIK9l3vW0am8HQ9oBmVNbkBAXvrV8
jczCmoobYxzA9ER7Uow8r0pZG1MKPMuaPk9dZSsK8+ek9cdoEDl7P8KJriEaI8W/LJys8iTKWO9Y
ZRS60cABqwn+JG/CPMSOyeVvJQ0GMQsQWXr1MdGG/8yzv6nMAWOVTmMcpzN5lWK1HJ8zOR75uglx
knYlDOSrupPOCBuQOz2IKHHXnycXeGehd3z9OhiHCRhKy+egR8SNZ3IB7+VNCcjtKDQ9JDAS4a7a
rNJCziBeEWauGj7O48APQ2KvNZ7EwcsxGOsYfGYcx+pnA22aPWOYbphz+ffgW2fAjf73ktR0gxdf
i/lkfv5aw7+kuHWSi2MuwJyTev/fhByNuGKEvu3o0D4FypyJOUpUGX4E22tH+7j8vHVylUb+uy0A
D+ORY3HTH64oy3ARlq3CbiK+MbbEuwY2tAR6cYte4aTMfIidWPszXaeHg6g9lB5ye+Nk2RIXUmkV
qqgaivbnHxfFXMn0fXD+3FI/vk1yukX54n9F76Lsu9LVF2EFziEHYodf4odzApsMEfPas08SHpNt
uyYSZ9GvRbqX5LQR4rERyg3uoB4i8eus3FMPw6q/1tyreHqQVi7ETgsIx6TrV1ZtkEs8x+YsVbyB
EsVAmoGpkvuiSf+AD2WBIeDh9JU1RkeGYX8r40QMt+eI4CvSBzK9ZK01zRdYFNe8LzbsXeXTadzm
nC8V8cBpebKC4vnNmI29eiKE3iESumVD0VZwiyyPkVzAMHJNhuzWI8FCslMEpdbiQb1ng6+3nmu8
+MEZe82mD3rFKISfvVXhs5NhJKM11hIT+KI76yLT14LQ3SJg7emWng2ROyLaWL18gohldTKET5j5
CTjF0ZestrmJx2hf7beZis2aIg7w6tpPdJML7KJ7tmkKGu91gDleieqzbk+2wnTxOIRPElhydS3L
I8h7Z2y7BnzvDH/tvtoYU6pRH1bxDy7B2AKi6pECWB5AFVwXT4qtJVBGek7gMtnIQGLvv0OvyREG
OPRwhbqcsWAp0YhVuyzU3k7oU6MTMUFgj2zaU7IQbPq+n5qceWvGKnke6eIw36863rZhxNcE/Uht
g64oSzu1CH6VBVP97a6301aC0TLPQ6HiAhx2/w+1BIGwUbjTdHJJGBHFtGmxy0KVNfb+X2Tm4fvp
sb1oT4zRpdF0PqUmyUx+G8hKtrn/9RUK4vPekcdlXCcFNIEaftEh1qGnbS+5/JobVhokdvijybmj
jKiaP6mYzI7Tf7cubvuspi1vavPaRzA2EoUJXfPszbg5hArSs9r2YjurUc+dh2lyUbH9MxnRMEfX
tKJ6p2yzwrZEPkU7+TSjAZ+bQPyQlo0aokWGRYSw+63A/Tbz92b80vhjddqkhuIFtq3CLbowZvZr
Fl/E4TdiygHHOxCVphtvN0Yaw7MzuAUm+uJ9tj5z8+H6/qRTO3Zl9iHWDkoKaaoiYaD4DvtScqiu
SajA5m6SkGyV14kJhYxPnKxpXsJncVGDnut5wArR+ENtTnP49dsVJgFhBHTVwD8IgGWEjsg7UO5l
TbhRIBrpBYfAcC+v+h2nFXoFzQThMECjCF00G84yz0QFbfPtLB26MXfkH/Ik1/Z8Yv5jmNvxqcL5
NEkWr5Nx97nEKlTmUd9lBhxk9xzMzw5sCQakxZgV0M5ZS/ue/IDT0cdT95EJSpxf1lIaTz95lunB
7qOu0AQauyCUkDpbQv1wnxjM1MQUZXe3MolMth/+K5ifOo7gKVVw43cMAXSUxiv8NKocJib/lvSP
LVyNDpvHyUr34n7OTHYpFxDZ5sO8gPupO5qVClgDZqSVEvoA+UKqocOYWiKy5JJVFw1ZHeOHik2M
NPhCrpBLeA41REvRDYG0QEbKf327VaKzPzIhfpdIN5Gmx4QAWQtMk/jiqXQVapmNcMZMxM8gcMPl
o6JlEO/N5TKWTpMklF4f1obvBnp1c0M0rUXdMAcjGQCZe2vXwjryrtJ9spZ3t+QCHr6oVj5laZNi
6dHA4GfRYZ5P0a+AMS2upgS/Da8bFiWwv47ZGoQXEe4NQx6GFh8nYuqKAnGCVz8wH/A/fAEi0qLR
uZDw6SfTsRVIIciausM7HGlWLE/TK24YxCZvTeqbdQZYZRi3v+mdjkTl3GItrLajsuclW2z67DUX
sJjnP3DR4ACcbZYgmAhDwWmTSrgbPVB/aBBjxird3HwptCq0pfWXXJV8IFiCZqXmzE7aVQkf7W12
PMeHp0egHA1usAk9dKklWaeqzUO/8jdPwJ+PFYfKU3uNFH9W1LmtkwrTxi+ltjzPRwT6vjqYc11N
Nz6FmjSSE5UU2vvnaLfvc5MblubRwaMecXPrLyXAO7bKE53revdaqZ35U1Bzb2aQn4Nebuu711i9
aJLSkwrDXghHsm69rAIU3C+s501Co67t698acq0wahX+mIauEpUAEM7j/S+YV7x5fzVWv8nymfnL
qa9bOT7u8BfODl4HozG7mIkmH+qSQ+T228ABMt04B+GoMLcyhCpsAIKV8scmBwLB6LMDKbyT5yja
RVxzduF6tvLGlaplxLO8aV2WuG+H7pH3icretXjr/gMjEFkP07u5tUJRXBawpQDhxzbr8wFUo47o
GKUecMGFj5MLBoPBv6SfZNdggK7p1ctv4FkSP3+Oj2kBZP55W1antZWBqAaAQhgd0OERcVwSOebt
/hyDDF9je+Tz7Ir9hCUeMIv9d5VjTIKTD3qnSIPvgRvyZAaqRZ19Gk+0Qjru5QpqJ6YTNtmrvi9T
PHTyvj6nalBC9nXlsc79sv1XDiGFK4NyqDhK6Q/J5WdF/b0K5wI6tOuz6RVOe4CcsSinzRiH/PHv
OcbEkqc1tteH4VcEsFjr6PtqM7Jc5nbN5z1ReKDc0a0fBmP5plWeCIMpZm51b6yE05IcCINRS8yl
hirRcjrbXD5SOx9Irx/8RRZlkMnLTWfbgTH1bYbkzQXMtP0d6nnPzBO/Ab3ixLruAkdQ2/j1h28d
cv39lXUltrtnZVkv7Py1D4jEOu2OkDgayhQlZydcg1Bmg0AadIwSA5zsaCPW/quAVuJFDB7qCRlW
eXtOSh1junWwVxbC3t6dp7D+6xlBJK6CkB1V6kPUAiMa8K4/TK5aUWtjoP01Di4+oD9CsH5gqcyW
mjLadGbnD5wjbU+p3Tz0UYbhRhQ9F5JizVSFS8G4fL2ZSZ6ONFalsVqbeCcfKRbb6YdHBkFJCkAs
qpPFjM2KvjTX8SgAO7l4+a9IPshvgyXPzdJJo/oMFjh9a2tVVqa1gkIruMfn+VrbBR8LrGSjMsLM
yBoPX9foF/owBNX/PPUFBXxppVthzuf9uHtXTRf6Cfz2ScEiBKCH04YcO9F/0HUYVTklAy/IfWsO
XLAFCBwx2CXveGCw5PpOrZrREAX5lAVG5Cex85tGM1BSdHTPKi030EGWa0ZCiHr7k4/0RLgokjYO
J6aExjLhkxvck9nRyzrjSl5Ein6Ei924YD9YXRZQe/MjAc7d7R7GsSTVL1HW1nZt7avvXNwLCJuP
TTLGLZ2MTSdOgH6CBg0YGLvtYIaakdVfIsYK/sztU7WQZ5pv+fDFlO2vJCfO7lA2UaiJPerDX+wx
zxoojgVTrC371MOyHbop/CGVsvJpdyz2AjyIK/G5/3iZTNMu/lOtAhA9XKKCvzku4Uto37a3lFjn
1Sjo4dNIpzmVL1R6HRgVfgHvpkfyGWvNL4lmmuy4ZNQKetgT2Lbb+Q3bBli0KDDiB4Y+fgfokReC
fLod2Vti16jETJHHXgPS/FxrwOy0ENZFnxBFg7aukqDS53Vs+n78BVah9LFSauQe3N0fo+thJ6J0
l7qFq6vHipw5ONofU+TexY6miq70yld4reBifRoFqRR5npSX+i9Xht446hN04JYCVGsrPi6g/a1Z
xmvmBAZcE23TDlVyf2pbsT1BJ/zTmEn+RET6d4ZCLmLon+SkEmFOqsokUTAlQQZnGaDes8WcH94V
ZavVyE4c+tYNFqnhbkaCUcaJsqOGMCmvLWeb2LqL2ZlYsD/imJR079vC7gJkvYV4KvRl5phBRDbq
XkXWbH3Kuva0a4oP+zy1SIffvd5n5HQsIodkFPtYxSxsEUbw8/C+5rETIANwtsGaFQP3EDNYysGe
mJDE66y+aLsYwnc3b3xGNefYZ/rDSe4pFmhWUJ2Vf3JOhJNzLDwrXBJtHExibPPDW/l3z1gOtyhX
GGO8zbb0IJ7aT1IBVYOk77E0kasGPxBpRvHvrUQnBJwCmOct6ks8wCbs7wmGB+YO1QQ7Zx18QOP4
Bv38m9sRYHyCqq4mvTxqbOg9ub0kKxsJ1sJYVRgZHKJT/cwN45cWWeSCApbCibGCdDkPPeC6qVf9
6jcdcFNdAHXnT9TyRpyn7g7En7TEoXwzLpblYvN9BD8wWFMc5lubWE2a6T0UHcIfKdnwfFpizBM8
YQeThImoYNFkRQa8tGi0GO0E96ukseQItHfxnPfVTYzNl7lwCkw3yro8AibCoMC6QzaAd+WNCjPd
2FlfkvRcAQEyr/m59sr2vzFIhMXdIbBqoLLsksi8i4QN1+MwqxTx3Fhih12gVW/53ef+bNlD/aOb
Qb5/w7ScAmcil4vjmShp5WyHdYxiDGYRgRE2Uzi29Tgxks4XPJ0NtLjONo0WiXAFM3z4lU3cihQG
PUcaVyt59wUjaDy94rF8vtj/5YQjj+GLGg1CO+rnzFIWCpsLASIWY/x5Gv/WLklwf4rbGlfhWmyj
vTqd4SU1ER/62UKDwfeSOUGoijItBxa0oHXDNaz5j4QaNih37IV9iwX1gf7rLIMsIn8/wj/CK2qA
y0OjiwjDjAvWdgkbzAsAiBzFUAJ/yvQw75sP4cMjZz/y4BWPwYm4CEkv+2RD8mgFzsxHzcHDDTjS
UCXX/BhS4CaeTtIMmi6pLRABUVn7VqHLFQd38SaFk5Pj8lzSyuWBGMVdtbTSzTkwuc2YERJ4YKx+
M6RGPzZNqZ8J3N3JM+EOQW/ovhmk9vXyRytYYfUfq2gvOTezxoBzXES2wReuJ7goJ6G8S4avAvfn
UEbAJtjKnaiG04CBrfh+NxDeHzvBzH2eFle8eMiA7d8B3yECCOp85BbWYTYp/EKqsOWXJ+ruFbob
6MHKVNCesOkT9jvJJai5gznQcfWB54QptQ8o8CShjTd+qdx9wGBvFubG6D5QZO3mu8PGmEvethU3
1cUHsFev9gUuYOWsMalBn8tvs8Mh1DDMmEjfiIHgJ0pbklj8iqcoz1kbmD9kZnWlN6yQ3mhCufhB
1A5ErEsiGtpq6dnOd7twr8Q4B55fFoxVgODDYxFzdCtsfoGT9FicRr6Crbtqzqqu4Nze/b9Q10EU
zaFdbeL8RzGfVkxqh3gx4HQdJTrYJg6tFlWspNlURlvhC/IOjNHglDipsOj3c4A2irFM/dVLzUqV
tuVoYmWQMlm4aMXJi3oOtLFvy2Ztfu3XeaLrkMbLgpd+dwudxMNMlPRtEdgN0E8AR8Gz7sJm0hFO
jh/35NYb+7f39+nEONGdOAAzYPispSaw8A610C+jsVtVO2uD4cH2CZ6f0pPU8Rb52eB2ALpDMm2N
c+VoRJ85CbwcS1l5q25wi6e0w//+lok40VI0Ucj/4YlzYJa0cLva2ZVfkobN7lwPw63mDJDQrBcA
0xI5j17o9GHYyw0SJWp+9SkaZrM3DqwWw+BRwd0JmUVdVVxH11W/y4VoLfF8HsE276eN3SDboGfj
PIQI5bdbgHdyLW+PgwdK6S7fCcvpcZvHl4C19WRdb9Rdq1UO4nf6EJBsF8kyycyZs+SzOX7MjFR3
4JTbdYO9bRxSLb9teoleKzcSJJfEXCxF8HaxhyOvWEWVaLIXotZL/Ib8y9EI0GRGWMdwJHqMzZZx
ar998KZXMRmH+39cJ+dhEliOc9VuQb3GGPmUGeDemAp6VZXXOlZPYBJLmIAlR88nCGm/x3S/ya1p
wsgbSob7zF14w/67okK6GnJpdKMZl7UG9Eb/g46F1bBxEWbmGJSeqqU5qskKWE2mu8GhddL+yVGq
88pDYuaWRyyVfpeYh7LhaVfKx4W48Py5uR/KwFcMM2Emia4e2KeM3Zahk588meqAquvw/bRp00da
UeiFKAGxTCrQ+55JAXf6y5BEvH3U17vsuaOxzxntDSRmG/9/xnhMR8rdR8QcF6bc0JKkeUPcG5cz
O8ZaVIXjE781NKutyI89S4DZTRW/oFhHdZzFwQw+TC3W1ouQtAR13PyZJDWDh4yoZt4ciLXjVFrP
9k62fVp6ciXzcWLBZS25uwbykU6knx/4C6dqMaL5NBjo4NirOaIQwikBcn2lCaWtW7QYBDKaAiik
I0WqGNTeVU9bGMW0uKp6lIUOTzvWFPZ4PrhsnLNXgkXRxUfE0Q2llmDq/E/NCnbscZ3DzmuO+Q9K
Kdf0oZU1T+Fhj/OHWF14noODA1uGPcSMvhpfbdTnvn/AkEq+DCLnWdeLJ5SPrCvGk3Q5iD68RI6c
MkWI4n7Yxz6afWj2cYgEU7xBeOqoeMivL3j9sMwdiJzdpmtJxnihLizTWwXibIsIdkgj53U8Jp8p
7w5SN8/7lhOkHPoDhYNvvtA1ZA4QyUcxNCBkQKmOtfkWwsfJWESCjcp8+bfgqhYi+WvuiASUSCJN
OvBfyolnhpWj0W8CSSrgwcBVcCQl/sAkWdRU2ygaRlk07T/FRheGWrW1zS9l3Kh4VIoZ/t3SK+ok
PNgzhlLlKlxyZIJj2pGLWJe0TAEY/jPMihrAB7ItpYj+4Ac3WBtRErPlGzn6IP4RNA7ZlnG+aSur
HLclBqahwgEYL3YMZ21qBS6g5vI2a9Y53mhlpAUy0aBxDpsFDM1NVKn3MucuIh4OJNRdE7ygy1NZ
q1AMbfvplj5TWwkOEyD6WOYy7Pyl/k6Yl9iVd4lH3K2AaKCJ+6J2oow5pDJ0FyUqNTJXA4jY2kt+
lFApeU5iyynmBVUIBxw3yiq7FlonT9sRpElIat8HxS1DD4bvAeS7Zz/mmoB05pHjDR/dTlfOoLrp
tbFqhNy7oeMJRX2b9tGXIBs+CG2qdDqJbzXv559QWYx2sVD6FM77HFcLG7tWwsjMLUCWjavkc2sB
b78VNvO1AspaM2F98yqrxQI8EobEsaqToZ2R8ZVehLH/tXpumTcGfYfBtwOQAMoqa3DT5Pju+Zfx
rAWadrmLOVundYQA1WxtwVGDn5z4Qxw15AQpSImQuFyQd8LHEI7Rfvxx6TAQw90S/4G1/K8Eusbl
CKWQvDrT8M0uzPkNiHPBboJ5Fc5zadd+OBXvebr21jW3IWKQHHa3E4mE8O241WAsubROvBs82bbd
oovuDNvZcYlE9UcgEyrnw5pXjtkfxm/ZYVXIcD+WwD9dw5YXHjgLquVqRhUZUq7Ogw73vxENq/Wa
1zL7c4TXsk5A2fWCJP+84VER+kDUK4hxmMVyctbM6irjr6+O6ZhNIji3ePxMzZOIBfDn9Q0LzRQw
UXcwrgKFbvxiHUe/oqwJlYuqiJuM3IlY2ZMfTb/7MCspgzlOtkhcXn+fGr9E2qzH05XfVzaIp9TN
dS5kV8cy3ec015vAQrHw9YpO2R7QpLs886a93BLxbiG/A1gcX2i3KzSKGLL/iMXOC9bRscx43TH4
3aXOV+MPgPr8jPqXOyvsFfqwjLwfjlMLm4mzVxoHxDP4TZq66HnfCvWcfFifc/JzqdqCmRZgpBvX
zu3MTrN8tLo1TXj6R989XBR1Vt+hQPgyDDSfxi7kD+Jwg5xn48mdplbxC6+eV2305/2sWNcVUhPw
KoEbPjsbBI6LaIyw41t1Dfib+HpNHITMgKMgDJsscReXPX62tfrdJOYAEE4m5+RUwE5FWnrap3W+
gI/9dh4GV/ZqEMahbBTzeHAecm/s3QwRsWAS9oxeIQzQzRDU2ldLqM/y9vdxoKNMsOoFr16zoj73
HPzGqXscKOXDkNIDZMHsC/ziy+qOXy+BFO1+qbFM85IOBtao9pliKOgC0g5MkmF1YT75d4ZaKKL/
bRtHezpUp6BQ6k2VOHyBrNPScbv5Pylc3EpBaP5HXby6/znGh8gzILNBgKjI/Hkh6PTrBufsWSaR
aTEG2pk2dIiTRy7wiYhaiG3+Ccy7y+NC3Bybb3Wn4N4zrw80zWWjkeOWxiuNHQfJDsM9p4Q3MvKl
SeS/rtSVZqtpK2Bdjn+VGvJy5R/l9cwwjurHDOMeznxAeujkY8uvkQBPT3sgOnhRu25AGqS3G01j
F7mlJP+27rUMdaPtQODuZ6E+EQtbBKucIWx8WjPtFyWmEn/fQiAP6qDKgUb4zqvhF8SKq/nfA4tl
TB63r1rKLgYsrAoj/DaZE2M8bIL72p5oHGTD7NctMU5vf2z+Lke0EQr1gHEvdtvApjwSGsRCZRBg
+B8uQtBbW8NO7QaHPrJn/EkSlq5gUmGpNwXFr63SN/ax5I9dHvqAV7lfqqvMtWeMNPV8U4a8iW/S
HWGY2tj39ju23AMTmQfDRvVs0hMReeLnPrwa9KYn7P5VeaoQ1YjbLUS/e7ouZbyPJc7jJxjixomc
3JmUF+Br/dmPA9xxldBHnyRZzYul+5pyV2Ydr8I7VXY0NhaEM5Uifphef2ijZ/toe69IUVhbX407
BO/R47zBLMdLbtYbZEjBynEq73svsVFTJBH4FfanlzydmUjjWQeixKjLngwrzUt9qgpz844Oi4Jg
Dp6pkhWhFC/x5UDPCNFpMPn6+NwsZIw8Tz0m5vawsmHgAF6IUETLX3M8hBCzyBjw9YAryt6OGZhb
2lir2+cqucagEYDfTsGj8Um50JcBHvuP+glJH2GQS5q9JYpr0x/PNXTFPEVAy8KXuBY6vHMF6Z5x
VdkrUNOJc6TV3I9U/53wen6YwiabHL5tmdtMNqlZCaj2HbbXtnJqokq6/Yoo0lcWUjjtAxlusl9b
DShg6mt+7a1eEbdJzjYWHnoQX0SXypuAZgGy2O5sGYWusLW/ilMpKkTm4o2akClIlTQkfQY7U71o
MlFVLTtuJ2TXGgLqM3FVbuv4zR7uP3mmceM6A35PoeREnYltjvynDm+hIDv2JrIT9O2n49I/TUk8
NjeXllLb7d3oV5hJ2aye+us/3q50MjHA7j1s2RgAbItocyEUxcY11JeYv0UmOXarTd8YaEiLZ6lJ
H/dAQqji5aE37d0RUV+V+yQI7Mv0OhYcSVmORMw6i3tQRsOR3sEPLRgDTZGS8he8u16Gd6V2h/mg
BrOZH9qD2QGaDOGithBiBb94YDYFPcBSaTtXzdpdWpa3MUxvXsuvcHAGfCfW6NxtIZqH/GtKOIYP
uJoKr8Nin4u0pfU/nirwSNc4/bDnG50fJAnjo350tUw4MfmgIA/9A5rySniA4OpcsdDLUVPrz1YT
8hpP4S19lBs3pMQk7BK2Vr7CwlVJ2HShomMQjsyB47e8XErv7z+knfH+mlvHgQJA/Dlzjp/I+SfC
nF1rZuIa9AgKqnMGYBPvrxRn6eA9cQgvCsuaS7oG342VptqRGPHjnI8ZbZZQ2PfV08rICLKAarY9
qcBSmoxJm57mLjAX6Vm5S428rVYuo+Pqs518fdjT/QcmOpaeh6YB/n6BkDsCtCndSwdyymjh0Fhk
bZoz8qQRhUwIpIMvRP2QBKFqT0oW0Vjv9vluQ94JlLYYlxhAMYGPE27YBZh3dyYF0IhWEjNq8okW
GyKEklYwsvgJseyX2lfkn6CzscQkXqk9F1125yoe6xYhm3X6BKFx4OzVx8OyUd/CVFkK00cb3f8V
QDkqOO4HMeJ1g+uUi1Z07dM/20ngpSMDp6i4ZBupgNQ8ARWVIggakHWdmN+IKSggBL7UiFaMwUOo
5MZkM3m3PRamW+hN3j+VO0UpwJ90g3F8TzhmzQRUxQuJ2Vc9C7PUUR5wN1r4lPUg/3Vdshy6cd/L
0ABpeRWbiDGlt4FVWYAvpCSAwoOguEchkY3aw8GHBAgt5DeVXrm3bgH7fjfhF00gtgjhSLVPPLTx
qWZp5ye4h1WHeF3O4uW8dOydEdMGQ/3Urr54uxszKCXnviJcQeRUJlCPF7Qcf0UsEn2Cq/AnPgUd
pwxRfvjmPWacaRZdyhDxZxBR4ezyOfsGyFz21Pl05+taLGI1R/YAsizvBAQvADlPOtst4MtZL3CM
HDIqcOgDpGIqEkevuSzq1HUcR5gTbi6x9nKQ6Hp71hMEmDoEQaoqzNj4tDJQ1nSBCmE4QtiX1Oxb
K9c8r326JznU88voE71opY4Cri4RuUca6blQYR/jluh7asuvMR+5a2oHRg1/3737MpAT8DsXoYlz
b27Wrfr8lm+qjYMDebEqTiT0TU88CEPKeLOEIqQ9dnYVaw4mjfPYwZDLy1UzUWGpKd4l75XUsNLu
bTspccLlU7xWWfBKHWylyUSJVB+c1yYM0u6jgfmCTHWvWgWhPUruJmHMYASW4i7G7EkFhac6ORnP
itMmdOXJNXmaO9Ad8mJRJ0ax0Kxc3Cxvg0Yi857AzL0wJYULHEnUsSJ+GJzgo1g431FjSX2b+x/s
WpYDamUJcbUsd90nHFU+09Zckin6Jt4KmH7pTPA/kjYgUTaQb8ThA+69QxfMbRDQaRb7lVLjbMYM
lK2TPH/gcpZY9qI1blm+vEOkvDdFvprNAO4IN3B/Jh/KvLLeKkGTdmArJWo80hOW1HVewuUiSCvo
g6jokOAJAc1HsIwK5UAbaqSik90d8bqtyVi+AZM2D7rKlcTi7Mhk7tZqR/Uwc8xwF65l/8S67wFM
KQopP0hRwIvbaHNd+YEz6ozeAzSk+k18rBRR6+viA6bVXpYrcFGIqXtpvx0u7TRWDPfs5gl/Ca0R
K+eEGXXT5ifJEDl1RZaDxkg5SAi9LcQ/b+DVvgfQuPRu7gvNKjF7zuNIiDdWSHMgCbHbxMnI3Bgb
0GkN+66G2TZDiXA48aqXZlsJtfdPlFQw2IYLsTZ8OG5X1RNB3z0zkNGQViPHSJmCKUYcSchXuvlq
9lcRlOQIQccvD4FR7JHla00Xhem8dQ1d5T4NHJiIj0/eHVWnmcG7hMHMb99OUeeVRKLsh9F2v5NX
8DZslaiM6oH9CELydM3GRe+gXJeIJWWpblwDKEHtnBTCMrpWxisBzPXZaBi+3XXf6X/UThgCsPJx
ivpyAfZ1vUT+OI/XggMJdveQ/zsJWOJ5mdMbYb2VRJUPEVcGKlC2a3sErHgZh5dHLNUJSpKDHTEj
XuYgBdxFmwFzLZyC7UXCmfuh0TQ+U42YBpAEiD7jezD6IuMDMoSN+aBErZ9MYOxH4tPBV3dQ7Jf0
pfq/R9jfl04rMynvqjXb1jS2MLRiQTbnNA2J007lUoYAoMETiLEOb+PF/WzYhqd9XhuUxJquwEVn
Hm9poGqzUHEPvOZjARU118KWkrsgOQxjdJ9ej4+Um25tcAQhDRveMoLo+GHz/T/6u1htbfk0U4cf
8RQNP7NTK+CHfSO8vYjH06QYXoQMWuWPSsNnfGTA6nRsAfd6L2pGXqir+sNv/bLtHQ9dPVTl3Qqm
YaOAZFIVFxuv5/dKxCMB87al6a9tAvk5pfklufEo0c0f7m4VSgim2abPn5YyBhDnG768UieG01VR
TVdKKEaEh41bqZUzexqnNudaGwhkUYt8esfsmm78uUaKjBsEu9kZzWG12628MuK5N7TcWR8yV4ky
iUGE6RJdISXwDt4TQAhwosEQfg5+gVqo8w7qaNvtaRsOlr6DJKcknlAOu6MWX9BvELGHV0I7P+X4
fXfOF4olVhlsT1EPHOSZZnuT7nDkUedWhgjpHjWoU5a1gMawgLgVnwTOTzGNIODg9l32muCs2HFg
mxC+/7ItSzwONtOViy1KzTFNgnODanD8S/wcSmo9TumlqrlXlp+GspD2nDz2GT2FZk3SxXCaw2Fj
IhUYj/OKd5w7tCWk0I+WwNrFlZYGUqmLq84esMDokK1IdPxk3JFIgDVtIuJ8ROGSLYg05nkqYqkG
J7+m9E0mv8/9xgu4ocQCnDiHBaKt5890/uYvdybdObSR2LMzvvgHYMi+lGlTqAdJw5FvDnEJvSHD
l/q4pl/Itdgfs8kP6AK8EDGYgCg42xLNGCflXZOGUPJ6bDpEKhTKjRzk7iEaz5JVgHifyw3VZAI5
sXDNZK8kVmSFUadKlHJb/BjQ/2hpQd4IkPIn7GGP+HNJf622OQcSM3aTuG+5JehvYuvDSxuWvM3R
NKMqlzvwbZjELdVdLi5+HUJl6J0QU8XPulRsYYt6kk09fVy1/iJsjoNzrt9M3ZZrVStLdnxAucc0
VTuFlWwaofcexYuxzl/qvdFhIsRqqePEcPCmUOa1sBP3U508kXLQdXEJrWszr4PFsutbIDbMh8ec
H2QUEY6hpRCHiZt902E8QjGQo+eozdbnEiv8iHy7HFwgcuu3ZoRHnNcB6zPq439JvchLrAk761Me
Auz8sUDxEFMjNq5Fba3MiQyKxZyQt6MZsoAeIZgLdCDDelVPumWE0WaP62uTpFHVjjlv6zAlECED
B/OmnBIsWzfR/SNXC23zavHvn9fT0M6TKX/5M9IVhZCloSgpdE9D6TZ9gkCNRTQlm69pOvmzUH9M
iw2g2sGhP+wJIB+Bzv623wCSa4iqOj/kcWNPVhy2yDRUbfyoUZz5B5LXe8VRV/ebDOJ/ydX2u2jy
O/CdCyoCqnzxDl5VV+Je5FnnWSPNPQ1gWb4mNKT2PhbSjHfJEjT1m7tGHGfNlE+1QJYZ2Fdg1ys+
+1SfWp6ax+WP5q/MrVvVdg7uFjYSY5CbzCJlsSfxrltpc0C/0T7g9ed3RxSncGTwOxPxI6Yc8wmR
MUi9gZr3GuaofLK2Kl5rHdXN9prhXnlYODAm6RdLLHSq9dGTi4WdV+5SHksSH5ex2+zSWroRJQbZ
2MynMlU9NlFeSVCHjOROIG4r72dprOBg40Jp5j3Cag+dUR0+y2tTT5fb0EW22HOajIEdsnAue60G
NGMllpxNEUa5S8C9vhhfj5NYAY6fVWRXRPxA0OrRiE9l74uCeArsUNpjUcA2OECzstecdu2oXyhP
BkLBdTKvkCbbFGu+e4NEqzZvdHR6emRHm58wme6vT5wHGWipxEaboTCa/VB17IsX19cWUf8I20f9
ZcOgXRZOeup/hmcxI8h7NDhPi+YTGeJaZ6HrpaFSiWNJTkNDH3LjVEl725cgISfjnPfdF65MljNR
+jOvZtjM5ci7u0U6jHa4gjBNZXUu3sh1dPMsXH+sXPQkhNmiiFHprR+7riWiUkw839yrvoEl4Qsb
XHrcrKK05RDI9OFjYY54k3QV8UJtgscVE7b+fflUXdlnUthaohen2VS84IJ8mfrXi1ZBlFtmfnUg
2U15KOgiOPneptpuaGOYsVxFyFfiVy0XOvJQtHue3nMRyQwrnftS66BNVn5LG9jZ74wFkgAXcD4m
uRJ7H8Szs8HjBp8lmkVe+5CU50TFohqt5Y76+Pgpk9rWmDYWEeLJB/mrwtFIVUwnQK2Rc3Vwt/7O
jVXcx2j4j0KHRdx2IcVgKp1nMCbgrK+q/UEOtQvYvru8uJ2GpaIQHeyV9F6SwIvUTKl/W1N2++8k
CpEiJKYnLNPrdRI7iAogPdc/W8ekY8DMjbgTVb6Q+UWnDCj6KoY/hVAaXVwLiJ6T6pJmIUUQlBOh
vSBUsTb9k7/5coPsmcqIscYnjee+PPsuHDYF6Gj0OJ9CTvikXmBbzcLYB3RSRRUzVUXMUqgtZyrk
qb+1iZ3bWJiWHsFf/HJCNDdgU2f07k5hCWLZQ2oW1ExIZyWWFjQa/m1mg/C0KP/TTeGThEnPZXh7
5AQx60BQi8msXy+cvRQ2r84Ry3mzNgM90AHOYxIvt/zscKdeMm+jMi/akoC7e5JPkGRCxZZxGw7Z
aGTpVEMJseiBb7yQ8gk3SGiCmei2YSiJJmViQJBZivpJodx0tIE1u3d2c0XVALRyPMl8nCvzN5va
4AgopY/sSKNHHmmxXlT5q6TiafnUrKgQKNaxsxxJ62q/ME2dO2JNL6aeEZshH1v5zhVhiCkb9pZq
NtVzJq+K4iMNV5VCRvl+A9S0lX3Pbm1Fle6+iX3mlLnFuLZEAshPouHZW8JQLai5jufouoZc19Jb
bs6cwrMuWlqkmuFKX3TUNWunPLeLoCTw1mkAezR7CYkfSrh+7c6bNAi9t75WJi18eX31cXCmkSgZ
6Tb2XNWKbJeeOa5kzFpfZ1sBizINpf8Wt/zH9o60bBr5MU+/3/apkMBOlGe0VAd3DD3JSwdxi+j6
7CWiWFzNJr+Kr9tZE9YQqIhKSuQTYEptPZinSssVum0BtpxkohxY4HZDV+Mwh0UtgzRyt+IbCcFJ
G6ItPN6eA+6Em7XuDYZXC1MTH2SImRI/dPXCka2Lw5WRy3xnVpk7wTmg40M3VYw/dBkTTWlCGRoK
TlHgbGLVCG0Lbmajt7pLz1xDe9e44uJalao98NVE9/JfTb8884zSZp8yIoCN/fIsOziewu2XCRBR
AIokOR7UtsemqEdLBrOovVJjfntP+n1D+kYgXSBqDBYkCoWVgohRRzHATpv0D3YR7O0bL0TRZY8A
M95oZBvFTsxvj7hZ0Xw85e0N7Uf6VYnKoLBCqCoua5W+fDGxr1/AefLEeSUG/S076++FKoeM/Icp
S+Jpp1vxBQVbvVF98deNiI04vj5IR6L7Sw4CmH5f6XKqEMA5fuKRwHxFWeY0gRPsxYZvr9gSoOSq
7JpAwjB70S1IE+hTVbgkEBmTw2pha2Xc0uMclTmdZpebw160Ai2Yr0LSVbbMF/tXcXv96TaH1R91
JcvM9FUWw5EM8OK+0ML/Sbb9qWtJ31lofPutMZWGRgQ+rGd9j/sVr70PfMBps27tiE85JSm+u5qm
mnKOruoWFarW1lgFWatErkvRKMhsIxsBIPfcUBmmG52CIo6KSbzuvY2a7S6fApNCewFsDPRFhKTl
pxMMszusgJXfBH7hmpewG+p61jDO7z5ZkIdVmZvG++f8zDpd3gPnjY5avzzVF6PS/2gSGO26cJjK
1tg9d6zU9DQVz4OG8TCxWvaTPWmxRfloDtjvIyXyhKXwcEZsSEyreds2/zxLJn4N1TD2zaAI7dwF
MKx3PiRj1cNz8mlAxIxGmmyLeiQAkOTL1vlZDTVY7WtWM6XafiLL7Jy9E7JbRrYzcAaE9X8QmNYN
0wwoc8WkmYK9DAUEYYfgP7KK4/VPhu+f/Tbe/Bj9RxCUTMlXufjOmyXkL2aaTKqUR8NDAupjIbZ4
TVAgZ6tUpzdqB2thSnP913XKNbhwzmO5c+9iUaIG+Rz7ACngS1zlyKB0t12inGWT038qPlFf8cz+
xAudTukxnhyqoBouNFga2BnLoO9bRQXKXU7he622mdMi1U1z3GiyIKRItg+RulVZvnangA64g6Ir
1WAjId0TSLZehmtwBk5IjGujHAwRMDjrbdJOiCr7RhWnzXm+gWTuJQ5ifkHYDLngJFFEJAX2tmMs
ErJdTtpHhVutqsDa1RUdjCoQsN13SJLvNp8S90rYt260nwJhK/PckjoaNopNYxISH2/3Xwgd0P6K
b4nTSc0D8p90TvCaBJLZ/+2pBxLMOZcR6QANuVSG9cZ/tpc5hQnnD6pbbnDpCZCu7XD+/kt1XRSw
oYAPSsccz5wg6QPY29ZaXCSXqKXlGTODwd3uky6f9jfzWYB3bhLHt39WfZVaE0qehfhxxDG8KCyM
/aOGtjpFuWaEhCYJS6jtHbjoG1YJALyehpRBcNDyAiAltIt5kLa/y3J7u/odeeTiLGn4T6uysU+g
OEFdBsd7Jtar9xT+nGIKo4n1YtIU0mPXlRQWAQlbo+u1r61deovOET9mHuRw6cATD02IQmOrWXAZ
gm2PwprZENnKMJynxcNbUUbNWWKcTQtyO+T4CLuceeBZ4FAQ/2rth3KhVwWDdYgJy8HA78idOpW1
dcJYr3cbCVe+Ke7Hbra0UXmc0rY1rV9As8JEVSlWNztygvj3w1EJmXTUOETN6dX+1uIC8RneFMs4
W+nyr0n3sj+dkcCHQkCrgz2Jqaln0V4Ms17FWRuTF2Nnh+XjBghHS5MQurVlPlcJAuGawNC9Dw3E
QpWg0QSC3xce97ZDLAS6HIshrXHy5Iokn6kaJmVLpDt0I/g+zG1q48tJ6qEBcCRJbh+Z86+QC59T
9sVOwHwTD7RQ9woMon1W6pBWQy1BFCNgSwjGAs9AVHXEjChOVLhu/uIoumPtDKMTEr6f2JOOllkU
sGTeAMRNqE8mKkU95UIlkCvMG2DXOK1mlH0RN1Qw4wgHAPqhXBQc3wZn942QxZNvVKIAleWix+qw
8bx10esW7m2GcsNWQFZ5Upy+LFYo3rvkdGSKX0yOY2LTB2ZFQGPJm7U+t+zXd87UP022AmVojCdq
Tws3f+VrjJqGRKABGtAvlE8KwfHPxC1gOXl8+okB5eRS54gEbL+vtCie1MCHX5hlor4z1+C6GwHN
ADYZ44QSasCAk1RoWO6NFN91SSiKU18gjkwi7KClNaS1ai57r6gUhQuromr45IpetmJWB7ZyaPQj
ueJKc0gZGM/MsKb2XA6wt8d7iO7lGYvmExx216nCr2rC4xYJDNNwNBMFxgYoLBp8js1GYT3GwegQ
cGbpwcOVufplta8o8Nttbl5kfe0HADUCUmNM/iPWtlKYklOf6zihG5yXTq6MNBTZ4WBX+NK3VbcR
KK8TPhuGZisGwcOiaicPhHC7sb43UsXxhklWrp4/El6T2/UVozLKr+QaN4Y73u/8AWiX+qiBlXUh
lIBecks07/VUuzMJPBJ/+KXXEbRjwBTurEZ8hrSxO3Pw3pfXFLsU6u3xKPy3KunV7XHkwoSiYO8O
aZ/RsHP7+IIgQ51yvlB+GHf/d/QVRFhw2rNT9jTUgLO0OFeeoS810v1TolFfDDI1gAgrxWhLYPD4
zOgY9ATxGPv7ZduwXskBN3kaglH+pkpqitLgrjjlrwbXQXn+rXsWPJ9qyGPv5n4nOmMZwg+YUwlk
HSwfVRHrZYVK9k5ptc7L1YD8+IG9IoWmsmAGoP1Kty9cbik9KdX7pOqDXUxiz1xpdZOiEJGvh8IO
mXCzEn8oUsQS/sNKwc9aGKVmnoG2635+rrSj3uemKqKjAeIiM7K6FqwJkkKIXwnZKwMf8mB7v7PI
tna27AAGnk0DLmR31FEyX+z6jJGdrHGEIAAK6t4EM/h4Dnvx/27tzt1WHAI24EARCKLbusLxJInb
cddKc+SZKBODH1zCRbtUeXW2CpvFABHnHWn91PzGCnHfhU0gdDhKW2h2Ek8Ur+I7d1VTovdrgz51
+c2vT27m+mWVzFYlK4OGN7DwOkBOh1qKDR6jsmHyBRWQTRUATUPrDLqneSY+3W2kXG573w4OU3Jf
sFQGpLbrX+up5GsQ4l3qbvmv+qxUeH1DwksRIRrZpK1dHLA0SxBOJ2tF6pt6NPgUECIAN/ONIMSj
FpUzQKctsfua4otHUH9H12hkC50bF21nJZuBtlqz0i4G+t6ME/RKX4hGuuMiHJXxctPLSS24x/65
9JVw+tQtyXIZv+3A7q3yYYcVF5oNfKJuVTCQ/atpmf6Kh4v/wGWY+w1R50VuqFJRp0nzkZmwfMBU
SZk+oQUdrV+0uwTNK95a1R0wctgjngfbK9GCryd8g8jsojU6OJrF/gQcS5zwrSaE+FtSYjG8Ka5O
OQjcv89Nn4N0scqhGkVEMOclySYa7cPZy7sHMfsuNFroo1/+EkfIhX/L8A7cqCF8lVlxNIs2R7Nf
Hpa1Fqw8OcqvdDo1qVsn9GUy0o4p9+4HQ6MYnstXF+h9NCq4WNzZu2Onh8/5RTGAZcpk8qJHTAMm
wFjaNGXP6CdqaHuapRcSaonG/9K4BtpwESOpOU924Lh+aPLJqSeltDnQfEvqoIjOdrJHyBwHD3di
B9oqeUksV3CFgm7COJBs/PZTs35TB8rfhWDdAiRXF9dD5x8wL/DMYHhIoGTjS73626Pe0kVZLgPg
DVjk7eLVdF94WZywEk9AW/7TyM5a2tEQZQMaOH1pmLciXk66pj4hBJVpOF/XoCOOmgZZStOyj3SM
5EUwnwzq3JcLneQaZeG8E3+cYMDp2PHm7lmN1e7WLaMWw70IseuelJdtuEU1nn5qgId/itNorju7
5Ph6l96FcHRmAis0mL/ZJbyeBaE7mmiCLwjL1TToiwWwBLJjlAmL8LHqAKc7HSEtNCOQZJOhckET
JIrZtQj+6osIV9PJUfPva4tWpWxfh1UTmRwL3FkwDSa6bc3fbslNOD+juBBizeDNzc4pDIxykgzt
8TH2jAqj9kdvuzGh7bE4TSkv5CG4P2YNmv4oRu0XVUa4eCWmTikPzc+pxkZtzFaHcnePhbtPU4Kz
HOOz9KDTnnOyDE9zqWal0kb6ZtP9LKYWwTKQzUIsTrWl51T6ZQ7DMZud/mJWTraXInedtyQv86tA
gFlt1++lDuSUGpSr44K8hwBfLsGMnxBnTkIy4z7KQXRKLsrkYKUNH8tYgSkebhQsLdkflkhDzbqV
UJkbZPyMJCsaMx8xzRXvz+zvcKdHNVtuG+bpGelXYhBAwCKJ++E8yYXFafQq0F/YUjJ3e6h3GtK3
T3TjrPpfX4Lhq45FSPcnpmX4nndWteO/7ennw58lM5XApZw4lyfUHYRBvs+Ha9HsQMIVkIl/R7kP
kuZdhnlUkP7/rrf1q8wvDjEDDumcpq5YKzH+0+PQ+YvxtLMDro6evBbGS9h/vUgnmniSIDFCcnrq
nAoJBROEYd3DhpXwsHYTfKjLTpUZTtz0TTFBoOqD+OTf1ecLdNxRqLPhk5VYxBVtbxkysiQ6w2kt
Jp6Kzoha2in5XgNCUtgNmM1Nc7sybuO0BhqI0799nCS5do0/Bu6H0tkdAI/bpOs3TqbtEoFFy0a5
uOjN7WnejtuTiaY82C/wPRfVW4k034IVoxJCIYUdOmPQnmHuHU33QSIXOB2RiT4o0oidwDs7ca6P
1LDbDR7wMR9lvyyfxDbVN7pYK2TLW9V1znPMr3Qm8wMH0vPNsnDXvRznSwPShETL0dgKcoqTq0ic
/tjuhvBIE+jPopBU4LHiP1KHqRvMzXlYzagwas1ouCKb0XxmbFE1Pjm2oZwvIK148xhVWtc4YJse
QFaNnD02BDzVgx4GZWoj/tC0hDIbOj11MmIzh9Kopsws7CR0/Hak5ojPHmyQYx+gaPVFPCe5Dlwi
t1AbZbQWXjortpJVzghdQo6o78fXD2LFBStdiQJzWo5yhi5ERj0/ri1joWN17okIfsP/URB+mTsM
vGSafRuC7V8J2sOIsDwNNGQuOvr3692OSISMfjH3OJq80tOITM3v+KZ4TfEOzhlRRfTxNADzi2aS
wXyU5a7ROcICE7nfcpKJ9l2JHIOeohaVsc3qMu9VoMfAKDHCioovR1+MYFGJjSseHaP1FG4fO0Oo
e0NmeZCoWQbHKBIki4nkjWrK1x3UuIZ+3pauardEYw6PF4mtGCCpZuESPNODG9V2lCZwD3xs9cis
Ps3MCbf6AkGL0Uq8Ria0H1vqZQNoGpHQfPcq0NgJCMAplH+jmfrAte7/H1D7nzPXCpw0zyz45tXT
uzBKsr3If5vlAcQrul0u9awu2TShl/O1Ta2liEWHQR7qLrjoD8PXcTrcnS9Sy2rQPYzbJr7EdzS3
oYVtKyUIldSlgS0xdk3TMuPmckkLa4p2hrQsc5L1vD7jkVEMW6F5yyGdS0W8zuvJSqwowPmNRvyM
gBPZUlPTtB6mR/xmkdtVkYFhxbzjpzSqPgNUrHl7+lBzz4EjDlT4w3eHmiAJ5ehC06lnQaRdDnp9
SMSsZkg9/Ol+pZ1HZRr/N7/IjYA03HeKqv3xFNdZT2fMluWPLg7DzrXslC++mOkWXUOmJGy90EIm
QJZqk9uetjvcLcZhiQ0yfKD2SzZzr0eTMYLL+JxNahLM94J0mAq9H8xZ2OCo5lD/j4XUJkvm6xh/
6DrP5v45LFtxVKs/7TuT+M6vOyNM5inZ2wd+SF0gkIVmMPx9kSop6yS4XitA6LlGcfi/fj+qGuAg
wb3KyIbuITeYsRhY6yu4Scstr/OadvaEMxyNa6WuobSNI9H2UYMWE4eQKDKasFgE3/XGnNVluNxb
cMTtxI8ybEECviAY+pOlPZDXd1sRWhBQgQImnd8TdzKMW58QjhU3LSXkd+UQN7KB85U9HUYWMjX4
AxL0TtPMc6PqQ180v97yCNVzv88wIpl4qxQGF/q74vY+LaiLIayvBjV1YmxvHDaIDR2OXwxVd9zw
1Y3zD7jL+faknIqQbRvAUj3R5pYdKM3QrpcQqCb/Qyo79aKFA51rUf7l82OYbDzhCMwhD1TOzbzd
8WOIl/fP46LH8Qlys3fTXv7so1aD1qgjPPXbev0e9GqifqbNiNJs8D305S9XqClqevXQ1bXiwVVy
GY1oZP8b00U/zXOHCsUBboydcuQsSOFTAkMDKky+s9GK7+ofarySzivt8+lMCPGSceN/aA9WUxkT
rcYScIn+cSzUs9ZouMwp/3NDMGA2aI9ZgVCrXZGCR3/0+NyUU0+NpYJuyUeOLHIqd18arGQwe6Pd
00pK0tnkWccshLaGAsdHqqme6tmZx1xQ+roaPEgg1TTJzsD16S8O9ixcH3+oaxjRUsgFq0pSpkfN
+WeknbT6DrxMCZQYgAuGDObYlY07bTi6L7guCb4Eih77qnv2gZtAoM+v0XzJWEZHlrUal3NxE8z+
CExI9+icXgW46lKoxxVY7U/LE8oICkSNVH1TZxRapWFZPf3YHrl2pJw1cBB5Fk32Gqp1JETlzxrB
hmBbB3HVWuB43zX4WpaMnMebquqGL9pcwH3KYav32EyoLpSR2phMGohTYDoi+Sn5bBGBu/p3Q2Ds
e1/7crlFJVHzzKOF4qn2oXuGHaNJsQTFM/DKxtZihFP6WYyQUVy5ILoEW8gTy99iLjAIW9E7vz3t
W9inTsd/TT0KmaC//oVUDXuvxxwclxWgiLofIyrDmAvQ+zmiAhTNpkaTmMAue8nSG2Md4fl7FYsN
Yt/et6BOfNrSovanDHc8e6lZyIoymEbb5uyW17Fj/HSwwp8tIPviWdQGnuH4nmOo9tE6jMt7sEOF
HBH7cxDXU578fBsaxJWJMBrbKogxvQ3keuiM4q4Os/JxT7LbRNSdxNEGsgAJQUgaV4db2onnizGL
C2VGfFQhPa6oMKknqnTSSQosIy9N7qZTGsitDlE8gJDf+YamZMl3fUKvjYJ4mMG7AyyqmtaJAwVQ
DZMa+8spp1eR/nRLoY9s1GYO1cbJ1BhlOCzvGsEmLO76RXV5c1desVhUwl2HxWoJj2+2y1QYuHiS
OZf3pAwz4K+s+Na/zwI4tHSFhFDLvNfhnliDc+0jxNOrWCjj4qJTSfJd7Xigeg5Pus5/K5Zs+xDT
qnm4hh0j5r9lpKG+GgizRHXUz4yY3cFWacW4vpJ6AFlDKNj7zFkCQLd3mLpdgjdI4DoA61XjFuD7
OypVFwUjuqbbLAQL8L95FF4mewTGjKLZmwc73727Pcc7Q2lts4B67nKUeXC23xtGpGCCjsrve6GS
dKho1h2rSyKkqGQG6r/rYEooYycPdF3S0kuykrxU6xR9pcl0Y0OhynK+cvq9OHqYAAnyBR46Hc+9
H/PQCorLhpy6XLyHOhPNziquy/hH/IRoAEO5aEjrFR4xFmfhhxNs24fSDdnIsoIOPWn7V2EM+cWo
eg1X7D/P21qmWdHzjB5OqNPjo0/vbIxd3PFptXS8uHyeo+jlVvtMkUjkG5yuwOAflpfzJUvCQfOk
fJjSFdWNCTS1nDiuMuU7VdDOzxJBFLPMJFecztg9YF7ae/lMjOPRV00GyBLv69TBD3cFBufvwWLj
Nh62PBtprebJOabFJyx61K87DBx3MXxYfcwh999hST00HXKeZJxvT9zOASvJbV3d7RnFjDOtLYHq
MNPXtaj35rxFvlrRwXC88546AxIAZuA9J2Akf7z64DpLJpd1zIbgqSedgqJdngEBU6p+97iZR4j/
GgVE/LWBO4CTVm94mb2BT8ZMPXZdHfAkxSdSRsAS8RFNOzU5j3g5zaPoVuuFGnIQWA7WraDK2EHt
o9WzafWsxhvi7qDolMYOgkjPRgCheP4GwQ/Uz2C5ADE9SRu6aE2gsv5ht6wPlxXrVxuxIWH8uXoH
xqmR8yHq14EBbEe+NE/pYufMOaAXnTfdAga6dUmLiTto9U5p6XwuHfVxEbKApK/Oc0OMGPtFoVED
zH+r0o5QmX5CV7/eF6MdS7rLmJPIylur/2dB6F3VEZyF5nWS0T9hpBBRpfJvfqFPyYmGduRcgUAB
fjE2isNQ4DoBnQxUBisqFCvdoVMAGRcsRhhSkE2HPZEcWEInpRfiu41jKWpfhA8sBrM62wWpl4lZ
uy7qNoZjReph5HwV/33Yx91lruFyt9zsqcF44JmNrR2CRCLUiWhnWbyRLizERr3XgD5apqCvAtiX
dT/b+VecTHAc1ikmaPEZ0pzKvZKcorr14VBvJUmw5X5vDK1BMKp27cTIqeNOxFaIQMmur2uM+Z3I
9wRir2ChnGEdMQPYy4JQqb7BGUYiGjkGaHq0RtYPmQuFtIyikdhU0rS4T2ryE8f/mP/G4SA40MLt
omvak3OZZSXJakhM9PYcqtiHJlK2phOTMkxLpcThFukh5V7GOmZIgncBIFqzGuChPfHHO/SFck18
kQDW/CO3DdqT0QHz0C54uPrA1MdG8SX/nUN38dOhTgaX45icxaBRmFa0DGK99KycYruGBCnEmEyK
2xn2qFlevOG9ZicVohb4pKPuGlUMweC+Y1fsMJKNUOfLSwgNmvZMYNldOVbeAaqW8HcI+82jR65L
W8Lx1JJfmQKAC73lcUy8Ydrx+B7hNRhpUi9mLyY9XmXCMdPmlVV34qsP8tlZ1QJzFDa0Olio6Lca
67yNTTe8iJXBy4gAfjDNpotmlyQB/oISWsrxPW+HCdz0knFnfLIJG9nqpZbHf+XhIme54lFKC431
z201yQkRUKwyfL9dM3KE0XUfz6g4qP9oCVAjwIX+qIU9Y9h9tNrmgCIpJnOtTt39DvlfWGfJ6GVl
un40KWtUTtfV8R2Wf80hrxHJydmCk1y4lQ4qFp2qKyjTRa/4Es/whrWjIWRVHJ6bCJQueVqAbKe+
IVVi3vqTWVrpL57sfspb6H8kvUrqUMXL++B0/wScSqSjv23RIFriGpzUvQgu/0bI62SQENZCH2l+
YshYYiuDaer9VuEwF4sNlTbiJsj075CQIi55FWFO9zbFhl0gTce/vRTu8tnfwK1W+Y2pTGQqZtb2
xKQKyziryiCOpQ4NY8MFeR4VvweFIOh+nIq1/STC7JHTjbAnFbbNlFR+bYZX6XGNsWcir0z9/kEX
pXvZRAZ0SWuO7AV4S4hg95ZXjNYghugG7mQaw+ussp+P8zMjXidPDQDipfNhgQXZnvc4seiih9kt
8fU/S7yTbVGEFg7nKPNYUHJt7GgkhZ3JuB545+p0lh1j1/ZsfeWk3SpMYi95Ssv/Gw0OnIR80O5K
1nlOl7MPiY+OccCRf74cWxYoqP1tEP29KtOuM5ZVQyErBTxO+wPtaDOdYO8eoY3jZ4wMY6Aa4IRo
Xw4hJ3JXbvguyVkK1BbyEpZwLisU2u63VxiSaAq7kp0EuX9U1G8Mpzy6f/1/s7znUQSxk3p1eMiE
hk1+uj0eq6CQCXXp0vMp5wPdyUNHhqeo9zO56G4xleLgnONnbLX6Py13raXOsxTHiLNyZ6QhuxEQ
RlsBXmQWwdEiPHlDHoZJvSSDCmO6Abi/e/AYcoc1wxwCrNEe6J+1Tsk8SWL2mRgNvt+QaiDjQ0/e
sNr3I20FG1g0+jj4BP6FwS7FoO+mGKEruzcD/mHoMKogWJdl9unFvgFCf8j8wC+V0BIrvE6I6Pdp
pKTmeqReAl5FQB2l9XAY0jyGpt8Iqlr912dojIgMbuJqitDc+yNRBMldWRM6jn2ZucQ1swBgk98U
Z1Q45qsLdDVEpbKgZtPjQVT7ORi2ZREJgxYcj2/sDTrBNU55Z57WVWKv+XVFpjiQcC1eQx8mxJrq
hBS6N217MDNKGQgZKhXjWI8zTB42eFyCm+VNjR+noyfcEHlCxXkQZ+3VFdLlk+MtErcl7slBqqL7
Fp1Q7TrxPijSftSDGk1HT/pmEHdVcxK0F0XYLfgYEpA5glfNqj1FFl+UrBJC90W4Hqi/5tSp22cg
Axg712TvQsGnch1PiDYj5WVo9GUF9NAazdAstmvhkkXlATGe8u5K/FARviyt+rDhl+amqxOdChjF
+hBhGlewz+IOc4cBEzhFgLMBjLBdNkyDVRPA+CfCg0SdSkhcja4+ca3g3bT9o2yh8AXVbl769yKr
SYJp36skm8AsMavbbCwuj2k/W/nQxp/KMbAGEsZ+4kGCkvBXCz/xDibOBcyjS4N/8+B15qCmE4UU
5L4RbCd0QcmvuOq+ou6c6oel+AFRolhpDuHV+hLjKCKf4uPeUNS9LHZb3PeuJV1IXKy7jMfG9xVS
XI29oBIuFJPn4aYc3xqvzw01F38jxK2R2LTl0Q4XD8WWpTkXfygkVclZm9gYSQsQ4CLjIB1DqIbp
LTEp6M82CiKjOXuKDbrLEYkyGzpTjGjKx8P+vBAYKaYxM9LV23G6h9rCn0X1nJ2jrHWMs9np12JZ
PG1XTdM5r30QjiCjkMrbp3Nhf9hUBRpNtWQhzVpG7EFX+j0JQ/gqCj0n11HIzWuLrJjNzM9xnSkA
CFfPKO0A/YRdE6EYKUyhbVe1G6cEsHjzka34nlbtv15ZBrRs5kOL3L73YjkvcjR2QSGIWLgH2yRE
G5SWkFrsFoQX38+8NvD3/bmh7VuNw2o1RA6wvx9u8u0e728bhcYVVxMmXuRoEw/+NPH8BmpCnJJQ
wzmrT7IDwwaSJADlza/WIG/rfCRf0e94DD/X2N+lv0hGsnTpNr9jWZnsz0InmK5/b1t0NPrsVy8B
LGqlkwhzhizq6Yo73TrjBCprSPL/tDcGjru9lmAWiW1Nab+LPnY99ySw3A327d34nnoAmNwc/nW9
J+5fonlFpO1MJNyL/oDIBh2DRZkO37u+PGJpie0LPTqGofWe3jJmlvE1IkQqJF8Q2EP67dsyoNVn
iJZEeIyHxMFZwf+IuCh1hbZjeyag5yOGrTrKp23aTX6gYdN7X/bPICAF5/mDtULQxOr/xo+xfmpi
zt+1h0ufAquq6T5u/RiQOCEIlk3KOzgUmgjdRTeJqWkx1XfHh1kpYfT/vQXDmvxK+lABhhLRnaS2
WkyXbWtD7FUu1LDNJmoBMefKRngFfTqTjda3jCn9iFqZJysZhBCvbkr6VmY5xH9+b9q8qq64FrSf
dijld8C8IoGG5next/jEFeQSYRxQmyRz+3bmKZaoxanz3zfQP3ssYfaNP3pxY6gUMklU5oSoPz0t
qaktLkR38VFxciN0to6JDRrYTnAwXqTESzWmq0TiWiFOPVpHMVYEmy0ipP4P6jx2N7VUp9i1RDBA
Yv0/BPnNiRMygIbq/YxY045iw7iqg3DiDVsSQsWEWrJdfD4aOKgFEfYocdTNheHH1ZVOz8qL/pQn
/GFrO9os40e0NvOHnyr1t5eTrplM6zGcE/QVDpnfxGidbiy10A+kJt+/BZTveJgMovFZynjWnlQZ
/ngRSnohWwUQAcYWOj+LPZOvQfnKpaFx2xFJslKR1k6ATYSJHmBFQZ/MHzzuMPyx+54WsMorkqwM
z4qNrQxtM+MihVlvfDN92wj6XbM+7B3NAyWnEOZH+gKRMNlrCApd5xD+sQ4TTgyP4X+VsndKkce8
k2G85j9zO1+au1y/BvWuwsafgIPhnxJHGjFmqDVotvRUHPXrd7qXevP1hBikF5yUQJ54rtTVds4U
vUDBKqeWUNsxk/jOeZ2HW/KKBnVxr/d2Mb+QDd/0WqbfLC8L7zp6/zJd6qWcmbBmYWYLIFadJxsM
26gNaWneszKvq29IV37q0vuQguLmAEAn+/PcnWu7DDsjK5VipIxNqg9pguuueUnd5dCu8u7QIk/b
HMorJECIB2+ETxCm0WxXKDV/zZ6WMe8OTiPTpiKMhCDSaSxdwmg9u73xHH7q1QdfoAKmZ0R6o6RB
ehLXPCN2MG87EJe0JsD6hh3AiECy2+GnCCawx+Ci/4HJpMOa/thU31fSXqrHRoZqZJtktArqF+rG
32xNqmj7SAVVQ9YsIZWwqyDOgVv1ibrko0B1RjwDOdHhK+THRZve5ggrTLKSWMDh69IbyIgWfV7c
0FXl3Y3PdBuRxsqNASdBV1GecGJVRt78jvYWHmMSgw/kORQoaT4xYgfCZgPHt5Iwsoa3c2DktZVH
Tc4pThhMFXFT5eo3udfyod5bxQwFKrvLsI3VaPy60ymmcTHupqlh/wF/Vme+iqjpY8pX2XMSsEm1
VQ8fTu6Geh+raq6t+F5mJ8lNH5Ec8hzH+Jc8gNI1L3VwG1FkydnUDBwL5HeISLFHVJesIGv0GqX2
c610WezXp4iColzZL+NVi6eMVrmHbC7jfEhYBlDOu3mUrm1vOxaotJ6anSUbJa3PTy7An2HFWGLh
NL3WGO7kLGy+sFWqJJLEQUJ2f0Km0MqAr32eK0KP1Nq0oRDBw67W76GD8QYx5TVGWfBhY2nKPhug
4CLCL8vFflGb0Mz2svJ8XELDUdSkUHuGX/ubDS3QkZJFl81LN3mtPyHtNOAMsdEIIhEOP+HOyySl
IOyY1OMNsrdqqslarbZkYoVdWuROZUN84bUWQwT72k/kmNdxp3seJcF0c8dzYoVU+tXzD89aCzIT
Vrio0LGThv946iC3yGU2vfJjIAaDVm2ixLNhPElr1WrZUkFAE44ecwdTF6EDSkNXlql9224Kjjzg
tkyqwsfECRT5DgVE/VSLPCMHAwvtu1T/reNmNZhR/IklJAKgyBUyqRWabrN0P5ab4K8Sv0ztZYPM
uwosEPGH88Sw3MKWFYwMoXlPaL5/1zPN2kP3m3JhaQeb3WtsLHTOkbMrTa0fcGbLVRPEZfGZcpHN
XpEsiAo0UzbJfDzeRoN6/RbDdrMszJqbMep9JLsvFxSZ+NkKTcAWULaQKosFYceK+ZRTtLmOlGDs
h5x2+HEx8ilquLYlqxbzpu3IwlYt2KK55gS/BAbZMV1Pmsk4IuxI6+G5PdI4E9uE1TAByYhl06nZ
1uB8fI48qJw3shZNIQIS8XvINIPp4dLdAriI3GAdu+BCf+Dp+833eAjYIE+DdiPgcMe1zHnAg59D
Wcc+lczgFFtht2rnwaVgzE64mKpXzYxLpakEN/5JAzA9cEVU3sX78O4i9PdxGr04mePEJce4cmoO
JnzB0QUmRiSDBL37jaI9NjlJEI5O0++wuqBArUWyQLaFigdRxCy+/s0QhtJs/9uEhf5duhFyN4hx
Nd5Lnux7W8TgPw30mrgMw7GDfIz/PvYY10Dype0lInNgVxX1jzfk6VwS04uS/XRDD+L+2Io47z2L
mzHwbyvLQ49W84lAtrqp9hnoUY00F2VgoTsvGoKzKz7HpE+VPZ9U8pWfu8OZR/LWRvm5fIOfJ09d
T4tOAyswhVjdiBbcsWZY/em87nReo/3je1WBqHpTbrYuIPHIShhQdQL84z2QYA9sBfkyEdcW+UDS
wGc40JDtNX/w3NqwwH4YAfNfdIk9tcUsNytm62wHJEAVQo6vdUFr7GI/pUhY2OroZ2lqGVjCpvCA
CitI7rHcz0eSoY3u7RJ718WKIaii7RAUiSK9ulIrI3qBBi5DhQ6pa3wjQaVIZqt0GD3cIKOvQ2eN
PaUWIoCu5mXOvyb0l9cZ/oFnV2Ts4sC7jgHXErCB2+F/GsSXQJk3Q5dREzv//BvlZyA+XKVXRLEO
CP6FCsdzvKdOLamP5AVeVzLaYFyxqsn2zcnCAdzKukQ06bs4xHQ7k5+eA3FddEfSMTfapCJBa1op
c7PzKCWk0OSjl0zeBuANXN4FcCaw5E4iwJXE04wIhGjxkLxahOTShQMdxjLoWsSb3L2izNuLohh8
hHBl4xu24D/r7JokCwuyG8wGgTMTkFmbcuujzmo0MoIT4SSk1qcvHVkrc7InEWvyubhW+1M2mbth
wqf7IS1KJHyqPntngr19ABlpPkrbfptHQKIcaTJ6ctHC780igCrhl/esX/mWNNbd/fZiyd6Gl30q
VShmtz4v7fvRkEyxJ+fG7Kqvs+Em6++ewLSl5rDxAc9IBDqTbHnRATRHQCykple48Uw+0Ke4FnKz
eKYmDpjsOrVgWYTPVRXWKN9kvtVkNDsm5uiM+zjxxlx0mtyoPpSIMTDvEYi7B6VbagdQiYE/vis/
XimjNItwM5LtQRV7t/rHt9YW8VzAZV1amOj5VbPByq8VDJTO+TOSoDLNotw9w9NnX27bzsy3KVkM
rfWW/20/I/jANyfTzOrn1ueEPeWM3B9tHLrzcOlBCmjDIFv9BmvZ6tkIHHuY+nG3ETL34tVkl3Xx
MAD0LF6TFnaz90zWdGm6e+4dKN3YnMDwJfKHskpqzpF4aPsG/i6n8+TvHuhdRGpqhyQqgeuoIuaj
fBO8c5X/k1UKjGY0lzjLc/1Lf8j+/17J54U7KWNP8jX+OJz+hBLf4ZLPVYFC22FwRaisHz3jr0Q5
VxVS2b3tNI6/6/WDtiDv6FHkjD1Eg0rDBSMWgX451BXI+LUxIKJTsle+eUsLIItqLEwHa0k9UW+Q
JebOXPTjFItSiVfu1bTuwwqr0C2vIrjfmTIA43JGPHqK7Kz+THbY6dBViuF+9foX0+ZNviDrS8mJ
edp5f01RnQaRw0dvYVqRadW1SlIJwW4rHxvc7GapThGRgqDci5pMhSAGlVglid/Sj+1Vk7231m0V
JgJmNap5VpoTwZeylY+KZEih5Ttd+aCV0ILBE/HlnQwdUe3fehgNzKxijwrHx9MVvat/0STcmspp
ecArSyHmE7PcE+Cgvydf9b/LWMxBR1Zvum2URHs8LveAkn8kMl6AH0S17PA/MRmvpg7PPd8hs307
z6gUluxrevrZbrfF70Qy9aCDF5kA7WYHsT0RF0MLVsdvH2Ay/BMfBD9IxBXK8wY+6oa3HxIVreEt
y3MUpq+deT33xk/SQueRClJMnmMPkkah/fblH+o+zC323q/tELgAq+UvL5tZvwlGWF/QdCFzVGe7
ZDmyX8K8b1fZJSjE4cH0v2kvdFmgMgoTYP1Q8/mhYQHyDrab1kyQfd/99iZqoqkX28pBD1jlQw2z
4k6Q6z+7XOzZeoR8jIRMmB0YEEeAlGcXlC4eV2ZOSBp0FUKbY4s8HftCob2WcDUXBqb/gnKFdq3g
GfPM6zhXFlRZlugxntjwNoIQDBKfvN9CKmOh90kqhvJe926KrHAdqYeqRmm3D367aVo9UjfxAzwn
OYX70UDUXRb7WySg9XIqKpbOhmCZObzK9tAMvajIc3hSIX3P7enqK4J7t+NM6SgPbdfTkYxAH0+W
bEzuaKKvQXOjuEQeCtd0e06Il8ye7L5Eh09mkJttjXyNUhvw2vROoA5FOe7Uo3BO3bBmg1FxffvV
wcrGUqSOh0D8gYKL6jKC+mPi3SKM3F+GoBkpDZOG/Knsh99dCbOR1tFX2tiJsy9rIW76nrTjitJj
Hkjgx541EpZOXDSC81bx/pODT7qqjzYS3EF0GqtNFPcgbhhHQW6wJE4oa5dcL4O2BA5q3VL4qWpq
cZAoeRRyHD6zurcSCtrnrZaxWhakZ1/VnY15BWrFgpX03IHrP4rfDet1PIIH7nEDogJ7m648ywSm
oPufoT7FqAEnuNXag3JD/iW2hChg4DJ5YBch0f5cIzHDqykp94yDvMzzOnUWydAkyCKCbUryuvfk
09xnbShqQ25Xxv47QQfCGdOXc4r+x7PEbaNTj8E4/+YQGHXZiWKyDHhkRIXSZGtKkjKdmL2JWjR0
KVGCOHpJwS7D6B271ypjYcXTcjqs875/m0LHGer1696xmdx2FHZefVHftRm7s0H6ttXZnQIIMkTh
TdqZVTG0r/4JaUANOWb6hEshBdsXNYZLiTaGi9aAp/Y/1k22QKdvaWPp7ArylMLzo7pFplyGEXtM
BL1N/MnU+NBKmR67NZNguHC7v0SnhpLw/+iMhiiMWXnltxiwdH48ipuhod2YqQX/aXUb+sRbInLw
W4gcOLhA+AvgCaV3a4wVIGX+f2uH4/c4ss33CUI0yo7Y43unXkszA+fkhNqYPwhSvUNFBGa1nBZW
8p18ZIN9g9CdRdwTDPTuCUfTTzAyusCGh/uo1h5KEQX2lxuR3Jvx0mccUeTm/3RmiC8AnudV36iH
08nhBVrPGy9DMWsElOS0rGbsNDqSXR/z8IrnoB3VyJvFPcmgDh5ID7xE5knM5EhxA8svH7sTO/EG
DZM6Pu1v5DYvd1VtmOGbyaQ7+vvXaIgqe3c6RBj+qsfAMrs4MeV9Op+I1IRLJVcMVr1UNzVPvvz9
dNdUE50Fx/wTm2NTVuRqbumOQk7SGVW39pbbFR/vYN8LG716eHMgYDXGj+1d8Uo/G7ht692MIqu4
iUUMhTn1FZDVR80RLnUnmp1/SN+NEuoH2rTuW7VcyvBhWpbuBa0ScSIUdapJkBN9ABpzXbifnYFU
fBlKSocItjWnl2eNPnPQQciISz8ZkD25Ku631LdIgdThYrEXbgS2Xwqjqq2nhRv4QfXD5cYD7TWb
cv9uS9VNtdMdqa4qMB1osWfXmgjVcm0gwfYfvBKuneKdFKnsoMkMkMoCpphTPxJW6gCCVDL1ouA/
iqLVPZcYEMQLMr6BD+t5vocCWNcAJRe5VycEdSZy0PS/ByDdg1sNCtBRZyk+Mw20dJkVwFO1EF+8
XwSJaLy3G48nrU0pFhovr313hK/uj0Pg6jOh74L8APxRT9DSTRZ3/jHcNK2jC1GkLQFLB+qJOeGC
KL2VVBWT3vm3BoBMRLmYQVxJRqBS5b+D5GIsVIis8Ci+WPasuSFW7Ma7MZfNFFqVIZQ4cKvu8siV
dhyryhza0LoDgJanyDm6VBpzcw4NzTsQf7QtLrPdrbXngw6OwkUkC46bJa2W9qkA9XMlRyjwDcje
JpbiZ/zn4T2MJTUVW7R450RVk4kbYlHV2uhkew6uEVXnpes6YgfMZ1yjA4TzVSiVGtCQUMw3Tr2L
gngOo0BBeMIVU2tIfxI5UwY9tBPip0jrj50aXpfLK/ON9LyFHXmhPNx8rOMtMpCqEuJUV80P5Jrs
r90RPEWc3HFCk+UKEv172pv9SmlkCWeZjYyc4f2lBmaa6AdNCVqyA4p877bZmuCbArRpmRLoffPs
10EdHON7QuT3xbSSJOCEUJj8hfovBIjDKt2jNqB//PIaCDJ8IsFlhHDoEZ7PHhp7Hr3dENLZyXiw
HR7fVU5stXzg0grq66e3w2UfFWedV7xp7xC0XuaNhixRYN1qbMfvnHKttQqtffDt5wLFYJNPqND/
d9+wl93uc295H+FgscUnthzDKZtwGkSNSeJa9MSdTJ3cSJX7PceOx6fH9ckImIkOesDmDC5BCNPY
mUwyMq9P5knbvUEvsZQAV/K6bEhGhLOEJGVJiWE5a+s3xpv5fovUxpONWimVv9LzJo+JDLKAVayr
VPYlTAO8xt0vZktx20uGty3omtEhdeKhJaecb07JRx6B9Yexa9d5Sv3ENYWs0CSt/f616j7F3EMF
ZdvbaUjZv3HReNVkNs3QNeKsNdyQSHlochgrpw2PKeJkLCBIDGyQn0paSjFj2XlzmGcSMaM+PGgv
qv8+mLlOcMjujHLZ7eKWKsQphCIzDAklQyRvZl+GQQW+mBy1++De1eEDUzsvROlyCGIJgG0c8Ot/
6vQyo95s87iXsXk3TrBxXqonoAKUJp1+s36DvxPj32HpewgFZ4cfeU5pWc3cWlTg4V4NTn1CAnNF
cIhJAvm/N+KlhOdqD5LngnOt0AyF+PuyYE12dt+AyJlJ1eqCTShV0fO15bo5lpXqUkh7/fR9EPPM
R0hpEjuLz1Xi/hWgwby6m1wX9youdrTg67qcoAbK2SwchUrFTaNYkrH/qPE5m3gD8i7aOgb4mDlZ
4Apa3AkloEmUPFpUAh8FaY0spegUhoCQx5XuB+th8p6Q75wzH1s1J2WTrZe3C0LxEgavm48ahxMW
Y8bS71Y/m+/9pa8NEzZV5Ta8beHfrA66wVR4qlex0qewrkau53ihiV3UMQijm/4XKflrE9TFy5B2
4vNZbOFq8LWiTxDaespzFBUrbDYURkwYf0R/0Z1PHtZYak6nO/qvEAGk4Gj1eE0vJ5vu5lRd8biS
a9ZkNHwJCQfkR7HshDdeOcP9UUH/Xa7WAFLquh8fI69MvexbvDh0cOIKljALLpe6TgnIxPdxEWfx
yq6/AvFIyQhCSat6i591KGRUFyu47+8nQNWXHDoM01LkyEhmBuz7Rfq4qqIHjC8xelWrE83Acnhd
ZQRS+4Dfa7gLv5gP7DGcrD7dDDcsI/QyMRcy3hv8VrZ39mYZmMaNbLA6foyDomJmVW1oJr3ADtMk
cw0nOxRUdQ0gPbkhY/q7cGt99sn2a42rx6TWsUzahEPKsYmYyDIsZyv30/UE388iO0Ae6aavx/cZ
TJYl0NlvUqqKDvbi6kQNmfSnlbyyA56+TwagE7JInEziJr+Cx5rKScol8r//+WzKtp0OetK4qyCe
ztfR/OWdqT/ttfGTWdpc57PAhEKTrWqCJmFAKwIZ+q3PUlSlLWL8sVT2lpey/1CCld6wilzRFawM
FzPbPXqaw2kI0sm06wzqWYPDvm7kQl9TwMk/cr1hefaQNIf3GucUF9CaBHw5N53urdf+KCXNFwZ2
iREjQ7sTjcBWw3QFB2lCbq7RegkVMHWU7nv+L5W3qEVBY1gEZ210Q5wzJQMJ4+BF7LZZAUKT+l9L
+H07pOI0TRcMe8g3eFtqRwFs5hVWcGleVyDEwlBjfORgR/treCwlt51pqH+C4I3w9HwqyPNYe4fu
cId5+g19tE9iIgItY+sUL2kgwPRIStamdHbEUrnDaDTOwMeP4bce5SNGrTgJwZI1vmGV4dE5RrZq
oYEhEEAb8t0pZIfLYF4J9QALTpRVLJ1CmFqG8c3QtM/2cUP7y+GeD9kWQUgejg5w6RhrMjXn8X4F
33YWjQml2/wTzwlZsKRIh9cdmlZ8JhEla4sfgUkjUCYvFtXNXQxZkgJaZ/jE8rQbQ+DkbI0yVsiJ
lCDwj2bHzpxEBRGsd9SgTj7xhft2g+lJmg6ZL3GWrwCoZh8xhmw/+UOZk8alhkGsr4YKQoX2ESO4
CzZS/0aJNOcsHLLqbs3qfE0g2XnVmfmqGzgGfbqjU07sq9V5yJusDY8xM0FvIsTjelF9qB62kgWm
mRqYIe854u6RE9wuhwg32uKaE8tCooI3tYu8j9wlu+rBq/7NEA5EUEyCgvb4bUa9eQ5aIitA/Ge7
HA6uzevBsmi58sclyMOr8gzLxiiKEdJc3u9d3291ebJ/mtYKGFd1JCbaJ11B5Vq6j7WJY7tr8jTN
FbbeKI7+XTxaQKGlG9xt3kt1neBxvMWwg6lU9OjnfejxxgnLHZNeC8Dkt6QlyoRzUZl1O6BhH686
RoV4q7pUOWn/k3A9YgMapAWH/st9G4lFCMXi5RSOCDrAm/+EGkW9bTUQvp3VhEnRGYBx46wZhaLH
GR/J3DfwzdIlWYVCOlawBr9cUmw8Qru3ASsucK6e9jW2YfF/5WZbiQTO5TKZjF4Vx0+4uyNfqoSg
AQ1m5yEbjgqqZGrbSstDwSWuI7c6TSzfXM0N0IFXbtX3md9PsPUPoWZIggRGu8IIdO+9lvjDKlBr
eyZsvPWFf+L0dmzw3D0b+Nj7IdVF9uHRu5dYO0jfDWFBVeQwMB4tE3rXzjP6lNFKKPvzGYBvl5EM
ABUkYSQADf301Phj/ol3gp+MUTp1rmCl/zbDxKROp9Gsvks0BeQ/vsblGsWR4cFswrEb0/f9A4P9
4jf0SDzAW+BKaHyiFV2kIYs1RfyBewFoOBOqITzcsx9hbYn5H4f9TohztqOlVCliUQTPTLwC2Pcy
RUI3gPkBJWHiUWbVZJnuxUn1ngqYgl/6y/LmIWEoM75VTNKCaMzE2AlCzu5DhldN2awJmXuEzQYC
DVWd9yOwOgP7tysuYivLm3iaTscO7nGLarW74l6QtMIBETTmxvjvuQYNV+ud9yqoDmuEjNxM4w8P
Q240+oKhFv7YV7QNDMdqGFT2W0tfrWs+I77HiFDVXKCH8JXnsZfiVchBjROsW+X9x1AvtQdWwX+J
X17UoP1OgstePpyHDpB2mipqOoS/XjmKgPiS91b1su+dic3/FDNC4AejYqfQJJlfhoWM0WIKAdcu
jCCyK6aYFAOLT7IAWYYNImIA2ZesbfmHEHFmFEr1GRg0nGTbTTRSDH4SBSnHqitHHepyn3QMUNQW
yD6cp2D7sg00ML7a5x3nQVhEs7veaqmcqGMa7PZXDNLbqH2c2EIDkEvuRbw7DPp/30SNrSehDbGO
RY147wK7UGNZUrVTNTACICKa+rJljzNEMCwBmqWPSwr51CY+uJ3TqVXg+qFRHyP9auCpUUHp4KoM
AE2V40ERLNpuLppwEU6Clh4WLijl6mghZGL/JOYoSKzaNgyiZytgAak7c2DY3tWumCvOJhNiWbSq
8rbMdJNobBBbyfR8P+GiYY1npT5dbr94I5slpSamQxLQrDYeE2+jWaGmZmGjD9YeIDF9LfJpApSy
t4bK1lygJz4KzlUYepZAY8rWBDO4fEBJhTeGvONCXQXB2m06+rNIc/UugW4OHb4zmbI5/BaE8uaj
RMvLj0CHyHpaVA32xXvUPzYb6TnMDzQVl+HTXwmgahf8jBFqjQRZ0ohE+p6uaRPueX9bCGz02hYE
BTX02M29i79SARee0uTK7ioKtQVlN6M/LktdbLpjqRg03HAEYdubWQd/hdUHT3MN5CFr3OPUqvIi
1omfhyKHZh+G/SxQZAQplv3G1HaNaPSUwOUmit1kymPfYFVlk7q4xN98gZKf/HfoPIJ+jYx4mXQu
rcf3DKP79aLuO60LjamHJ0xRlXD/hLQ9d2PYlXQllpVpxaypLNb9uJ2cKG3RFO55O36cBjhV4zjH
GOIiXT1/EfO6/s9uKEMNxxt3qqPUusUaPPFHw8Paxx2i0wiDV0Al/QETUh0/GKciCkqWsCzHkyjs
uwp+REiV4Ls4aaqTIL6gy9+a/t79H+Fz8y6o7YW/awzyGxwIg8vf0yuzahU5O+PGnTzGVWRqjlbm
iUlSNPbdv3PKQclnVrIiEXSI1yjzHSFY2bg0TIdJ51t2TnQ4C0gqq3Exd42AZoIOh/UYBi76uMVB
RYW2tpb37hvs0/eJzb7esIvnBiWnnRZh/I8iCdeFg/eZ+hGz0df1aJu/ZhAahHwW7lwSK82xEiL4
rFDV4E9QskGTCQr+53GImeXelV18x7V153/EnVEBHqE1ph9kFkA2MUeyPbViWGuiFGsREWgY30Qi
60O/hxBABj+xJIKDpnX2pKlc6rwzwYxanlpnyd7pG4RSZorSwiiBNysF6eu7xEh6Oql1LcPwWyDM
xkXTNXEK9NmKjueia4yqAarFqouC4tk/kFy9xPblyqalH9tWKQXVA7CfNAs7K9dz3AmIYyIyuUGz
TAIX1DlofjMIQSpJoGOHta8sLNcD1p2Gzox88/igsYFnCZqmQAWFXRiuu8PTrW922rxFHqB6ksjJ
p4dLtq7YKIY15BLrz7QJPs8BMm30wlh2XvPezt9MxS2D0HvZnofLLwrPtxYITu+cwJlZa0Az+fvq
MM5RAvKo03TGj7p59FSfYn6E3Lmx7m6sEu5uVqmI1xpBppPOo9tRWYMfc46A2voTmYqtrKcOLw+i
UsyPVPUZQt/iS3q1FdW71TQ7vdBO5pau7Cr1PyvmycvrDZ5Uzpn8jBgPM59Aje3kX0epiNbHgmIQ
KalPv20xjTKu8Pszle0/IOJ+DEK9IKO6Yct8QoukSQJmPvH8I+alVUmz/w/+ikaTe2C2dKiKKGqa
6ABjyXXRRQ11ZIc9kxk7t0SJEgwqrAKrpyHwjo8NsUUz7ZoBCGnDkgUKpWsNbQvrs92CSdqa3iS4
vvlT8X59gj/nut+IPe80U3xVnNvoVTXdLug5m7E5geKSlcvY5PfLweo0sHSRUcDgxnb3P8XuX1w8
HtWljVdW97Gkl756h4u8zhu+kb06XDMVkxrxSa30gMGlkdkMclMsYA9VeRC+vT72YrTYDEBHNcWH
QHC5ZXYb/hlBIS/rp0I0H7Z3ak62ffTiJBmU4UrPgMSr9VlZL43Ze0Pladr/nsaqOa9IXluqXe5b
VHl7VlDu8KsZ2QHXdgFW/EjBGfl3ybrm+4NiAXSQG9XZE6XIEFxM7OAT6d9EGHM4vQEwv0QSCF16
77d9tsx4i8KFR8lxnl8B1iixu/zl4nlWiWd62Tcu//BBFqfjk9+Qr6a87cncHja9xi/CRlOWQVcH
hwzFKEjHxIDRUc79W2rlxmima8D5VlOfVptKaUS8LuHbnCTQ6HusfdmaGgFt74NNGbOHSsi2e4fy
ZvBZRIdebXsN52+X8Ip2GX1mweHtvp4lxMIYIYEu21mNovMWLGSUmHcxOuaKGlcCv/v35e+bBlXW
pTQl11mk/ef3cDBLTjFNiXgG+JUX9zGCWbThmZcRusj8X0hd5/ki8eSxjX/USAjQ7HOLbGgxpxF1
y330DP6j/zDfRdu9FnAhqH44KR7b6elvGOd5PYBaiYf8Y2J2vJoWsMwWqk6UHwgSrkO4fmksI4zp
GFEEjThoqSu3GDk89N+ubQZjmTKYHw6lVa36OlhQWcqBjh+8gIi63ZxaGgME92h2gD32FLar9UiP
l4mHNG5y3Op7OtnKFKISCM0TTSOg8Y6tCUcMe6KQvnzdj3fN0gfxOXZVPgogb817G4aQGor2IMIR
KPyPI8RS5jVP728crO7ETW5arFCxX4atkVouRVI6o6IU2xf4qJkgT0Uz6BhMTn+S0KmzOeqbbBQH
WWtgajSK546Km03M1VumiE1Mmr/XFKi65yoAMlST0Zw2bG8mJWPiw9ngiYEQx8PWRKa4/y1rJSnl
nmwASYxbDrY7t5flKocqBajvLDIQNnr3No15ksmixBC1daET06sytSL8xbnv/8LmT4m2Qg1ZJpMe
Y4XGlvjMqeiDRcQKkqx4KRvHiIs1MIVajFckmFH+AZnKtyt6V6tuh5YhU302x3XRV0gvQc6/lfk4
NgxzI9OYAMtJ6BY5gFX3qN8mSN88B1UH/+slE0oO7hJ9zDV7zDfmGbkdlT9tXHgAcmBWb1C6diuz
mTuE2Z7fl8EgEg9ce5yPYqmGStBKbp4DvmK90UcVE06zm140eiCSAR+0Prke30on8tCdkmhoyjXY
0kO/XsgrI2TiZCaUlac8n8oMPSKP9KXpuH0mBKf5eDLVIshXZV9tox3cRr4c8qrVyM/IeKViiyiL
7SPMtz5rKkAtaOe+49S17/6wE3LPgHa6wg+LtGuyTPxm34G6bSHiTVz02aXD1T+8QqUFaDHd6FUm
kGTaFUB6ei2EKXhYHMspTbOAB+kYr1iDTdvfNxJ042xQtXXNqyv5Az7h9WiOsff6XC+g5yByvRqs
w68IP2KtmC0GJPbivYS/PMNJVhgX7xus8W3lplCN1obbBtgSCxxM9l3Y7X7/xaUDH0R3XmfNkqRq
Yt2gFNxyrZ6E6Va7lhBGfD5+FB+/xdL88dUaMiaEEFn8lpT0p8oqBfUQuI5FW53Xf7qZY/F0/iME
5GlNsVjH3O4g8m23z+y3r9vDvQTICk/T2O33jCV1K+zV9WUODrUetu0RWJGxsP/9cGYLPsTKrjw7
4pz2T8JG5mqD/DtQWoRrQEoVEfQwmMQ824AifRL4wwff2W3EgtRFW5XUc4MftID6OPtB901/Y/4h
9Tz45xmSfFZnby+ie3O9LG7XKmias15Ybu77bkrvYdWvw8uZwcU6MK8mhvOyJigWRVwyDC+5Rovz
AAxD+dhacXftp/bJRXqxuUAr8JE3gSWLioCvplFmGmAH5ikSwnF6tjWVjRUK1KH5TSU57VAj76gm
DYQOtM21d36+l2965DOLWhTNnFUo7+XC9YW63EQyYGuUa0q0sgRIYGBOCOUiVfcfLPB4vnwkaAxF
g0uVi5zXNAY/GuIXEsCn91IS4514KrEdOVACPWZaxaeXb7+Tgg0KzYcenbbaRsva4wEy83SdDuVp
1FFuWqSVhlnrjbxxM+8qDx5msHMxi1OsSdhcXdEBB7eh+pZTqfXMrD5At6IFZlXvwqAt+5ArUCbu
Vd6IRjZS3KMzXp+lPG4fintfqlpHwqUshnfrs4fQjaum0c+gLupIdtHglo4p18hRu6CCbAHgMlw+
Kz8eU55SZLAO2BjIJzwJqhcXn2BLuqhUajhPtdqtLhWRR9jn3mWWnhz0IVxEgvdOkrwkt0WUd3MF
LrDMTugCJ6MENPKNIAClG6F0REO5iXhKmyjVtEqyqYBtsOSWyO2C9sbV0ik6T0xbTPxkY74K7lzA
/6+x39XUUaGcTK4UCOg9QQ/wBgxuLbzsrzN9plFXmt39Usxeejv0L5DhVT03QHYS8JcVHPibSO7K
opix89unrfpcGqTN0+tdS9FJhoFG3lf5fJZaA+o85PB7HQ6TF/jBrQgGVyy5dP5O82Y4IkavZsQV
74bP44ZFZySo4oaimf9jcrs0MSB7OhSCZxSGzdAJggQuYloPOTPZnR7MPIWYmRXLfRcBA8koFVh5
ugMMWE6AZUl6RfGRZx7swZmRR+qYUKfG8OJvDFwiBnB3rq+XmwceFcUv29je/pHQXP842hjORahj
ROoYe6GL2jfwQDlQRkk3QT5EFRrY0ribJ7rxGIHMBTbVzs5VvJHkjU57uHOWMihCPQfTJMzDBdCF
i272tlbH8kV8OU0S0qpyXXTqbw30XdwxOe4PLvArfDO1nDgCqgYqdqxGR4gWjoUe+j3vFpBwKtVP
8iC8SHF2giiNoOPjNRuS1iu443DDYOZFKzp1cQsjUb2YKPUZUTWn2Pg9Z+9DG7+KSLmMlFnAGuio
zH6TW6scIITb0HKwMBbwujmX2uiZttGvoy8UAERVAIDziBZq9M3++v7dHlLme0elmGfl5CcN/f8p
dWsUQFQXj9jo9T/0owgAO254hqxIoz5MjrQbbfe+1B+uio6K3apj6w9LhFSg6WqtNNe/4olvHlv5
suY4vxMp8whq9a2b8wfJWOatw40CuuLVKwruCEG/Fq1sYvZWt9VtJPp0CwbTsxgDWudVaALieNnH
9BfB6MbIXbCGNr5fpbXi1CtvxgDYX7xqfQ93QhKKPTAfVHeQYPGhR67gvjxV8mz/X+XJpS5j0aQo
uFsy2bFsbNWWwvrJrG/O3W/U7uXXKDXR9pr4Uub6EyLKHdSYiPKkd9RVMRQZyY8PFKBRoV3hDPC+
E0PVI2W0q7bhZ+Lgg95Xj5mLeuSGgYhCtshm8K432QZmZ8o4Q9ymZcm+b97bqVp1/mx+z+abXG93
3XFC7L1ENtJVI0brY6Ai4eRpdZ76TxrbrAn1tgiZ9vKPEr6/NbmSj0CK1zRyXdSo1ahPk3DWRiUO
Sdk18pzHGs6HdHnoaw3HYO6CqagVbL3RzW382pQeCQIYKKxPk7K2Q9pdARPI+pPT4D25aJe+MNDP
BzsqY7TomurV5cjmll4GZVVX3QLr0Z/mbLPMfGaWOm486vaOoOS56DInpprF5z3O8HBVUI8HWooz
RtPNIBk98J8O/av0AuJPU5qT1py2A3BI0K45LSlK+PZdP4Dp6WrfZFYue87VmN8IbrhCf+kwFDsu
dmjmSgWyD3g15ZdEWCB37HrM8qsEZEfAWTZgB8aKbro+QyKhidPsg3DKBq6YWWYK0PVY/dUFo2wr
J6+/MYQF4Au8Tc9HKf9TuAawgcEm7Frw7qR22THetoxYe27X54Ne0Hd0hzpFK7m315Qd9m8FoBmt
1ESutSoivYy7WN78e9NIPbvDPM4Wvq2TH7s1wm7gxqibgVvpiAKbysygtiGGItfSNeIGSU91r1Qw
6r5mR6wiy9Z38a4Njq0Cr7EQTLKaB4HPEMeTzTRfQ3AMLqXSBmmnXYYt4trsdgOO3AxFymzdXnba
avC6CLd/1MgR4NqAbrhteu3yoRLxp9NxIgrOejxkB8ST6nN6fCJOJpp4Tp0V5bZZ3gN4SZjQWHPU
F/i6zaNQ90M7Pxgk+uLcUkNnRItx0mCkXvMEOfthgMRQntT14daKtfF6/DTvnFJFRxNYLHu5yCJk
oiuYDl+IX0E538rn6JAmNkpkSvKcXR0cTKmkvaOlZmlEAbeC9vNU5xMRngZe6aAmIk8ktFHDLfDR
XuYRfSX00T1ZgEoro34wz24/iTZ3x2ouaPM12ATfxpOr8nsQeOWLFDUcxOtJoGeC6r48Rd4xeFb6
TZVkwjNi+bRa7OEDAf4zd08l8ePpYON8z5YsjbxQb63KOsEvO9vEoiQjGzuh0wBNrUE2xedNyFMK
8vlafIQKREOXmxTdCSn8PHPM5RqkzdiIBPPym7p3ZVbVMHSIyBO7jjbzDMv8EvFB6rIpSJ5B3+5S
4SBL8gYXS69OQCTqthLVDfHJWwZqGNEsk1FDzWki2O64vSLRe6gMzpg3cpTvshhMei0XtzRynzV6
4ha+RZ4IiwtAEt1no3RKi8AKGDiPstCKDPZKXimtXlMYJZI8D4N41lPk4kFnh9qkaYbp0IH+FfHG
BfSXMx0neI3rYMPSWWH93yYRSSlF3/zCXUlOqZ4TKVQCLZVRoY3W763Fy5EyEnzM0au30+OwGvMa
bC+whQ0kK1MVYfS+LB6pXoCFffGwCEUFivd3F59Rgr99x9lsulegqSe44YYX/MQVy7KrUoVtsDUh
bdSeKWK3676vc/Z0uCdX/R+045k0ZLnKZBucdH0lNB2QZVilZ4przgtohoXtsZi/pd3DLgrWSLeG
oKEgQyH/VQRisNsPiDCQBQjxyamA27I12IgbRJGbGAmb3nrJC3egY9/+7W3koTBq+p+D3tW+o59u
cnsb2yFvQ9He8/o0RVSOPM09UoGgSjy9OmmNmfKa6tTQlEoYrDt6tgOCaamoLXzyMGn4wVmuf+87
SEbpf9jM88+qQdGDtN3DtXCxlL+Vi7nrjD24HXgk8FiTJr7Nq7OuECEa5jtqx5lMAT6lma7ONI/w
Y6dCsCHPLTXj1P1V5fwGHeSMR954wr/WrDwOZNx6dX4wjVpDR7z3KeXxCeC+jO9dZjnrVHw1Zmhp
YoYNkJC9sOCWrQ2WdxxBBZm4sFLtljJ+D7bP11sCY9U6qqq+v4RBl/2R9O59KeMQsRk4Um98v4H3
PsFeKkxnOeA8kZbJgJcOoAj8WFwjlX8UtNCZUhl70VN2/+nIGVXW7N6oqPbd3NE1d9LFoskgAMjw
cH+COYmA9L0IvteUQY+Kl0Jf6rz6tzB5Tk6pjfC5ca59TVo98QTZRMrW97RkmgcDfTmgiZvkBjkq
4sNhBlTRaCHZLmWofXuug7ON1w24gIFdYhNhiu1JakPPKCj3DIzvH0HrzPbg4dLH1DiE3YB5vnBX
VXbUBwhn1eapSUOoGHKov6MqLaeSjXmPXgO+apwATAHNmCyre+yI0tsJQahRyKzyKNBMFAP+Mrt6
4YYhSabQISiM5SXvV3/T/b0Fk9K/oghX7Czi1XoqM2+Dmer4hgEotTCuw77FAN7J3p4ZU2UBxE9i
Nqy4echkNLmci0qO5XZpGWx/OLTjmJ2DGlEsUQ87Q3JEdqIl64hDeLJPrUg5B9DwRpz36VYz4TUC
GZkL/SFE9fXRT3DXiY29Nw5TvPI+TTymLwV3/XjZTnLGWQgn2lN+obXDTc0DfYiomuecMva1ODu5
AerFR6D2dYjlEoBO3TyehHHkNEysEPJ/vxZbylNLlRXTF3PzMX7QaMlpvOke87UBqZwkALtVPIOA
uC6LlCuyP5nwJO1UZ5hiKyNSgiRueCoXjlhByePWUPHbX6CP7SE9eLwPrvgvFRwoGC2PUwAnXGYU
kdXNhsoyp0RaIgumdOd+AfVkcAqHSxQDBwOuzg/3UvYhgKrIboJW/CjAc240YZsYFdqAMm9Y/tkV
AIK5IQtNmOo4tJ1CeM2dIaU4xvF3o8aI1jcrlbL6SsLjwbbmlio9SBvkunXRgUGLwOsy72nB23cg
2EsH5cy5B4kcS6rrQGxr0OHORoDoY//8+RlngtyVEFuteE/iN7oTPI7d2+yYim3Xa9JUdpCpSHKh
+59e7elu35RAgZMPciwkhZNv671LMtOpojuDh159qP5ZUA9fBeJCGE9c0F430J/I/AGczSAlfqSW
eZ1KSx76LpHtCcQtp7kF7MsrdO/SQqvbG8nNEKSYNhB9fVD4pvfkZVcpqmc8Ks7lTSy+aQkQVg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_block is
  port (
    tx_reset : in STD_LOGIC;
    tx_core_clk : in STD_LOGIC;
    tx_sysref : in STD_LOGIC;
    tx_sync : in STD_LOGIC;
    tx_aresetn : out STD_LOGIC;
    tx_tready : out STD_LOGIC;
    tx_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    tx_start_of_frame : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_start_of_multiframe : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_reset_gt : out STD_LOGIC;
    tx_reset_done : in STD_LOGIC;
    gt_prbssel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_block : entity is "system_jesd204_0_0";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_block : entity is "zynquplus";
  attribute C_LANES : integer;
  attribute C_LANES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_block : entity is 4;
  attribute C_NODE_IS_TRANSMIT : integer;
  attribute C_NODE_IS_TRANSMIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_block : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_block : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_block is
  signal \<const0>\ : STD_LOGIC;
  signal Bus2IP_RdCE : STD_LOGIC;
  signal IP2Bus_Data : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \IP2Bus_Data_reg_n_0_[0]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[10]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[11]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[12]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[13]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[14]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[15]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[16]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[17]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[18]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[19]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[1]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[20]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[24]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[25]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[26]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[27]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[28]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[2]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[3]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[4]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[5]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[6]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[7]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[8]\ : STD_LOGIC;
  signal \IP2Bus_Data_reg_n_0_[9]\ : STD_LOGIC;
  signal IP2Bus_RdAck : STD_LOGIC;
  signal IP2Bus_RdAck_r : STD_LOGIC;
  signal IP2Bus_RdAck_rr : STD_LOGIC;
  signal enable_D21_5_pattern : STD_LOGIC;
  signal enable_D21_5_pattern_sync : STD_LOGIC;
  signal enable_prbs_patterns : STD_LOGIC;
  signal enable_prbs_patterns_sync : STD_LOGIC;
  signal i_axi_lite_ipif_n_1 : STD_LOGIC;
  signal i_axi_lite_ipif_n_20 : STD_LOGIC;
  signal i_axi_lite_ipif_n_33 : STD_LOGIC;
  signal i_axi_lite_ipif_n_34 : STD_LOGIC;
  signal i_axi_lite_ipif_n_35 : STD_LOGIC;
  signal i_axi_lite_ipif_n_36 : STD_LOGIC;
  signal i_axi_lite_ipif_n_37 : STD_LOGIC;
  signal i_axi_lite_ipif_n_38 : STD_LOGIC;
  signal i_axi_lite_ipif_n_39 : STD_LOGIC;
  signal i_axi_lite_ipif_n_40 : STD_LOGIC;
  signal i_axi_lite_ipif_n_41 : STD_LOGIC;
  signal i_axi_lite_ipif_n_42 : STD_LOGIC;
  signal i_axi_lite_ipif_n_43 : STD_LOGIC;
  signal i_axi_lite_ipif_n_44 : STD_LOGIC;
  signal i_axi_lite_ipif_n_45 : STD_LOGIC;
  signal i_axi_lite_ipif_n_46 : STD_LOGIC;
  signal i_axi_lite_ipif_n_47 : STD_LOGIC;
  signal i_axi_lite_ipif_n_81 : STD_LOGIC;
  signal i_axi_lite_ipif_n_87 : STD_LOGIC;
  signal i_axi_lite_ipif_n_88 : STD_LOGIC;
  signal i_axi_lite_ipif_n_89 : STD_LOGIC;
  signal i_axi_lite_ipif_n_90 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_1 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_10 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_100 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_101 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_102 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_103 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_104 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_105 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_106 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_107 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_108 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_109 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_11 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_110 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_111 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_112 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_113 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_114 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_115 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_116 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_117 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_118 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_119 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_12 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_120 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_121 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_122 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_123 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_124 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_125 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_126 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_127 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_128 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_129 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_13 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_130 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_131 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_132 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_133 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_134 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_135 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_136 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_137 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_138 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_139 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_14 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_140 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_141 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_142 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_143 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_144 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_15 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_16 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_17 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_18 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_19 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_2 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_20 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_21 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_22 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_23 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_24 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_25 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_26 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_27 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_28 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_29 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_3 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_30 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_31 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_32 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_33 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_34 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_35 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_36 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_37 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_38 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_39 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_4 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_40 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_41 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_42 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_43 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_44 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_45 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_46 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_47 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_48 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_49 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_5 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_50 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_51 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_52 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_53 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_54 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_55 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_56 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_57 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_58 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_59 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_6 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_60 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_61 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_62 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_63 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_64 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_65 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_66 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_67 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_68 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_69 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_7 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_70 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_71 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_72 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_73 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_74 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_75 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_76 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_77 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_78 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_79 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_8 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_80 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_81 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_82 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_83 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_84 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_85 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_86 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_87 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_88 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_89 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_9 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_90 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_91 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_92 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_93 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_94 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_95 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_96 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_97 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_98 : STD_LOGIC;
  signal i_system_jesd204_0_0_n_99 : STD_LOGIC;
  signal in_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_5_in : STD_LOGIC_VECTOR ( 28 downto 8 );
  signal p_7_in : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_8_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal tx_cfg_adjcnt : STD_LOGIC;
  signal \tx_cfg_adjcnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_adjcnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_adjcnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_adjcnt_reg_n_0_[3]\ : STD_LOGIC;
  signal tx_cfg_adjdir_reg_n_0 : STD_LOGIC;
  signal tx_cfg_frames_per_multi : STD_LOGIC;
  signal \tx_cfg_frames_per_multi_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_frames_per_multi_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_frames_per_multi_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_frames_per_multi_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_frames_per_multi_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_cfg_lanes_in_use : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tx_cfg_lid0 : STD_LOGIC;
  signal \tx_cfg_lid0_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_lid0_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_lid0_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_lid0_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_lid0_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_cfg_lid1 : STD_LOGIC;
  signal \tx_cfg_lid1_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_lid1_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_lid1_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_lid1_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_lid1_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_cfg_lid2 : STD_LOGIC;
  signal \tx_cfg_lid2_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_lid2_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_lid2_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_lid2_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_lid2_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_cfg_lid3 : STD_LOGIC;
  signal \tx_cfg_lid3_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_lid3_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_lid3_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_lid3_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_lid3_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_cfg_m : STD_LOGIC;
  signal tx_cfg_multi_frames : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_cfg_multi_frames_reg_n_0_[7]\ : STD_LOGIC;
  signal tx_cfg_n : STD_LOGIC;
  signal tx_cfg_octets_per_frame : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_cfg_octets_per_frame_reg_n_0_[7]\ : STD_LOGIC;
  signal tx_cfg_phadj_reg_n_0 : STD_LOGIC;
  signal tx_cfg_reset_i : STD_LOGIC;
  signal tx_cfg_scr_enable_reg_n_0 : STD_LOGIC;
  signal tx_cfg_sticky_reset_reg_n_0 : STD_LOGIC;
  signal tx_cfg_subclass : STD_LOGIC;
  signal \tx_cfg_subclass_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_subclass_reg_n_0_[1]\ : STD_LOGIC;
  signal tx_cfg_support_lane_sync_reg_n_0 : STD_LOGIC;
  signal tx_cfg_sync : STD_LOGIC;
  signal tx_cfg_test_modes : STD_LOGIC;
  signal tx_cfg_test_modes_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_cfg_test_modes_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_cfg_test_modes_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_cfg_test_modes_reg_n_0_[3]\ : STD_LOGIC;
  signal tx_core_rst : STD_LOGIC;
  signal tx_core_rst_i : STD_LOGIC;
  signal tx_sysref_captured_i : STD_LOGIC;
  signal tx_sysref_captured_sync : STD_LOGIC;
  signal tx_sysref_delay : STD_LOGIC;
  signal tx_sysref_r : STD_LOGIC;
  signal NLW_i_system_jesd204_0_0_encommaalign_UNCONNECTED : STD_LOGIC;
  signal NLW_i_system_jesd204_0_0_rx_sync_UNCONNECTED : STD_LOGIC;
  signal NLW_i_system_jesd204_0_0_rxdatavalid_UNCONNECTED : STD_LOGIC;
  signal NLW_i_system_jesd204_0_0_sysref_out_UNCONNECTED : STD_LOGIC;
  signal NLW_i_system_jesd204_0_0_end_of_frame_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_i_system_jesd204_0_0_end_of_multiframe_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_i_system_jesd204_0_0_frame_error_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_i_system_jesd204_0_0_init0_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_init1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_init2_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_init3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_rx_buffer_adjust_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_i_system_jesd204_0_0_rxdataout_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_rxstatus_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_i_system_jesd204_0_0_rxstatus2_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_i_system_jesd204_0_0_test_err_count_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_test_ila_count_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_i_system_jesd204_0_0_test_mf_count_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt0_txcharisk[0]_INST_0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \gt0_txcharisk[1]_INST_0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \gt0_txcharisk[2]_INST_0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \gt0_txcharisk[3]_INST_0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \gt0_txdata[0]_INST_0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \gt0_txdata[10]_INST_0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \gt0_txdata[11]_INST_0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \gt0_txdata[12]_INST_0\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \gt0_txdata[13]_INST_0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \gt0_txdata[14]_INST_0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \gt0_txdata[15]_INST_0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \gt0_txdata[16]_INST_0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \gt0_txdata[17]_INST_0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \gt0_txdata[18]_INST_0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \gt0_txdata[19]_INST_0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \gt0_txdata[1]_INST_0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \gt0_txdata[20]_INST_0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \gt0_txdata[21]_INST_0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \gt0_txdata[22]_INST_0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \gt0_txdata[23]_INST_0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \gt0_txdata[24]_INST_0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \gt0_txdata[25]_INST_0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \gt0_txdata[26]_INST_0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \gt0_txdata[27]_INST_0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \gt0_txdata[28]_INST_0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \gt0_txdata[29]_INST_0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \gt0_txdata[2]_INST_0\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \gt0_txdata[30]_INST_0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \gt0_txdata[31]_INST_0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \gt0_txdata[3]_INST_0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \gt0_txdata[4]_INST_0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \gt0_txdata[5]_INST_0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \gt0_txdata[6]_INST_0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \gt0_txdata[7]_INST_0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \gt0_txdata[8]_INST_0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \gt0_txdata[9]_INST_0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \gt1_txcharisk[0]_INST_0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \gt1_txcharisk[1]_INST_0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \gt1_txcharisk[2]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \gt1_txcharisk[3]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \gt1_txdata[0]_INST_0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \gt1_txdata[10]_INST_0\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \gt1_txdata[11]_INST_0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \gt1_txdata[12]_INST_0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \gt1_txdata[13]_INST_0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \gt1_txdata[14]_INST_0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \gt1_txdata[15]_INST_0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \gt1_txdata[16]_INST_0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \gt1_txdata[17]_INST_0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \gt1_txdata[18]_INST_0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \gt1_txdata[19]_INST_0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \gt1_txdata[1]_INST_0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \gt1_txdata[20]_INST_0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \gt1_txdata[21]_INST_0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \gt1_txdata[22]_INST_0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \gt1_txdata[23]_INST_0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \gt1_txdata[24]_INST_0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \gt1_txdata[25]_INST_0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \gt1_txdata[26]_INST_0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \gt1_txdata[27]_INST_0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \gt1_txdata[28]_INST_0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \gt1_txdata[29]_INST_0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \gt1_txdata[2]_INST_0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \gt1_txdata[30]_INST_0\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \gt1_txdata[31]_INST_0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \gt1_txdata[3]_INST_0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \gt1_txdata[4]_INST_0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \gt1_txdata[5]_INST_0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \gt1_txdata[6]_INST_0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \gt1_txdata[7]_INST_0\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \gt1_txdata[8]_INST_0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \gt1_txdata[9]_INST_0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \gt2_txcharisk[0]_INST_0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \gt2_txcharisk[1]_INST_0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \gt2_txcharisk[3]_INST_0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \gt2_txdata[0]_INST_0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \gt2_txdata[10]_INST_0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \gt2_txdata[11]_INST_0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \gt2_txdata[12]_INST_0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \gt2_txdata[13]_INST_0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \gt2_txdata[14]_INST_0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \gt2_txdata[15]_INST_0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \gt2_txdata[16]_INST_0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \gt2_txdata[17]_INST_0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \gt2_txdata[18]_INST_0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \gt2_txdata[19]_INST_0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \gt2_txdata[1]_INST_0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \gt2_txdata[20]_INST_0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \gt2_txdata[21]_INST_0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \gt2_txdata[22]_INST_0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \gt2_txdata[23]_INST_0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \gt2_txdata[24]_INST_0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \gt2_txdata[25]_INST_0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \gt2_txdata[26]_INST_0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \gt2_txdata[27]_INST_0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \gt2_txdata[28]_INST_0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \gt2_txdata[29]_INST_0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \gt2_txdata[2]_INST_0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \gt2_txdata[30]_INST_0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \gt2_txdata[31]_INST_0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \gt2_txdata[3]_INST_0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \gt2_txdata[4]_INST_0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \gt2_txdata[5]_INST_0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \gt2_txdata[6]_INST_0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \gt2_txdata[7]_INST_0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \gt2_txdata[8]_INST_0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \gt2_txdata[9]_INST_0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \gt3_txcharisk[0]_INST_0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \gt3_txcharisk[1]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \gt3_txcharisk[2]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \gt3_txcharisk[3]_INST_0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \gt3_txdata[0]_INST_0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \gt3_txdata[10]_INST_0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \gt3_txdata[11]_INST_0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \gt3_txdata[12]_INST_0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \gt3_txdata[13]_INST_0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \gt3_txdata[14]_INST_0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \gt3_txdata[15]_INST_0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \gt3_txdata[16]_INST_0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \gt3_txdata[17]_INST_0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \gt3_txdata[18]_INST_0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \gt3_txdata[19]_INST_0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \gt3_txdata[1]_INST_0\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \gt3_txdata[20]_INST_0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \gt3_txdata[21]_INST_0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \gt3_txdata[22]_INST_0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \gt3_txdata[23]_INST_0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \gt3_txdata[24]_INST_0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \gt3_txdata[25]_INST_0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \gt3_txdata[26]_INST_0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \gt3_txdata[27]_INST_0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \gt3_txdata[28]_INST_0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \gt3_txdata[29]_INST_0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \gt3_txdata[2]_INST_0\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \gt3_txdata[30]_INST_0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \gt3_txdata[31]_INST_0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \gt3_txdata[3]_INST_0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \gt3_txdata[4]_INST_0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \gt3_txdata[5]_INST_0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \gt3_txdata[6]_INST_0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \gt3_txdata[7]_INST_0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \gt3_txdata[8]_INST_0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \gt3_txdata[9]_INST_0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \gt_prbssel_out[0]_INST_0\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \gt_prbssel_out[1]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \gt_prbssel_out[2]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \gt_prbssel_out[3]_INST_0\ : label is "soft_lutpair349";
  attribute C_COMPONENT_NAME of i_system_jesd204_0_0 : label is "system_jesd204_0_0";
  attribute C_FAMILY of i_system_jesd204_0_0 : label is "zynquplus";
  attribute C_IS_EVAL : integer;
  attribute C_IS_EVAL of i_system_jesd204_0_0 : label is 0;
  attribute C_LANES of i_system_jesd204_0_0 : label is 4;
  attribute C_LMFC_BUFFER_SIZE : integer;
  attribute C_LMFC_BUFFER_SIZE of i_system_jesd204_0_0 : label is 3;
  attribute C_NODE_IS_TRANSMIT of i_system_jesd204_0_0 : label is 1;
  attribute DowngradeIPIdentifiedWarnings of i_system_jesd204_0_0 : label is "yes";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of sync_D21_5_pattern_enable : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of sync_D21_5_pattern_enable : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sync_D21_5_pattern_enable : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of sync_D21_5_pattern_enable : label is 0;
  attribute VERSION : integer;
  attribute VERSION of sync_D21_5_pattern_enable : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of sync_D21_5_pattern_enable : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sync_D21_5_pattern_enable : label is "TRUE";
  attribute SOFT_HLUTNM of sync_D21_5_pattern_enable_i_1 : label is "soft_lutpair350";
  attribute DEST_SYNC_FF of sync_prbs_patterns_enable : label is 5;
  attribute INIT_SYNC_FF of sync_prbs_patterns_enable : label is 0;
  attribute SIM_ASSERT_CHK of sync_prbs_patterns_enable : label is 0;
  attribute SRC_INPUT_REG of sync_prbs_patterns_enable : label is 0;
  attribute VERSION of sync_prbs_patterns_enable : label is 0;
  attribute XPM_CDC of sync_prbs_patterns_enable : label is "SINGLE";
  attribute XPM_MODULE of sync_prbs_patterns_enable : label is "TRUE";
  attribute DEST_SYNC_FF of sync_tx_sync : label is 5;
  attribute INIT_SYNC_FF of sync_tx_sync : label is 0;
  attribute SIM_ASSERT_CHK of sync_tx_sync : label is 0;
  attribute SRC_INPUT_REG of sync_tx_sync : label is 0;
  attribute VERSION of sync_tx_sync : label is 0;
  attribute XPM_CDC of sync_tx_sync : label is "SINGLE";
  attribute XPM_MODULE of sync_tx_sync : label is "TRUE";
  attribute DEST_SYNC_FF of sync_tx_sysref_captured : label is 5;
  attribute INIT_SYNC_FF of sync_tx_sysref_captured : label is 0;
  attribute SIM_ASSERT_CHK of sync_tx_sysref_captured : label is 0;
  attribute SRC_INPUT_REG of sync_tx_sysref_captured : label is 0;
  attribute VERSION of sync_tx_sysref_captured : label is 0;
  attribute XPM_CDC of sync_tx_sysref_captured : label is "SINGLE";
  attribute XPM_MODULE of sync_tx_sysref_captured : label is "TRUE";
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28 downto 24) <= \^s_axi_rdata\(28 downto 24);
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20 downto 0) <= \^s_axi_rdata\(20 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\IP2Bus_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(0),
      Q => \IP2Bus_Data_reg_n_0_[0]\,
      R => '0'
    );
\IP2Bus_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(10),
      Q => \IP2Bus_Data_reg_n_0_[10]\,
      R => '0'
    );
\IP2Bus_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(11),
      Q => \IP2Bus_Data_reg_n_0_[11]\,
      R => '0'
    );
\IP2Bus_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_20,
      Q => \IP2Bus_Data_reg_n_0_[12]\,
      R => '0'
    );
\IP2Bus_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(13),
      Q => \IP2Bus_Data_reg_n_0_[13]\,
      R => '0'
    );
\IP2Bus_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(14),
      Q => \IP2Bus_Data_reg_n_0_[14]\,
      R => '0'
    );
\IP2Bus_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(15),
      Q => \IP2Bus_Data_reg_n_0_[15]\,
      R => '0'
    );
\IP2Bus_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(16),
      Q => \IP2Bus_Data_reg_n_0_[16]\,
      R => '0'
    );
\IP2Bus_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(17),
      Q => \IP2Bus_Data_reg_n_0_[17]\,
      R => '0'
    );
\IP2Bus_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(18),
      Q => \IP2Bus_Data_reg_n_0_[18]\,
      R => '0'
    );
\IP2Bus_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(19),
      Q => \IP2Bus_Data_reg_n_0_[19]\,
      R => '0'
    );
\IP2Bus_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(1),
      Q => \IP2Bus_Data_reg_n_0_[1]\,
      R => '0'
    );
\IP2Bus_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(20),
      Q => \IP2Bus_Data_reg_n_0_[20]\,
      R => '0'
    );
\IP2Bus_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(24),
      Q => \IP2Bus_Data_reg_n_0_[24]\,
      R => '0'
    );
\IP2Bus_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(25),
      Q => \IP2Bus_Data_reg_n_0_[25]\,
      R => '0'
    );
\IP2Bus_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(26),
      Q => \IP2Bus_Data_reg_n_0_[26]\,
      R => '0'
    );
\IP2Bus_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(27),
      Q => \IP2Bus_Data_reg_n_0_[27]\,
      R => '0'
    );
\IP2Bus_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(28),
      Q => \IP2Bus_Data_reg_n_0_[28]\,
      R => '0'
    );
\IP2Bus_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(2),
      Q => \IP2Bus_Data_reg_n_0_[2]\,
      R => '0'
    );
\IP2Bus_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(3),
      Q => \IP2Bus_Data_reg_n_0_[3]\,
      R => '0'
    );
\IP2Bus_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(4),
      Q => \IP2Bus_Data_reg_n_0_[4]\,
      R => '0'
    );
\IP2Bus_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(5),
      Q => \IP2Bus_Data_reg_n_0_[5]\,
      R => '0'
    );
\IP2Bus_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(6),
      Q => \IP2Bus_Data_reg_n_0_[6]\,
      R => '0'
    );
\IP2Bus_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(7),
      Q => \IP2Bus_Data_reg_n_0_[7]\,
      R => '0'
    );
\IP2Bus_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(8),
      Q => \IP2Bus_Data_reg_n_0_[8]\,
      R => '0'
    );
\IP2Bus_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_Data(9),
      Q => \IP2Bus_Data_reg_n_0_[9]\,
      R => '0'
    );
IP2Bus_RdAck_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_RdCE,
      Q => IP2Bus_RdAck_r,
      R => '0'
    );
IP2Bus_RdAck_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_RdAck_rr,
      Q => IP2Bus_RdAck,
      R => i_axi_lite_ipif_n_47
    );
IP2Bus_RdAck_rr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_RdAck_r,
      Q => IP2Bus_RdAck_rr,
      R => i_axi_lite_ipif_n_47
    );
\gt0_txcharisk[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_144,
      I1 => p_0_in,
      O => gt0_txcharisk(0)
    );
\gt0_txcharisk[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_143,
      I1 => p_0_in,
      O => gt0_txcharisk(1)
    );
\gt0_txcharisk[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_142,
      I1 => p_0_in,
      O => gt0_txcharisk(2)
    );
\gt0_txcharisk[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_141,
      I1 => p_0_in,
      O => gt0_txcharisk(3)
    );
\gt0_txdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_128,
      O => gt0_txdata(0)
    );
\gt0_txdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_118,
      O => gt0_txdata(10)
    );
\gt0_txdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_117,
      O => gt0_txdata(11)
    );
\gt0_txdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_116,
      O => gt0_txdata(12)
    );
\gt0_txdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_115,
      O => gt0_txdata(13)
    );
\gt0_txdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_114,
      O => gt0_txdata(14)
    );
\gt0_txdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_113,
      O => gt0_txdata(15)
    );
\gt0_txdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_112,
      O => gt0_txdata(16)
    );
\gt0_txdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_111,
      O => gt0_txdata(17)
    );
\gt0_txdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_110,
      O => gt0_txdata(18)
    );
\gt0_txdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_109,
      O => gt0_txdata(19)
    );
\gt0_txdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_127,
      O => gt0_txdata(1)
    );
\gt0_txdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_108,
      O => gt0_txdata(20)
    );
\gt0_txdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_107,
      O => gt0_txdata(21)
    );
\gt0_txdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_106,
      O => gt0_txdata(22)
    );
\gt0_txdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_105,
      O => gt0_txdata(23)
    );
\gt0_txdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_104,
      O => gt0_txdata(24)
    );
\gt0_txdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_103,
      O => gt0_txdata(25)
    );
\gt0_txdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_102,
      O => gt0_txdata(26)
    );
\gt0_txdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_101,
      O => gt0_txdata(27)
    );
\gt0_txdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_100,
      O => gt0_txdata(28)
    );
\gt0_txdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_99,
      O => gt0_txdata(29)
    );
\gt0_txdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_126,
      O => gt0_txdata(2)
    );
\gt0_txdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_98,
      O => gt0_txdata(30)
    );
\gt0_txdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_97,
      O => gt0_txdata(31)
    );
\gt0_txdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_125,
      O => gt0_txdata(3)
    );
\gt0_txdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_124,
      O => gt0_txdata(4)
    );
\gt0_txdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_123,
      O => gt0_txdata(5)
    );
\gt0_txdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_122,
      O => gt0_txdata(6)
    );
\gt0_txdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_121,
      O => gt0_txdata(7)
    );
\gt0_txdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_120,
      O => gt0_txdata(8)
    );
\gt0_txdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_119,
      O => gt0_txdata(9)
    );
\gt1_txcharisk[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_140,
      I1 => p_0_in,
      O => gt1_txcharisk(0)
    );
\gt1_txcharisk[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_139,
      I1 => p_0_in,
      O => gt1_txcharisk(1)
    );
\gt1_txcharisk[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_138,
      I1 => p_0_in,
      O => gt1_txcharisk(2)
    );
\gt1_txcharisk[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_137,
      I1 => p_0_in,
      O => gt1_txcharisk(3)
    );
\gt1_txdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_96,
      O => gt1_txdata(0)
    );
\gt1_txdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_86,
      O => gt1_txdata(10)
    );
\gt1_txdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_85,
      O => gt1_txdata(11)
    );
\gt1_txdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_84,
      O => gt1_txdata(12)
    );
\gt1_txdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_83,
      O => gt1_txdata(13)
    );
\gt1_txdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_82,
      O => gt1_txdata(14)
    );
\gt1_txdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_81,
      O => gt1_txdata(15)
    );
\gt1_txdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_80,
      O => gt1_txdata(16)
    );
\gt1_txdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_79,
      O => gt1_txdata(17)
    );
\gt1_txdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_78,
      O => gt1_txdata(18)
    );
\gt1_txdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_77,
      O => gt1_txdata(19)
    );
\gt1_txdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_95,
      O => gt1_txdata(1)
    );
\gt1_txdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_76,
      O => gt1_txdata(20)
    );
\gt1_txdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_75,
      O => gt1_txdata(21)
    );
\gt1_txdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_74,
      O => gt1_txdata(22)
    );
\gt1_txdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_73,
      O => gt1_txdata(23)
    );
\gt1_txdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_72,
      O => gt1_txdata(24)
    );
\gt1_txdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_71,
      O => gt1_txdata(25)
    );
\gt1_txdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_70,
      O => gt1_txdata(26)
    );
\gt1_txdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_69,
      O => gt1_txdata(27)
    );
\gt1_txdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_68,
      O => gt1_txdata(28)
    );
\gt1_txdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_67,
      O => gt1_txdata(29)
    );
\gt1_txdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_94,
      O => gt1_txdata(2)
    );
\gt1_txdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_66,
      O => gt1_txdata(30)
    );
\gt1_txdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_65,
      O => gt1_txdata(31)
    );
\gt1_txdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_93,
      O => gt1_txdata(3)
    );
\gt1_txdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_92,
      O => gt1_txdata(4)
    );
\gt1_txdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_91,
      O => gt1_txdata(5)
    );
\gt1_txdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_90,
      O => gt1_txdata(6)
    );
\gt1_txdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_89,
      O => gt1_txdata(7)
    );
\gt1_txdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_88,
      O => gt1_txdata(8)
    );
\gt1_txdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_87,
      O => gt1_txdata(9)
    );
\gt2_txcharisk[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_136,
      I1 => p_0_in,
      O => gt2_txcharisk(0)
    );
\gt2_txcharisk[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_135,
      I1 => p_0_in,
      O => gt2_txcharisk(1)
    );
\gt2_txcharisk[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_134,
      I1 => p_0_in,
      O => gt2_txcharisk(2)
    );
\gt2_txcharisk[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_133,
      I1 => p_0_in,
      O => gt2_txcharisk(3)
    );
\gt2_txdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_64,
      O => gt2_txdata(0)
    );
\gt2_txdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_54,
      O => gt2_txdata(10)
    );
\gt2_txdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_53,
      O => gt2_txdata(11)
    );
\gt2_txdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_52,
      O => gt2_txdata(12)
    );
\gt2_txdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_51,
      O => gt2_txdata(13)
    );
\gt2_txdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_50,
      O => gt2_txdata(14)
    );
\gt2_txdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_49,
      O => gt2_txdata(15)
    );
\gt2_txdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_48,
      O => gt2_txdata(16)
    );
\gt2_txdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_47,
      O => gt2_txdata(17)
    );
\gt2_txdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_46,
      O => gt2_txdata(18)
    );
\gt2_txdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_45,
      O => gt2_txdata(19)
    );
\gt2_txdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_63,
      O => gt2_txdata(1)
    );
\gt2_txdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_44,
      O => gt2_txdata(20)
    );
\gt2_txdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_43,
      O => gt2_txdata(21)
    );
\gt2_txdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_42,
      O => gt2_txdata(22)
    );
\gt2_txdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_41,
      O => gt2_txdata(23)
    );
\gt2_txdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_40,
      O => gt2_txdata(24)
    );
\gt2_txdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_39,
      O => gt2_txdata(25)
    );
\gt2_txdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_38,
      O => gt2_txdata(26)
    );
\gt2_txdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_37,
      O => gt2_txdata(27)
    );
\gt2_txdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_36,
      O => gt2_txdata(28)
    );
\gt2_txdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_35,
      O => gt2_txdata(29)
    );
\gt2_txdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_62,
      O => gt2_txdata(2)
    );
\gt2_txdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_34,
      O => gt2_txdata(30)
    );
\gt2_txdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_33,
      O => gt2_txdata(31)
    );
\gt2_txdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_61,
      O => gt2_txdata(3)
    );
\gt2_txdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_60,
      O => gt2_txdata(4)
    );
\gt2_txdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_59,
      O => gt2_txdata(5)
    );
\gt2_txdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_58,
      O => gt2_txdata(6)
    );
\gt2_txdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_57,
      O => gt2_txdata(7)
    );
\gt2_txdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_56,
      O => gt2_txdata(8)
    );
\gt2_txdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_55,
      O => gt2_txdata(9)
    );
\gt3_txcharisk[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_132,
      I1 => p_0_in,
      O => gt3_txcharisk(0)
    );
\gt3_txcharisk[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_131,
      I1 => p_0_in,
      O => gt3_txcharisk(1)
    );
\gt3_txcharisk[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_130,
      I1 => p_0_in,
      O => gt3_txcharisk(2)
    );
\gt3_txcharisk[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_system_jesd204_0_0_n_129,
      I1 => p_0_in,
      O => gt3_txcharisk(3)
    );
\gt3_txdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_32,
      O => gt3_txdata(0)
    );
\gt3_txdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_22,
      O => gt3_txdata(10)
    );
\gt3_txdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_21,
      O => gt3_txdata(11)
    );
\gt3_txdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_20,
      O => gt3_txdata(12)
    );
\gt3_txdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_19,
      O => gt3_txdata(13)
    );
\gt3_txdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_18,
      O => gt3_txdata(14)
    );
\gt3_txdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_17,
      O => gt3_txdata(15)
    );
\gt3_txdata[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_16,
      O => gt3_txdata(16)
    );
\gt3_txdata[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_15,
      O => gt3_txdata(17)
    );
\gt3_txdata[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_14,
      O => gt3_txdata(18)
    );
\gt3_txdata[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_13,
      O => gt3_txdata(19)
    );
\gt3_txdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_31,
      O => gt3_txdata(1)
    );
\gt3_txdata[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_12,
      O => gt3_txdata(20)
    );
\gt3_txdata[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_11,
      O => gt3_txdata(21)
    );
\gt3_txdata[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_10,
      O => gt3_txdata(22)
    );
\gt3_txdata[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_9,
      O => gt3_txdata(23)
    );
\gt3_txdata[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_8,
      O => gt3_txdata(24)
    );
\gt3_txdata[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_7,
      O => gt3_txdata(25)
    );
\gt3_txdata[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_6,
      O => gt3_txdata(26)
    );
\gt3_txdata[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_5,
      O => gt3_txdata(27)
    );
\gt3_txdata[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_4,
      O => gt3_txdata(28)
    );
\gt3_txdata[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_3,
      O => gt3_txdata(29)
    );
\gt3_txdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_30,
      O => gt3_txdata(2)
    );
\gt3_txdata[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_2,
      O => gt3_txdata(30)
    );
\gt3_txdata[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_1,
      O => gt3_txdata(31)
    );
\gt3_txdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_29,
      O => gt3_txdata(3)
    );
\gt3_txdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_28,
      O => gt3_txdata(4)
    );
\gt3_txdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_27,
      O => gt3_txdata(5)
    );
\gt3_txdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_26,
      O => gt3_txdata(6)
    );
\gt3_txdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_25,
      O => gt3_txdata(7)
    );
\gt3_txdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_24,
      O => gt3_txdata(8)
    );
\gt3_txdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => p_0_in,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => i_system_jesd204_0_0_n_23,
      O => gt3_txdata(9)
    );
\gt_prbssel_out[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_cfg_test_modes_r(0),
      I1 => enable_prbs_patterns_sync,
      I2 => enable_D21_5_pattern_sync,
      O => gt_prbssel_out(0)
    );
\gt_prbssel_out[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable_prbs_patterns_sync,
      I1 => tx_cfg_test_modes_r(1),
      O => gt_prbssel_out(1)
    );
\gt_prbssel_out[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => enable_prbs_patterns_sync,
      I1 => tx_cfg_test_modes_r(2),
      O => gt_prbssel_out(2)
    );
\gt_prbssel_out[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_cfg_test_modes_r(3),
      I1 => enable_prbs_patterns_sync,
      I2 => enable_D21_5_pattern_sync,
      O => gt_prbssel_out(3)
    );
i_axi_lite_ipif: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_axi_lite_ipif
     port map (
      Bus2IP_RdCE => Bus2IP_RdCE,
      D(25 downto 21) => IP2Bus_Data(28 downto 24),
      D(20 downto 13) => IP2Bus_Data(20 downto 13),
      D(12) => i_axi_lite_ipif_n_20,
      D(11 downto 0) => IP2Bus_Data(11 downto 0),
      E(1) => i_axi_lite_ipif_n_33,
      E(0) => i_axi_lite_ipif_n_34,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ => i_axi_lite_ipif_n_47,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\(0) => i_axi_lite_ipif_n_35,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\(0) => i_axi_lite_ipif_n_81,
      \IP2Bus_Data[0]_i_2\ => tx_cfg_sync,
      \IP2Bus_Data[4]_i_2\(4) => \tx_cfg_frames_per_multi_reg_n_0_[4]\,
      \IP2Bus_Data[4]_i_2\(3) => \tx_cfg_frames_per_multi_reg_n_0_[3]\,
      \IP2Bus_Data[4]_i_2\(2) => \tx_cfg_frames_per_multi_reg_n_0_[2]\,
      \IP2Bus_Data[4]_i_2\(1) => \tx_cfg_frames_per_multi_reg_n_0_[1]\,
      \IP2Bus_Data[4]_i_2\(0) => \tx_cfg_frames_per_multi_reg_n_0_[0]\,
      \IP2Bus_Data[4]_i_2_0\(4) => enable_prbs_patterns,
      \IP2Bus_Data[4]_i_2_0\(3) => \tx_cfg_test_modes_reg_n_0_[3]\,
      \IP2Bus_Data[4]_i_2_0\(2) => p_0_in,
      \IP2Bus_Data[4]_i_2_0\(1) => \tx_cfg_test_modes_reg_n_0_[1]\,
      \IP2Bus_Data[4]_i_2_0\(0) => \tx_cfg_test_modes_reg_n_0_[0]\,
      \IP2Bus_Data[4]_i_4\(4) => \tx_cfg_lid3_reg_n_0_[4]\,
      \IP2Bus_Data[4]_i_4\(3) => \tx_cfg_lid3_reg_n_0_[3]\,
      \IP2Bus_Data[4]_i_4\(2) => \tx_cfg_lid3_reg_n_0_[2]\,
      \IP2Bus_Data[4]_i_4\(1) => \tx_cfg_lid3_reg_n_0_[1]\,
      \IP2Bus_Data[4]_i_4\(0) => \tx_cfg_lid3_reg_n_0_[0]\,
      \IP2Bus_Data[4]_i_4_0\(4) => \tx_cfg_lid2_reg_n_0_[4]\,
      \IP2Bus_Data[4]_i_4_0\(3) => \tx_cfg_lid2_reg_n_0_[3]\,
      \IP2Bus_Data[4]_i_4_0\(2) => \tx_cfg_lid2_reg_n_0_[2]\,
      \IP2Bus_Data[4]_i_4_0\(1) => \tx_cfg_lid2_reg_n_0_[1]\,
      \IP2Bus_Data[4]_i_4_0\(0) => \tx_cfg_lid2_reg_n_0_[0]\,
      \IP2Bus_Data[4]_i_4_1\(4) => \tx_cfg_lid1_reg_n_0_[4]\,
      \IP2Bus_Data[4]_i_4_1\(3) => \tx_cfg_lid1_reg_n_0_[3]\,
      \IP2Bus_Data[4]_i_4_1\(2) => \tx_cfg_lid1_reg_n_0_[2]\,
      \IP2Bus_Data[4]_i_4_1\(1) => \tx_cfg_lid1_reg_n_0_[1]\,
      \IP2Bus_Data[4]_i_4_1\(0) => \tx_cfg_lid1_reg_n_0_[0]\,
      \IP2Bus_Data_reg[16]\(1) => \tx_cfg_subclass_reg_n_0_[1]\,
      \IP2Bus_Data_reg[16]\(0) => \tx_cfg_subclass_reg_n_0_[0]\,
      \IP2Bus_Data_reg[3]\(3) => \tx_cfg_adjcnt_reg_n_0_[3]\,
      \IP2Bus_Data_reg[3]\(2) => \tx_cfg_adjcnt_reg_n_0_[2]\,
      \IP2Bus_Data_reg[3]\(1) => \tx_cfg_adjcnt_reg_n_0_[1]\,
      \IP2Bus_Data_reg[3]\(0) => \tx_cfg_adjcnt_reg_n_0_[0]\,
      \IP2Bus_Data_reg[4]\(4) => \tx_cfg_lid0_reg_n_0_[4]\,
      \IP2Bus_Data_reg[4]\(3) => \tx_cfg_lid0_reg_n_0_[3]\,
      \IP2Bus_Data_reg[4]\(2) => \tx_cfg_lid0_reg_n_0_[2]\,
      \IP2Bus_Data_reg[4]\(1) => \tx_cfg_lid0_reg_n_0_[1]\,
      \IP2Bus_Data_reg[4]\(0) => \tx_cfg_lid0_reg_n_0_[0]\,
      \IP2Bus_Data_reg[7]\(7) => \tx_cfg_octets_per_frame_reg_n_0_[7]\,
      \IP2Bus_Data_reg[7]\(6) => \tx_cfg_octets_per_frame_reg_n_0_[6]\,
      \IP2Bus_Data_reg[7]\(5) => \tx_cfg_octets_per_frame_reg_n_0_[5]\,
      \IP2Bus_Data_reg[7]\(4) => \tx_cfg_octets_per_frame_reg_n_0_[4]\,
      \IP2Bus_Data_reg[7]\(3) => \tx_cfg_octets_per_frame_reg_n_0_[3]\,
      \IP2Bus_Data_reg[7]\(2) => \tx_cfg_octets_per_frame_reg_n_0_[2]\,
      \IP2Bus_Data_reg[7]\(1) => \tx_cfg_octets_per_frame_reg_n_0_[1]\,
      \IP2Bus_Data_reg[7]\(0) => \tx_cfg_octets_per_frame_reg_n_0_[0]\,
      \IP2Bus_Data_reg[7]_0\(7) => \tx_cfg_multi_frames_reg_n_0_[7]\,
      \IP2Bus_Data_reg[7]_0\(6) => \tx_cfg_multi_frames_reg_n_0_[6]\,
      \IP2Bus_Data_reg[7]_0\(5) => \tx_cfg_multi_frames_reg_n_0_[5]\,
      \IP2Bus_Data_reg[7]_0\(4) => \tx_cfg_multi_frames_reg_n_0_[4]\,
      \IP2Bus_Data_reg[7]_0\(3) => \tx_cfg_multi_frames_reg_n_0_[3]\,
      \IP2Bus_Data_reg[7]_0\(2) => \tx_cfg_multi_frames_reg_n_0_[2]\,
      \IP2Bus_Data_reg[7]_0\(1) => \tx_cfg_multi_frames_reg_n_0_[1]\,
      \IP2Bus_Data_reg[7]_0\(0) => \tx_cfg_multi_frames_reg_n_0_[0]\,
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(11 downto 0) => tx_cfg_lanes_in_use(11 downto 0),
      SR(0) => i_axi_lite_ipif_n_1,
      \bus2ip_addr_reg_reg[2]\(0) => i_axi_lite_ipif_n_43,
      \bus2ip_addr_reg_reg[2]_0\(0) => i_axi_lite_ipif_n_44,
      \bus2ip_addr_reg_reg[2]_1\(0) => tx_cfg_lid0,
      \bus2ip_addr_reg_reg[2]_2\(0) => tx_cfg_lid1,
      \bus2ip_addr_reg_reg[2]_3\(0) => tx_cfg_octets_per_frame,
      \bus2ip_addr_reg_reg[2]_4\(0) => tx_cfg_frames_per_multi,
      \bus2ip_addr_reg_reg[2]_5\(0) => tx_cfg_test_modes,
      \bus2ip_addr_reg_reg[3]\(0) => tx_cfg_lid2,
      \bus2ip_addr_reg_reg[3]_0\(0) => tx_cfg_lid3,
      \bus2ip_addr_reg_reg[3]_1\(0) => tx_cfg_subclass,
      \bus2ip_addr_reg_reg[3]_10\(0) => tx_cfg_adjcnt,
      \bus2ip_addr_reg_reg[3]_2\(0) => tx_sysref_delay,
      \bus2ip_addr_reg_reg[3]_3\(0) => tx_cfg_multi_frames,
      \bus2ip_addr_reg_reg[3]_4\(0) => tx_cfg_n,
      \bus2ip_addr_reg_reg[3]_5\(0) => tx_cfg_m,
      \bus2ip_addr_reg_reg[3]_6\(0) => i_axi_lite_ipif_n_87,
      \bus2ip_addr_reg_reg[3]_7\(0) => i_axi_lite_ipif_n_88,
      \bus2ip_addr_reg_reg[3]_8\(0) => i_axi_lite_ipif_n_89,
      \bus2ip_addr_reg_reg[3]_9\(0) => i_axi_lite_ipif_n_90,
      dest_out => tx_sysref_captured_sync,
      p_30_in(5) => p_30_in(16),
      p_30_in(4 downto 1) => p_30_in(11 downto 8),
      p_30_in(0) => p_30_in(0),
      p_3_in(15 downto 0) => p_3_in(15 downto 0),
      p_5_in(10 downto 6) => p_5_in(28 downto 24),
      p_5_in(5) => p_5_in(16),
      p_5_in(4 downto 0) => p_5_in(12 downto 8),
      p_7_in(19 downto 18) => p_7_in(25 downto 24),
      p_7_in(17 downto 13) => p_7_in(20 downto 16),
      p_7_in(12 downto 0) => p_7_in(12 downto 0),
      p_8_in(11 downto 0) => p_8_in(11 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(9 downto 0) => s_axi_araddr(11 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(9 downto 0) => s_axi_awaddr(11 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(25 downto 21) => \^s_axi_rdata\(28 downto 24),
      s_axi_rdata(20 downto 0) => \^s_axi_rdata\(20 downto 0),
      \s_axi_rdata_reg_reg[28]\(25) => \IP2Bus_Data_reg_n_0_[28]\,
      \s_axi_rdata_reg_reg[28]\(24) => \IP2Bus_Data_reg_n_0_[27]\,
      \s_axi_rdata_reg_reg[28]\(23) => \IP2Bus_Data_reg_n_0_[26]\,
      \s_axi_rdata_reg_reg[28]\(22) => \IP2Bus_Data_reg_n_0_[25]\,
      \s_axi_rdata_reg_reg[28]\(21) => \IP2Bus_Data_reg_n_0_[24]\,
      \s_axi_rdata_reg_reg[28]\(20) => \IP2Bus_Data_reg_n_0_[20]\,
      \s_axi_rdata_reg_reg[28]\(19) => \IP2Bus_Data_reg_n_0_[19]\,
      \s_axi_rdata_reg_reg[28]\(18) => \IP2Bus_Data_reg_n_0_[18]\,
      \s_axi_rdata_reg_reg[28]\(17) => \IP2Bus_Data_reg_n_0_[17]\,
      \s_axi_rdata_reg_reg[28]\(16) => \IP2Bus_Data_reg_n_0_[16]\,
      \s_axi_rdata_reg_reg[28]\(15) => \IP2Bus_Data_reg_n_0_[15]\,
      \s_axi_rdata_reg_reg[28]\(14) => \IP2Bus_Data_reg_n_0_[14]\,
      \s_axi_rdata_reg_reg[28]\(13) => \IP2Bus_Data_reg_n_0_[13]\,
      \s_axi_rdata_reg_reg[28]\(12) => \IP2Bus_Data_reg_n_0_[12]\,
      \s_axi_rdata_reg_reg[28]\(11) => \IP2Bus_Data_reg_n_0_[11]\,
      \s_axi_rdata_reg_reg[28]\(10) => \IP2Bus_Data_reg_n_0_[10]\,
      \s_axi_rdata_reg_reg[28]\(9) => \IP2Bus_Data_reg_n_0_[9]\,
      \s_axi_rdata_reg_reg[28]\(8) => \IP2Bus_Data_reg_n_0_[8]\,
      \s_axi_rdata_reg_reg[28]\(7) => \IP2Bus_Data_reg_n_0_[7]\,
      \s_axi_rdata_reg_reg[28]\(6) => \IP2Bus_Data_reg_n_0_[6]\,
      \s_axi_rdata_reg_reg[28]\(5) => \IP2Bus_Data_reg_n_0_[5]\,
      \s_axi_rdata_reg_reg[28]\(4) => \IP2Bus_Data_reg_n_0_[4]\,
      \s_axi_rdata_reg_reg[28]\(3) => \IP2Bus_Data_reg_n_0_[3]\,
      \s_axi_rdata_reg_reg[28]\(2) => \IP2Bus_Data_reg_n_0_[2]\,
      \s_axi_rdata_reg_reg[28]\(1) => \IP2Bus_Data_reg_n_0_[1]\,
      \s_axi_rdata_reg_reg[28]\(0) => \IP2Bus_Data_reg_n_0_[0]\,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(3) => s_axi_wdata(16),
      s_axi_wdata(2) => s_axi_wdata(8),
      s_axi_wdata(1 downto 0) => s_axi_wdata(1 downto 0),
      \s_axi_wdata[0]_0\ => i_axi_lite_ipif_n_38,
      \s_axi_wdata[0]_1\ => i_axi_lite_ipif_n_39,
      \s_axi_wdata[0]_2\ => i_axi_lite_ipif_n_40,
      \s_axi_wdata[16]\ => i_axi_lite_ipif_n_41,
      \s_axi_wdata[16]_0\ => i_axi_lite_ipif_n_42,
      \s_axi_wdata[16]_1\ => i_axi_lite_ipif_n_45,
      \s_axi_wdata[8]\ => i_axi_lite_ipif_n_46,
      s_axi_wdata_0_sp_1 => i_axi_lite_ipif_n_36,
      s_axi_wdata_1_sp_1 => i_axi_lite_ipif_n_37,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      src_arst => tx_core_rst_i,
      support_lane_sync => tx_cfg_support_lane_sync_reg_n_0,
      tx_cfg_adjdir => tx_cfg_adjdir_reg_n_0,
      tx_cfg_phadj => tx_cfg_phadj_reg_n_0,
      tx_cfg_reset_i => tx_cfg_reset_i,
      tx_cfg_reset_i_reg => tx_cfg_sticky_reset_reg_n_0,
      tx_cfg_scr => tx_cfg_scr_enable_reg_n_0
    );
i_system_jesd204_0_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_jesd204_v7_2_6_top
     port map (
      active_lanes(11 downto 8) => B"0000",
      active_lanes(7 downto 0) => tx_cfg_lanes_in_use(7 downto 0),
      clk => tx_core_clk,
      disable_error_reporting => '0',
      early_release => '0',
      encommaalign => NLW_i_system_jesd204_0_0_encommaalign_UNCONNECTED,
      end_of_frame(3 downto 0) => NLW_i_system_jesd204_0_0_end_of_frame_UNCONNECTED(3 downto 0),
      end_of_multiframe(3 downto 0) => NLW_i_system_jesd204_0_0_end_of_multiframe_UNCONNECTED(3 downto 0),
      frame_error(15 downto 0) => NLW_i_system_jesd204_0_0_frame_error_UNCONNECTED(15 downto 0),
      frames_per_multiframe(4 downto 0) => B"00000",
      in_sync => in_sync,
      init0(127 downto 0) => NLW_i_system_jesd204_0_0_init0_UNCONNECTED(127 downto 0),
      init1(127 downto 0) => NLW_i_system_jesd204_0_0_init1_UNCONNECTED(127 downto 0),
      init2(127 downto 0) => NLW_i_system_jesd204_0_0_init2_UNCONNECTED(127 downto 0),
      init3(127 downto 0) => NLW_i_system_jesd204_0_0_init3_UNCONNECTED(127 downto 0),
      lmfc_pulse_delay(3 downto 0) => p_30_in(11 downto 8),
      multi_frames(7) => \tx_cfg_multi_frames_reg_n_0_[7]\,
      multi_frames(6) => \tx_cfg_multi_frames_reg_n_0_[6]\,
      multi_frames(5) => \tx_cfg_multi_frames_reg_n_0_[5]\,
      multi_frames(4) => \tx_cfg_multi_frames_reg_n_0_[4]\,
      multi_frames(3) => \tx_cfg_multi_frames_reg_n_0_[3]\,
      multi_frames(2) => \tx_cfg_multi_frames_reg_n_0_[2]\,
      multi_frames(1) => \tx_cfg_multi_frames_reg_n_0_[1]\,
      multi_frames(0) => \tx_cfg_multi_frames_reg_n_0_[0]\,
      octets_per_frame(7 downto 0) => B"00000000",
      rst => tx_core_rst,
      rx_buffer_adjust(39 downto 0) => NLW_i_system_jesd204_0_0_rx_buffer_adjust_UNCONNECTED(39 downto 0),
      rx_buffer_delay(9 downto 0) => B"0000000000",
      rx_sync => NLW_i_system_jesd204_0_0_rx_sync_UNCONNECTED,
      rxcharisk(15 downto 0) => B"0000000000000000",
      rxdata(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      rxdataout(127 downto 0) => NLW_i_system_jesd204_0_0_rxdataout_UNCONNECTED(127 downto 0),
      rxdatavalid => NLW_i_system_jesd204_0_0_rxdatavalid_UNCONNECTED,
      rxdisperr(15 downto 0) => B"0000000000000000",
      rxnotintable(15 downto 0) => B"0000000000000000",
      rxstatus(31 downto 0) => NLW_i_system_jesd204_0_0_rxstatus_UNCONNECTED(31 downto 0),
      rxstatus2(31 downto 0) => NLW_i_system_jesd204_0_0_rxstatus2_UNCONNECTED(31 downto 0),
      rxstatus2_read => '0',
      rxstatus_read => '0',
      scram_enable => '0',
      start_of_frame(3 downto 0) => tx_start_of_frame(3 downto 0),
      start_of_multiframe(3 downto 0) => tx_start_of_multiframe(3 downto 0),
      subclass(1) => \tx_cfg_subclass_reg_n_0_[1]\,
      subclass(0) => \tx_cfg_subclass_reg_n_0_[0]\,
      support_lane_sync => tx_cfg_support_lane_sync_reg_n_0,
      sysref_always => p_30_in(0),
      sysref_captured => tx_sysref_captured_i,
      sysref_in => tx_sysref_r,
      sysref_out => NLW_i_system_jesd204_0_0_sysref_out_UNCONNECTED,
      sysref_resync => p_30_in(16),
      test_err_count(127 downto 0) => NLW_i_system_jesd204_0_0_test_err_count_UNCONNECTED(127 downto 0),
      test_ila_count(127 downto 0) => NLW_i_system_jesd204_0_0_test_ila_count_UNCONNECTED(127 downto 0),
      test_mf_count(127 downto 0) => NLW_i_system_jesd204_0_0_test_mf_count_UNCONNECTED(127 downto 0),
      test_modes(1) => \tx_cfg_test_modes_reg_n_0_[1]\,
      test_modes(0) => \tx_cfg_test_modes_reg_n_0_[0]\,
      tx_cfg_adjcnt(3) => \tx_cfg_adjcnt_reg_n_0_[3]\,
      tx_cfg_adjcnt(2) => \tx_cfg_adjcnt_reg_n_0_[2]\,
      tx_cfg_adjcnt(1) => \tx_cfg_adjcnt_reg_n_0_[1]\,
      tx_cfg_adjcnt(0) => \tx_cfg_adjcnt_reg_n_0_[0]\,
      tx_cfg_adjdir => tx_cfg_adjdir_reg_n_0,
      tx_cfg_bid(3 downto 0) => p_8_in(11 downto 8),
      tx_cfg_cf(4 downto 0) => p_5_in(28 downto 24),
      tx_cfg_cs(1 downto 0) => p_7_in(25 downto 24),
      tx_cfg_cs_all => '0',
      tx_cfg_did(7 downto 0) => p_8_in(7 downto 0),
      tx_cfg_f(7) => \tx_cfg_octets_per_frame_reg_n_0_[7]\,
      tx_cfg_f(6) => \tx_cfg_octets_per_frame_reg_n_0_[6]\,
      tx_cfg_f(5) => \tx_cfg_octets_per_frame_reg_n_0_[5]\,
      tx_cfg_f(4) => \tx_cfg_octets_per_frame_reg_n_0_[4]\,
      tx_cfg_f(3) => \tx_cfg_octets_per_frame_reg_n_0_[3]\,
      tx_cfg_f(2) => \tx_cfg_octets_per_frame_reg_n_0_[2]\,
      tx_cfg_f(1) => \tx_cfg_octets_per_frame_reg_n_0_[1]\,
      tx_cfg_f(0) => \tx_cfg_octets_per_frame_reg_n_0_[0]\,
      tx_cfg_hd => p_5_in(16),
      tx_cfg_k(4) => \tx_cfg_frames_per_multi_reg_n_0_[4]\,
      tx_cfg_k(3) => \tx_cfg_frames_per_multi_reg_n_0_[3]\,
      tx_cfg_k(2) => \tx_cfg_frames_per_multi_reg_n_0_[2]\,
      tx_cfg_k(1) => \tx_cfg_frames_per_multi_reg_n_0_[1]\,
      tx_cfg_k(0) => \tx_cfg_frames_per_multi_reg_n_0_[0]\,
      tx_cfg_lid0(4) => \tx_cfg_lid0_reg_n_0_[4]\,
      tx_cfg_lid0(3) => \tx_cfg_lid0_reg_n_0_[3]\,
      tx_cfg_lid0(2) => \tx_cfg_lid0_reg_n_0_[2]\,
      tx_cfg_lid0(1) => \tx_cfg_lid0_reg_n_0_[1]\,
      tx_cfg_lid0(0) => \tx_cfg_lid0_reg_n_0_[0]\,
      tx_cfg_lid1(4) => \tx_cfg_lid1_reg_n_0_[4]\,
      tx_cfg_lid1(3) => \tx_cfg_lid1_reg_n_0_[3]\,
      tx_cfg_lid1(2) => \tx_cfg_lid1_reg_n_0_[2]\,
      tx_cfg_lid1(1) => \tx_cfg_lid1_reg_n_0_[1]\,
      tx_cfg_lid1(0) => \tx_cfg_lid1_reg_n_0_[0]\,
      tx_cfg_lid2(4) => \tx_cfg_lid2_reg_n_0_[4]\,
      tx_cfg_lid2(3) => \tx_cfg_lid2_reg_n_0_[3]\,
      tx_cfg_lid2(2) => \tx_cfg_lid2_reg_n_0_[2]\,
      tx_cfg_lid2(1) => \tx_cfg_lid2_reg_n_0_[1]\,
      tx_cfg_lid2(0) => \tx_cfg_lid2_reg_n_0_[0]\,
      tx_cfg_lid3(4) => \tx_cfg_lid3_reg_n_0_[4]\,
      tx_cfg_lid3(3) => \tx_cfg_lid3_reg_n_0_[3]\,
      tx_cfg_lid3(2) => \tx_cfg_lid3_reg_n_0_[2]\,
      tx_cfg_lid3(1) => \tx_cfg_lid3_reg_n_0_[1]\,
      tx_cfg_lid3(0) => \tx_cfg_lid3_reg_n_0_[0]\,
      tx_cfg_lid4(4 downto 0) => B"00100",
      tx_cfg_lid5(4 downto 0) => B"00101",
      tx_cfg_lid6(4 downto 0) => B"00110",
      tx_cfg_lid7(4 downto 0) => B"00111",
      tx_cfg_m(7 downto 0) => p_7_in(7 downto 0),
      tx_cfg_n(4 downto 0) => p_7_in(12 downto 8),
      tx_cfg_np(4 downto 0) => p_7_in(20 downto 16),
      tx_cfg_phadj => tx_cfg_phadj_reg_n_0,
      tx_cfg_res1(7 downto 0) => p_3_in(7 downto 0),
      tx_cfg_res2(7 downto 0) => p_3_in(15 downto 8),
      tx_cfg_s(4 downto 0) => p_5_in(12 downto 8),
      tx_cfg_scr => tx_cfg_scr_enable_reg_n_0,
      tx_sync => tx_sync,
      txcharisk(15) => i_system_jesd204_0_0_n_129,
      txcharisk(14) => i_system_jesd204_0_0_n_130,
      txcharisk(13) => i_system_jesd204_0_0_n_131,
      txcharisk(12) => i_system_jesd204_0_0_n_132,
      txcharisk(11) => i_system_jesd204_0_0_n_133,
      txcharisk(10) => i_system_jesd204_0_0_n_134,
      txcharisk(9) => i_system_jesd204_0_0_n_135,
      txcharisk(8) => i_system_jesd204_0_0_n_136,
      txcharisk(7) => i_system_jesd204_0_0_n_137,
      txcharisk(6) => i_system_jesd204_0_0_n_138,
      txcharisk(5) => i_system_jesd204_0_0_n_139,
      txcharisk(4) => i_system_jesd204_0_0_n_140,
      txcharisk(3) => i_system_jesd204_0_0_n_141,
      txcharisk(2) => i_system_jesd204_0_0_n_142,
      txcharisk(1) => i_system_jesd204_0_0_n_143,
      txcharisk(0) => i_system_jesd204_0_0_n_144,
      txdata(127) => i_system_jesd204_0_0_n_1,
      txdata(126) => i_system_jesd204_0_0_n_2,
      txdata(125) => i_system_jesd204_0_0_n_3,
      txdata(124) => i_system_jesd204_0_0_n_4,
      txdata(123) => i_system_jesd204_0_0_n_5,
      txdata(122) => i_system_jesd204_0_0_n_6,
      txdata(121) => i_system_jesd204_0_0_n_7,
      txdata(120) => i_system_jesd204_0_0_n_8,
      txdata(119) => i_system_jesd204_0_0_n_9,
      txdata(118) => i_system_jesd204_0_0_n_10,
      txdata(117) => i_system_jesd204_0_0_n_11,
      txdata(116) => i_system_jesd204_0_0_n_12,
      txdata(115) => i_system_jesd204_0_0_n_13,
      txdata(114) => i_system_jesd204_0_0_n_14,
      txdata(113) => i_system_jesd204_0_0_n_15,
      txdata(112) => i_system_jesd204_0_0_n_16,
      txdata(111) => i_system_jesd204_0_0_n_17,
      txdata(110) => i_system_jesd204_0_0_n_18,
      txdata(109) => i_system_jesd204_0_0_n_19,
      txdata(108) => i_system_jesd204_0_0_n_20,
      txdata(107) => i_system_jesd204_0_0_n_21,
      txdata(106) => i_system_jesd204_0_0_n_22,
      txdata(105) => i_system_jesd204_0_0_n_23,
      txdata(104) => i_system_jesd204_0_0_n_24,
      txdata(103) => i_system_jesd204_0_0_n_25,
      txdata(102) => i_system_jesd204_0_0_n_26,
      txdata(101) => i_system_jesd204_0_0_n_27,
      txdata(100) => i_system_jesd204_0_0_n_28,
      txdata(99) => i_system_jesd204_0_0_n_29,
      txdata(98) => i_system_jesd204_0_0_n_30,
      txdata(97) => i_system_jesd204_0_0_n_31,
      txdata(96) => i_system_jesd204_0_0_n_32,
      txdata(95) => i_system_jesd204_0_0_n_33,
      txdata(94) => i_system_jesd204_0_0_n_34,
      txdata(93) => i_system_jesd204_0_0_n_35,
      txdata(92) => i_system_jesd204_0_0_n_36,
      txdata(91) => i_system_jesd204_0_0_n_37,
      txdata(90) => i_system_jesd204_0_0_n_38,
      txdata(89) => i_system_jesd204_0_0_n_39,
      txdata(88) => i_system_jesd204_0_0_n_40,
      txdata(87) => i_system_jesd204_0_0_n_41,
      txdata(86) => i_system_jesd204_0_0_n_42,
      txdata(85) => i_system_jesd204_0_0_n_43,
      txdata(84) => i_system_jesd204_0_0_n_44,
      txdata(83) => i_system_jesd204_0_0_n_45,
      txdata(82) => i_system_jesd204_0_0_n_46,
      txdata(81) => i_system_jesd204_0_0_n_47,
      txdata(80) => i_system_jesd204_0_0_n_48,
      txdata(79) => i_system_jesd204_0_0_n_49,
      txdata(78) => i_system_jesd204_0_0_n_50,
      txdata(77) => i_system_jesd204_0_0_n_51,
      txdata(76) => i_system_jesd204_0_0_n_52,
      txdata(75) => i_system_jesd204_0_0_n_53,
      txdata(74) => i_system_jesd204_0_0_n_54,
      txdata(73) => i_system_jesd204_0_0_n_55,
      txdata(72) => i_system_jesd204_0_0_n_56,
      txdata(71) => i_system_jesd204_0_0_n_57,
      txdata(70) => i_system_jesd204_0_0_n_58,
      txdata(69) => i_system_jesd204_0_0_n_59,
      txdata(68) => i_system_jesd204_0_0_n_60,
      txdata(67) => i_system_jesd204_0_0_n_61,
      txdata(66) => i_system_jesd204_0_0_n_62,
      txdata(65) => i_system_jesd204_0_0_n_63,
      txdata(64) => i_system_jesd204_0_0_n_64,
      txdata(63) => i_system_jesd204_0_0_n_65,
      txdata(62) => i_system_jesd204_0_0_n_66,
      txdata(61) => i_system_jesd204_0_0_n_67,
      txdata(60) => i_system_jesd204_0_0_n_68,
      txdata(59) => i_system_jesd204_0_0_n_69,
      txdata(58) => i_system_jesd204_0_0_n_70,
      txdata(57) => i_system_jesd204_0_0_n_71,
      txdata(56) => i_system_jesd204_0_0_n_72,
      txdata(55) => i_system_jesd204_0_0_n_73,
      txdata(54) => i_system_jesd204_0_0_n_74,
      txdata(53) => i_system_jesd204_0_0_n_75,
      txdata(52) => i_system_jesd204_0_0_n_76,
      txdata(51) => i_system_jesd204_0_0_n_77,
      txdata(50) => i_system_jesd204_0_0_n_78,
      txdata(49) => i_system_jesd204_0_0_n_79,
      txdata(48) => i_system_jesd204_0_0_n_80,
      txdata(47) => i_system_jesd204_0_0_n_81,
      txdata(46) => i_system_jesd204_0_0_n_82,
      txdata(45) => i_system_jesd204_0_0_n_83,
      txdata(44) => i_system_jesd204_0_0_n_84,
      txdata(43) => i_system_jesd204_0_0_n_85,
      txdata(42) => i_system_jesd204_0_0_n_86,
      txdata(41) => i_system_jesd204_0_0_n_87,
      txdata(40) => i_system_jesd204_0_0_n_88,
      txdata(39) => i_system_jesd204_0_0_n_89,
      txdata(38) => i_system_jesd204_0_0_n_90,
      txdata(37) => i_system_jesd204_0_0_n_91,
      txdata(36) => i_system_jesd204_0_0_n_92,
      txdata(35) => i_system_jesd204_0_0_n_93,
      txdata(34) => i_system_jesd204_0_0_n_94,
      txdata(33) => i_system_jesd204_0_0_n_95,
      txdata(32) => i_system_jesd204_0_0_n_96,
      txdata(31) => i_system_jesd204_0_0_n_97,
      txdata(30) => i_system_jesd204_0_0_n_98,
      txdata(29) => i_system_jesd204_0_0_n_99,
      txdata(28) => i_system_jesd204_0_0_n_100,
      txdata(27) => i_system_jesd204_0_0_n_101,
      txdata(26) => i_system_jesd204_0_0_n_102,
      txdata(25) => i_system_jesd204_0_0_n_103,
      txdata(24) => i_system_jesd204_0_0_n_104,
      txdata(23) => i_system_jesd204_0_0_n_105,
      txdata(22) => i_system_jesd204_0_0_n_106,
      txdata(21) => i_system_jesd204_0_0_n_107,
      txdata(20) => i_system_jesd204_0_0_n_108,
      txdata(19) => i_system_jesd204_0_0_n_109,
      txdata(18) => i_system_jesd204_0_0_n_110,
      txdata(17) => i_system_jesd204_0_0_n_111,
      txdata(16) => i_system_jesd204_0_0_n_112,
      txdata(15) => i_system_jesd204_0_0_n_113,
      txdata(14) => i_system_jesd204_0_0_n_114,
      txdata(13) => i_system_jesd204_0_0_n_115,
      txdata(12) => i_system_jesd204_0_0_n_116,
      txdata(11) => i_system_jesd204_0_0_n_117,
      txdata(10) => i_system_jesd204_0_0_n_118,
      txdata(9) => i_system_jesd204_0_0_n_119,
      txdata(8) => i_system_jesd204_0_0_n_120,
      txdata(7) => i_system_jesd204_0_0_n_121,
      txdata(6) => i_system_jesd204_0_0_n_122,
      txdata(5) => i_system_jesd204_0_0_n_123,
      txdata(4) => i_system_jesd204_0_0_n_124,
      txdata(3) => i_system_jesd204_0_0_n_125,
      txdata(2) => i_system_jesd204_0_0_n_126,
      txdata(1) => i_system_jesd204_0_0_n_127,
      txdata(0) => i_system_jesd204_0_0_n_128,
      txdatain(127 downto 0) => tx_tdata(127 downto 0),
      txready => tx_tready
    );
i_system_jesd204_0_0_reset_block: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_reset_block
     port map (
      dest_arst => tx_core_rst,
      s_axi_aclk => s_axi_aclk,
      src_arst => tx_core_rst_i,
      tx_aresetn => tx_aresetn,
      tx_cfg_reset_i => tx_cfg_reset_i,
      tx_core_clk => tx_core_clk,
      tx_reset => tx_reset,
      tx_reset_done => tx_reset_done,
      tx_reset_gt => tx_reset_gt
    );
sync_D21_5_pattern_enable: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\
     port map (
      dest_clk => tx_core_clk,
      dest_out => enable_D21_5_pattern_sync,
      src_clk => '0',
      src_in => enable_D21_5_pattern
    );
sync_D21_5_pattern_enable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \tx_cfg_test_modes_reg_n_0_[1]\,
      I1 => \tx_cfg_test_modes_reg_n_0_[0]\,
      I2 => p_0_in,
      O => enable_D21_5_pattern
    );
sync_prbs_patterns_enable: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\
     port map (
      dest_clk => tx_core_clk,
      dest_out => enable_prbs_patterns_sync,
      src_clk => '0',
      src_in => enable_prbs_patterns
    );
sync_tx_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => s_axi_aclk,
      dest_out => tx_cfg_sync,
      src_clk => '0',
      src_in => in_sync
    );
sync_tx_sysref_captured: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => tx_sysref_captured_sync,
      src_clk => '0',
      src_in => tx_sysref_captured_i
    );
\tx_cfg_adjcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_adjcnt,
      D => s_axi_wdata(0),
      Q => \tx_cfg_adjcnt_reg_n_0_[0]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_adjcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_adjcnt,
      D => s_axi_wdata(1),
      Q => \tx_cfg_adjcnt_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_adjcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_adjcnt,
      D => s_axi_wdata(2),
      Q => \tx_cfg_adjcnt_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_adjcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_adjcnt,
      D => s_axi_wdata(3),
      Q => \tx_cfg_adjcnt_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_adjdir_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_45,
      Q => tx_cfg_adjdir_reg_n_0,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_bid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_81,
      D => s_axi_wdata(8),
      Q => p_8_in(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_bid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_81,
      D => s_axi_wdata(9),
      Q => p_8_in(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_bid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_81,
      D => s_axi_wdata(10),
      Q => p_8_in(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_bid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_81,
      D => s_axi_wdata(11),
      Q => p_8_in(11),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_90,
      D => s_axi_wdata(24),
      Q => p_5_in(24),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_90,
      D => s_axi_wdata(25),
      Q => p_5_in(25),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_90,
      D => s_axi_wdata(26),
      Q => p_5_in(26),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_90,
      D => s_axi_wdata(27),
      Q => p_5_in(27),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_90,
      D => s_axi_wdata(28),
      Q => p_5_in(28),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_87,
      D => s_axi_wdata(24),
      Q => p_7_in(24),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_87,
      D => s_axi_wdata(25),
      Q => p_7_in(25),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(0),
      Q => p_8_in(0),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(1),
      Q => p_8_in(1),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(2),
      Q => p_8_in(2),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(3),
      Q => p_8_in(3),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(4),
      Q => p_8_in(4),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(5),
      Q => p_8_in(5),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(6),
      Q => p_8_in(6),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_did_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_35,
      D => s_axi_wdata(7),
      Q => p_8_in(7),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_frames_per_multi_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_frames_per_multi,
      D => s_axi_wdata(0),
      Q => \tx_cfg_frames_per_multi_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_frames_per_multi_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_frames_per_multi,
      D => s_axi_wdata(1),
      Q => \tx_cfg_frames_per_multi_reg_n_0_[1]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_frames_per_multi_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_frames_per_multi,
      D => s_axi_wdata(2),
      Q => \tx_cfg_frames_per_multi_reg_n_0_[2]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_frames_per_multi_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_frames_per_multi,
      D => s_axi_wdata(3),
      Q => \tx_cfg_frames_per_multi_reg_n_0_[3]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_frames_per_multi_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_frames_per_multi,
      D => s_axi_wdata(4),
      Q => \tx_cfg_frames_per_multi_reg_n_0_[4]\,
      S => i_axi_lite_ipif_n_1
    );
tx_cfg_hd_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_42,
      Q => p_5_in(16),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(0),
      Q => tx_cfg_lanes_in_use(0),
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_33,
      D => s_axi_wdata(10),
      Q => tx_cfg_lanes_in_use(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_33,
      D => s_axi_wdata(11),
      Q => tx_cfg_lanes_in_use(11),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(1),
      Q => tx_cfg_lanes_in_use(1),
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(2),
      Q => tx_cfg_lanes_in_use(2),
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(3),
      Q => tx_cfg_lanes_in_use(3),
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(4),
      Q => tx_cfg_lanes_in_use(4),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(5),
      Q => tx_cfg_lanes_in_use(5),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(6),
      Q => tx_cfg_lanes_in_use(6),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_34,
      D => s_axi_wdata(7),
      Q => tx_cfg_lanes_in_use(7),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_33,
      D => s_axi_wdata(8),
      Q => tx_cfg_lanes_in_use(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lanes_in_use_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_33,
      D => s_axi_wdata(9),
      Q => tx_cfg_lanes_in_use(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid0,
      D => s_axi_wdata(0),
      Q => \tx_cfg_lid0_reg_n_0_[0]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid0,
      D => s_axi_wdata(1),
      Q => \tx_cfg_lid0_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid0,
      D => s_axi_wdata(2),
      Q => \tx_cfg_lid0_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid0,
      D => s_axi_wdata(3),
      Q => \tx_cfg_lid0_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid0,
      D => s_axi_wdata(4),
      Q => \tx_cfg_lid0_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid1,
      D => s_axi_wdata(0),
      Q => \tx_cfg_lid1_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid1,
      D => s_axi_wdata(1),
      Q => \tx_cfg_lid1_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid1,
      D => s_axi_wdata(2),
      Q => \tx_cfg_lid1_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid1,
      D => s_axi_wdata(3),
      Q => \tx_cfg_lid1_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid1,
      D => s_axi_wdata(4),
      Q => \tx_cfg_lid1_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid2,
      D => s_axi_wdata(0),
      Q => \tx_cfg_lid2_reg_n_0_[0]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid2_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid2,
      D => s_axi_wdata(1),
      Q => \tx_cfg_lid2_reg_n_0_[1]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid2,
      D => s_axi_wdata(2),
      Q => \tx_cfg_lid2_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid2,
      D => s_axi_wdata(3),
      Q => \tx_cfg_lid2_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid2,
      D => s_axi_wdata(4),
      Q => \tx_cfg_lid2_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid3_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid3,
      D => s_axi_wdata(0),
      Q => \tx_cfg_lid3_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid3_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid3,
      D => s_axi_wdata(1),
      Q => \tx_cfg_lid3_reg_n_0_[1]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid3,
      D => s_axi_wdata(2),
      Q => \tx_cfg_lid3_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid3,
      D => s_axi_wdata(3),
      Q => \tx_cfg_lid3_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_lid3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => tx_cfg_lid3,
      D => s_axi_wdata(4),
      Q => \tx_cfg_lid3_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(0),
      Q => p_7_in(0),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(1),
      Q => p_7_in(1),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(2),
      Q => p_7_in(2),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(3),
      Q => p_7_in(3),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(4),
      Q => p_7_in(4),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(5),
      Q => p_7_in(5),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(6),
      Q => p_7_in(6),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_m_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_m,
      D => s_axi_wdata(7),
      Q => p_7_in(7),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(0),
      Q => \tx_cfg_multi_frames_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(1),
      Q => \tx_cfg_multi_frames_reg_n_0_[1]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(2),
      Q => \tx_cfg_multi_frames_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(3),
      Q => \tx_cfg_multi_frames_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(4),
      Q => \tx_cfg_multi_frames_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(5),
      Q => \tx_cfg_multi_frames_reg_n_0_[5]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(6),
      Q => \tx_cfg_multi_frames_reg_n_0_[6]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_multi_frames_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_multi_frames,
      D => s_axi_wdata(7),
      Q => \tx_cfg_multi_frames_reg_n_0_[7]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_n_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_n,
      D => s_axi_wdata(8),
      Q => p_7_in(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_n_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_n,
      D => s_axi_wdata(9),
      Q => p_7_in(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_n_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_n,
      D => s_axi_wdata(10),
      Q => p_7_in(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_n_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_n,
      D => s_axi_wdata(11),
      Q => p_7_in(11),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_n_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_n,
      D => s_axi_wdata(12),
      Q => p_7_in(12),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_np_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_88,
      D => s_axi_wdata(16),
      Q => p_7_in(16),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_np_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_88,
      D => s_axi_wdata(17),
      Q => p_7_in(17),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_np_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_88,
      D => s_axi_wdata(18),
      Q => p_7_in(18),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_np_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_88,
      D => s_axi_wdata(19),
      Q => p_7_in(19),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_np_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_88,
      D => s_axi_wdata(20),
      Q => p_7_in(20),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(0),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(1),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(2),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[2]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(3),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(4),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[4]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(5),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[5]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(6),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[6]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_octets_per_frame_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_octets_per_frame,
      D => s_axi_wdata(7),
      Q => \tx_cfg_octets_per_frame_reg_n_0_[7]\,
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_phadj_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_46,
      Q => tx_cfg_phadj_reg_n_0,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(0),
      Q => p_3_in(0),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(1),
      Q => p_3_in(1),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(2),
      Q => p_3_in(2),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(3),
      Q => p_3_in(3),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(4),
      Q => p_3_in(4),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(5),
      Q => p_3_in(5),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(6),
      Q => p_3_in(6),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_44,
      D => s_axi_wdata(7),
      Q => p_3_in(7),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(8),
      Q => p_3_in(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(9),
      Q => p_3_in(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(10),
      Q => p_3_in(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(11),
      Q => p_3_in(11),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(12),
      Q => p_3_in(12),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(13),
      Q => p_3_in(13),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(14),
      Q => p_3_in(14),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_res2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_43,
      D => s_axi_wdata(15),
      Q => p_3_in(15),
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_reset_i_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_36,
      Q => tx_cfg_reset_i,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_89,
      D => s_axi_wdata(8),
      Q => p_5_in(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_89,
      D => s_axi_wdata(9),
      Q => p_5_in(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_89,
      D => s_axi_wdata(10),
      Q => p_5_in(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_89,
      D => s_axi_wdata(11),
      Q => p_5_in(11),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => i_axi_lite_ipif_n_89,
      D => s_axi_wdata(12),
      Q => p_5_in(12),
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_scr_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_39,
      Q => tx_cfg_scr_enable_reg_n_0,
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_sticky_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_37,
      Q => tx_cfg_sticky_reset_reg_n_0,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_subclass_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_subclass,
      D => s_axi_wdata(0),
      Q => \tx_cfg_subclass_reg_n_0_[0]\,
      S => i_axi_lite_ipif_n_1
    );
\tx_cfg_subclass_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_subclass,
      D => s_axi_wdata(1),
      Q => \tx_cfg_subclass_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_support_lane_sync_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_38,
      Q => tx_cfg_support_lane_sync_reg_n_0,
      S => i_axi_lite_ipif_n_1
    );
tx_cfg_sysref_always_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_40,
      Q => p_30_in(0),
      R => i_axi_lite_ipif_n_1
    );
tx_cfg_sysref_resync_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_41,
      Q => p_30_in(16),
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_test_modes_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_core_clk,
      CE => '1',
      D => \tx_cfg_test_modes_reg_n_0_[0]\,
      Q => tx_cfg_test_modes_r(0),
      R => '0'
    );
\tx_cfg_test_modes_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_core_clk,
      CE => '1',
      D => \tx_cfg_test_modes_reg_n_0_[1]\,
      Q => tx_cfg_test_modes_r(1),
      R => '0'
    );
\tx_cfg_test_modes_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_core_clk,
      CE => '1',
      D => p_0_in,
      Q => tx_cfg_test_modes_r(2),
      R => '0'
    );
\tx_cfg_test_modes_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_core_clk,
      CE => '1',
      D => \tx_cfg_test_modes_reg_n_0_[3]\,
      Q => tx_cfg_test_modes_r(3),
      R => '0'
    );
\tx_cfg_test_modes_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_test_modes,
      D => s_axi_wdata(0),
      Q => \tx_cfg_test_modes_reg_n_0_[0]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_test_modes_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_test_modes,
      D => s_axi_wdata(1),
      Q => \tx_cfg_test_modes_reg_n_0_[1]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_test_modes_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_test_modes,
      D => s_axi_wdata(2),
      Q => p_0_in,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_test_modes_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_test_modes,
      D => s_axi_wdata(3),
      Q => \tx_cfg_test_modes_reg_n_0_[3]\,
      R => i_axi_lite_ipif_n_1
    );
\tx_cfg_test_modes_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_cfg_test_modes,
      D => s_axi_wdata(4),
      Q => enable_prbs_patterns,
      R => i_axi_lite_ipif_n_1
    );
\tx_sysref_delay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_sysref_delay,
      D => s_axi_wdata(8),
      Q => p_30_in(8),
      R => i_axi_lite_ipif_n_1
    );
\tx_sysref_delay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_sysref_delay,
      D => s_axi_wdata(9),
      Q => p_30_in(9),
      R => i_axi_lite_ipif_n_1
    );
\tx_sysref_delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_sysref_delay,
      D => s_axi_wdata(10),
      Q => p_30_in(10),
      R => i_axi_lite_ipif_n_1
    );
\tx_sysref_delay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => tx_sysref_delay,
      D => s_axi_wdata(11),
      Q => p_30_in(11),
      R => i_axi_lite_ipif_n_1
    );
tx_sysref_r_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => tx_core_clk,
      CE => '1',
      D => tx_sysref,
      Q => tx_sysref_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    tx_reset : in STD_LOGIC;
    tx_core_clk : in STD_LOGIC;
    tx_sysref : in STD_LOGIC;
    tx_sync : in STD_LOGIC;
    tx_aresetn : out STD_LOGIC;
    tx_start_of_frame : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_start_of_multiframe : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_tready : out STD_LOGIC;
    tx_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    tx_reset_gt : out STD_LOGIC;
    tx_reset_done : in STD_LOGIC;
    gt0_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_txcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_prbssel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "jesd204_v7_2_6,Vivado 2019.1.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of inst : label is "system_jesd204_0_0";
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynquplus";
  attribute C_LANES : integer;
  attribute C_LANES of inst : label is 4;
  attribute C_NODE_IS_TRANSMIT : integer;
  attribute C_NODE_IS_TRANSMIT of inst : label is 1;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_system_jesd204_0_0_block
     port map (
      gt0_txcharisk(3 downto 0) => gt0_txcharisk(3 downto 0),
      gt0_txdata(31 downto 0) => gt0_txdata(31 downto 0),
      gt1_txcharisk(3 downto 0) => gt1_txcharisk(3 downto 0),
      gt1_txdata(31 downto 0) => gt1_txdata(31 downto 0),
      gt2_txcharisk(3 downto 0) => gt2_txcharisk(3 downto 0),
      gt2_txdata(31 downto 0) => gt2_txdata(31 downto 0),
      gt3_txcharisk(3 downto 0) => gt3_txcharisk(3 downto 0),
      gt3_txdata(31 downto 0) => gt3_txdata(31 downto 0),
      gt_prbssel_out(3 downto 0) => gt_prbssel_out(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(11 downto 0) => s_axi_araddr(11 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(11 downto 0) => s_axi_awaddr(11 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      tx_aresetn => tx_aresetn,
      tx_core_clk => tx_core_clk,
      tx_reset => tx_reset,
      tx_reset_done => tx_reset_done,
      tx_reset_gt => tx_reset_gt,
      tx_start_of_frame(3 downto 0) => tx_start_of_frame(3 downto 0),
      tx_start_of_multiframe(3 downto 0) => tx_start_of_multiframe(3 downto 0),
      tx_sync => tx_sync,
      tx_sysref => tx_sysref,
      tx_tdata(127 downto 0) => tx_tdata(127 downto 0),
      tx_tready => tx_tready
    );
end STRUCTURE;
