Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Oct  2 16:56:59 2024
| Host         : mg running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file subsystem_bd_wrapper_timing_summary_routed.rpt -pb subsystem_bd_wrapper_timing_summary_routed.pb -rpx subsystem_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : subsystem_bd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.997        0.000                      0                 1194        0.032        0.000                      0                 1194        9.020        0.000                       0                   593  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.997        0.000                      0                 1093        0.032        0.000                      0                 1093        9.020        0.000                       0                   593  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              14.755        0.000                      0                  101        0.683        0.000                      0                  101  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.997ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 3.555ns (62.304%)  route 2.151ns (37.696%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.678     2.986    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419     3.405 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/Q
                         net (fo=2, routed)           0.846     4.251    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg_n_0_[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.296     4.547 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.547    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.080 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.080    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.197    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.512 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1/O[3]
                         net (fo=33, routed)          1.305     6.817    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.307     7.124 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.124    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.674 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.244    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.692 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.692    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]_i_1_n_6
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.506    22.698    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[29]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)        0.062    22.689    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                 13.997    

Slack (MET) :             14.018ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 3.534ns (62.164%)  route 2.151ns (37.836%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.678     2.986    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419     3.405 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/Q
                         net (fo=2, routed)           0.846     4.251    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg_n_0_[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.296     4.547 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.547    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.080 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.080    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.197    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.512 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1/O[3]
                         net (fo=33, routed)          1.305     6.817    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.307     7.124 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.124    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.674 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.244    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.671 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.671    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]_i_1_n_4
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.506    22.698    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[31]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)        0.062    22.689    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 14.018    

Slack (MET) :             14.092ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 3.460ns (61.665%)  route 2.151ns (38.335%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.678     2.986    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419     3.405 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/Q
                         net (fo=2, routed)           0.846     4.251    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg_n_0_[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.296     4.547 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.547    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.080 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.080    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.197    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.512 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1/O[3]
                         net (fo=33, routed)          1.305     6.817    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.307     7.124 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.124    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.674 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.244    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.597 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.597    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]_i_1_n_5
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.506    22.698    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[30]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)        0.062    22.689    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                 14.092    

Slack (MET) :             14.108ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 3.444ns (61.556%)  route 2.151ns (38.444%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.678     2.986    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419     3.405 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/Q
                         net (fo=2, routed)           0.846     4.251    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg_n_0_[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.296     4.547 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.547    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.080 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.080    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.197    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.512 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1/O[3]
                         net (fo=33, routed)          1.305     6.817    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.307     7.124 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.124    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.674 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.244    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.581 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.581    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]_i_1_n_7
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.506    22.698    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)        0.062    22.689    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                 14.108    

Slack (MET) :             14.111ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 3.441ns (61.535%)  route 2.151ns (38.465%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.678     2.986    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419     3.405 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/Q
                         net (fo=2, routed)           0.846     4.251    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg_n_0_[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.296     4.547 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.547    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.080 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.080    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.197    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.512 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1/O[3]
                         net (fo=33, routed)          1.305     6.817    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.307     7.124 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.124    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.674 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.244    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.578 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.578    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1_n_6
    SLICE_X9Y41          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.506    22.698    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y41          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[25]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)        0.062    22.689    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                 14.111    

Slack (MET) :             14.132ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 3.420ns (61.390%)  route 2.151ns (38.610%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.678     2.986    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419     3.405 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/Q
                         net (fo=2, routed)           0.846     4.251    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg_n_0_[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.296     4.547 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.547    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.080 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.080    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.197    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.512 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1/O[3]
                         net (fo=33, routed)          1.305     6.817    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.307     7.124 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.124    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.674 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.244    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.557 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.557    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1_n_4
    SLICE_X9Y41          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.506    22.698    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y41          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[27]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)        0.062    22.689    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 14.132    

Slack (MET) :             14.206ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 3.346ns (60.870%)  route 2.151ns (39.130%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.678     2.986    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419     3.405 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/Q
                         net (fo=2, routed)           0.846     4.251    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg_n_0_[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.296     4.547 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.547    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.080 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.080    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.197    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.512 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1/O[3]
                         net (fo=33, routed)          1.305     6.817    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.307     7.124 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.124    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.674 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.244    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.483 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.483    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1_n_5
    SLICE_X9Y41          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.506    22.698    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y41          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[26]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)        0.062    22.689    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 14.206    

Slack (MET) :             14.222ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 3.330ns (60.756%)  route 2.151ns (39.244%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.678     2.986    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419     3.405 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/Q
                         net (fo=2, routed)           0.846     4.251    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg_n_0_[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.296     4.547 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.547    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.080 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.080    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.197    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.512 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1/O[3]
                         net (fo=33, routed)          1.305     6.817    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.307     7.124 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.124    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.674 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.244 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.244    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.467 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.467    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]_i_1_n_7
    SLICE_X9Y41          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.506    22.698    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y41          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X9Y41          FDCE (Setup_fdce_C_D)        0.062    22.689    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         22.689    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                 14.222    

Slack (MET) :             14.224ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 3.327ns (60.735%)  route 2.151ns (39.265%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.678     2.986    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419     3.405 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/Q
                         net (fo=2, routed)           0.846     4.251    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg_n_0_[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.296     4.547 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.547    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.080 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.080    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.197    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.512 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1/O[3]
                         net (fo=33, routed)          1.305     6.817    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.307     7.124 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.124    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.674 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.464 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.464    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1_n_6
    SLICE_X9Y40          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.505    22.698    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y40          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[21]/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X9Y40          FDCE (Setup_fdce_C_D)        0.062    22.688    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                 14.224    

Slack (MET) :             14.245ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 3.306ns (60.584%)  route 2.151ns (39.416%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.678     2.986    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.419     3.405 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/Q
                         net (fo=2, routed)           0.846     4.251    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg_n_0_[4]
    SLICE_X8Y37          LUT5 (Prop_lut5_I4_O)        0.296     4.547 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.547    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_i_3_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.080 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.080    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.197 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.197    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__0_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.512 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1/O[3]
                         net (fo=33, routed)          1.305     6.817    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_next1_carry__1_n_4
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.307     7.124 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.124    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg[0]_i_4_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.674 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[0]_i_1_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.902    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[8]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.016    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[12]_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.130 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.130    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[16]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.443 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.443    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[20]_i_1_n_4
    SLICE_X9Y40          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.505    22.698    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y40          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[23]/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X9Y40          FDCE (Setup_fdce_C_D)        0.062    22.688    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                 14.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.526%)  route 0.151ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.584     0.925    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.151     1.223    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X0Y50          FDRE                                         r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.851     1.221    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y50          FDRE                                         r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)        -0.001     1.191    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.586     0.927    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.113     1.181    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X4Y46          SRLC32E                                      r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.853     1.223    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y46          SRLC32E                                      r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.011%)  route 0.192ns (59.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.584     0.925    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.192     1.245    subsystem_bd_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  subsystem_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.893     1.263    subsystem_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  subsystem_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    subsystem_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.584     0.925    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.192     1.244    subsystem_bd_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  subsystem_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.893     1.263    subsystem_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  subsystem_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    subsystem_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.941%)  route 0.231ns (62.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.565     0.906    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X9Y50          FDRE                                         r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.231     1.277    subsystem_bd_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X12Y49         FDRE                                         r  subsystem_bd_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.835     1.205    subsystem_bd_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X12Y49         FDRE                                         r  subsystem_bd_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.029     1.176    
    SLICE_X12Y49         FDRE (Hold_fdre_C_R)         0.009     1.185    subsystem_bd_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.226ns (49.655%)  route 0.229ns (50.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.567     0.908    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X9Y49          FDRE                                         r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.229     1.265    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X9Y50          LUT5 (Prop_lut5_I4_O)        0.098     1.363 r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.363    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X9Y50          FDRE                                         r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.834     1.204    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X9Y50          FDRE                                         r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.012%)  route 0.172ns (54.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.584     0.925    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y40          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.172     1.238    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X0Y41          SRLC32E                                      r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.850     1.220    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.584     0.925    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y40          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.174     1.240    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X0Y40          SRLC32E                                      r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.850     1.220    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.584     0.925    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y40          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.115     1.181    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X0Y41          SRLC32E                                      r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.850     1.220    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.073    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.584     0.925    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y40          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.099     1.165    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X4Y39          SRLC32E                                      r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.851     1.221    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y39          SRLC32E                                      r  subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.057    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y41   subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y43   subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y43   subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y44   subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y44   subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y44   subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y44   subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y45   subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y45   subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y39    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    subsystem_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.755ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.642ns (14.387%)  route 3.820ns (85.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/Q
                         net (fo=1, routed)           0.859     4.366    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.490 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         2.961     7.451    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X9Y25          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.490    22.683    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y25          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[0]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    22.206    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                 14.755    

Slack (MET) :             14.755ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/rgb_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.642ns (14.387%)  route 3.820ns (85.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/Q
                         net (fo=1, routed)           0.859     4.366    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.490 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         2.961     7.451    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X9Y25          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/rgb_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.490    22.683    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y25          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/rgb_reg_reg[0]/C
                         clock pessimism              0.230    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    22.206    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                 14.755    

Slack (MET) :             14.976ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.642ns (15.136%)  route 3.600ns (84.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/Q
                         net (fo=1, routed)           0.859     4.366    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.490 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         2.740     7.231    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X7Y26          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.491    22.684    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y26          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[2]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    22.207    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.207    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 14.976    

Slack (MET) :             14.976ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.642ns (15.136%)  route 3.600ns (84.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/Q
                         net (fo=1, routed)           0.859     4.366    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.490 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         2.740     7.231    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X7Y26          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.491    22.684    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y26          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[4]/C
                         clock pessimism              0.230    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X7Y26          FDCE (Recov_fdce_C_CLR)     -0.405    22.207    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.207    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 14.976    

Slack (MET) :             15.235ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.642ns (16.115%)  route 3.342ns (83.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/Q
                         net (fo=1, routed)           0.859     4.366    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.490 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         2.482     6.973    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X9Y26          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.492    22.684    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y26          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[12]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    22.208    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         22.208    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 15.235    

Slack (MET) :             15.235ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.642ns (16.115%)  route 3.342ns (83.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/Q
                         net (fo=1, routed)           0.859     4.366    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.490 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         2.482     6.973    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X9Y26          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.492    22.684    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y26          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[1]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    22.208    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.208    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 15.235    

Slack (MET) :             15.235ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.642ns (16.115%)  route 3.342ns (83.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/Q
                         net (fo=1, routed)           0.859     4.366    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.490 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         2.482     6.973    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X9Y26          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.492    22.684    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y26          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[3]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    22.208    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.208    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                 15.235    

Slack (MET) :             15.267ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.642ns (16.245%)  route 3.310ns (83.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/Q
                         net (fo=1, routed)           0.859     4.366    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.490 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         2.451     6.941    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X7Y27          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.492    22.684    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y27          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[5]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X7Y27          FDCE (Recov_fdce_C_CLR)     -0.405    22.208    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         22.208    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 15.267    

Slack (MET) :             15.267ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.642ns (16.245%)  route 3.310ns (83.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/Q
                         net (fo=1, routed)           0.859     4.366    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.490 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         2.451     6.941    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X7Y27          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.492    22.684    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y27          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[7]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X7Y27          FDCE (Recov_fdce_C_CLR)     -0.405    22.208    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         22.208    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 15.267    

Slack (MET) :             15.285ns  (required time - arrival time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.642ns (16.316%)  route 3.293ns (83.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1_reg/Q
                         net (fo=1, routed)           0.859     4.366    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff1
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     4.490 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         2.433     6.924    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X9Y27          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.493    22.686    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y27          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[6]/C
                         clock pessimism              0.230    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X9Y27          FDCE (Recov_fdce_C_CLR)     -0.405    22.209    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                 15.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.246ns (37.777%)  route 0.405ns (62.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/Q
                         net (fo=2, routed)           0.155     1.210    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.098     1.308 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         0.250     1.558    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X8Y44          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.834     1.204    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y44          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[0]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.246ns (31.025%)  route 0.547ns (68.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/Q
                         net (fo=2, routed)           0.155     1.210    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.098     1.308 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         0.392     1.699    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X8Y43          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.834     1.204    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y43          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[1]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y43          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.246ns (31.025%)  route 0.547ns (68.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/Q
                         net (fo=2, routed)           0.155     1.210    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.098     1.308 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         0.392     1.699    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X8Y43          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.834     1.204    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y43          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[2]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y43          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.246ns (31.025%)  route 0.547ns (68.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/Q
                         net (fo=2, routed)           0.155     1.210    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.098     1.308 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         0.392     1.699    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X8Y43          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.834     1.204    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y43          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[3]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y43          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.246ns (30.830%)  route 0.552ns (69.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/Q
                         net (fo=2, routed)           0.155     1.210    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.098     1.308 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         0.397     1.704    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X9Y42          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.833     1.203    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.849    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.246ns (30.830%)  route 0.552ns (69.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/Q
                         net (fo=2, routed)           0.155     1.210    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.098     1.308 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         0.397     1.704    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X9Y42          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.833     1.203    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[29]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.849    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.246ns (30.830%)  route 0.552ns (69.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/Q
                         net (fo=2, routed)           0.155     1.210    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.098     1.308 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         0.397     1.704    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X9Y42          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.833     1.203    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[30]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.849    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.246ns (30.830%)  route 0.552ns (69.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/Q
                         net (fo=2, routed)           0.155     1.210    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.098     1.308 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         0.397     1.704    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X9Y42          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.833     1.203    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y42          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[31]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X9Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.849    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/q_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_reg_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.246ns (26.903%)  route 0.668ns (73.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/Q
                         net (fo=2, routed)           0.155     1.210    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.098     1.308 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         0.513     1.821    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X5Y44          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.853     1.223    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X5Y44          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_reg_reg[20]/C
                         clock pessimism             -0.262     0.961    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.869    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_reg_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.246ns (26.903%)  route 0.668ns (73.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/s00_axi_aclk
    SLICE_X10Y45         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.148     1.055 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0_reg/Q
                         net (fo=2, routed)           0.155     1.210    subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/ff0
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.098     1.308 f  subsystem_bd_i/my_axi_ip_0/inst/sp_btn_i/rgb_reg[0]_i_2/O
                         net (fo=101, routed)         0.513     1.821    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/btn_pulse
    SLICE_X5Y44          FDCE                                         f  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.853     1.223    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X5Y44          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_reg_reg[21]/C
                         clock pessimism             -0.262     0.961    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.092     0.869    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.952    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 0.124ns (6.199%)  route 1.876ns (93.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.405     1.405    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X6Y49          LUT1 (Prop_lut1_I0_O)        0.124     1.529 r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.472     2.000    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y51          FDRE                                         r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.498     2.690    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y51          FDRE                                         r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.045ns (5.758%)  route 0.736ns (94.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.564     0.564    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X6Y49          LUT1 (Prop_lut1_I0_O)        0.045     0.609 r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.173     0.781    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y51          FDRE                                         r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.834     1.204    subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y51          FDRE                                         r  subsystem_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 4.003ns (47.259%)  route 4.468ns (52.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y43          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[2]/Q
                         net (fo=1, routed)           4.468     7.975    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    11.460 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.460    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 4.028ns (48.630%)  route 4.255ns (51.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y43          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[3]/Q
                         net (fo=1, routed)           4.255     7.762    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    11.272 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.272    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.585ns  (logic 4.120ns (54.314%)  route 3.465ns (45.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.661     2.969    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y25          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.419     3.388 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/rgb_reg_reg[0]/Q
                         net (fo=2, routed)           3.465     6.853    rgb_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.701    10.554 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.554    rgb[0]
    V16                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.325ns  (logic 4.057ns (55.386%)  route 3.268ns (44.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y43          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[1]/Q
                         net (fo=1, routed)           3.268     6.775    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    10.314 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.314    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 4.049ns (55.337%)  route 3.268ns (44.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.681     2.989    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y44          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.518     3.507 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[0]/Q
                         net (fo=1, routed)           3.268     6.775    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    10.306 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.306    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.396ns (54.466%)  route 1.167ns (45.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y44          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.071 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[0]/Q
                         net (fo=1, routed)           1.167     2.238    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.470 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.470    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.404ns (54.606%)  route 1.167ns (45.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y43          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164     1.071 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[1]/Q
                         net (fo=1, routed)           1.167     2.238    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.477 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.477    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.409ns (52.801%)  route 1.259ns (47.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.553     0.894    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X9Y25          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.128     1.021 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/rgb_reg_reg[0]/Q
                         net (fo=2, routed)           1.259     2.281    rgb_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.281     3.562 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.562    rgb[0]
    V16                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.375ns (46.739%)  route 1.567ns (53.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y43          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164     1.071 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[3]/Q
                         net (fo=1, routed)           1.567     2.637    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.848 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.848    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.011ns  (logic 1.351ns (44.867%)  route 1.660ns (55.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.566     0.907    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y43          FDCE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164     1.071 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/led_reg_reg[2]/Q
                         net (fo=1, routed)           1.660     2.730    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.917 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.917    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.731ns  (logic 3.032ns (39.216%)  route 4.699ns (60.784%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_btn_IBUF_inst/O
                         net (fo=34, routed)          4.699     6.188    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/rst_btn
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.312 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.312    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.827    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.731    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[28]_i_1_n_6
    SLICE_X11Y48         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.508     2.701    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/s00_axi_aclk
    SLICE_X11Y48         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[29]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.710ns  (logic 3.011ns (39.051%)  route 4.699ns (60.949%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_btn_IBUF_inst/O
                         net (fo=34, routed)          4.699     6.188    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/rst_btn
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.312 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.312    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.827    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.710 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.710    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[28]_i_1_n_4
    SLICE_X11Y48         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.508     2.701    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/s00_axi_aclk
    SLICE_X11Y48         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[31]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.636ns  (logic 2.937ns (38.460%)  route 4.699ns (61.540%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_btn_IBUF_inst/O
                         net (fo=34, routed)          4.699     6.188    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/rst_btn
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.312 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.312    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.827    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.636 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.636    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[28]_i_1_n_5
    SLICE_X11Y48         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.508     2.701    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/s00_axi_aclk
    SLICE_X11Y48         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[30]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.620ns  (logic 2.921ns (38.331%)  route 4.699ns (61.669%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_btn_IBUF_inst/O
                         net (fo=34, routed)          4.699     6.188    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/rst_btn
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.312 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.312    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.827    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.620 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.620    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[28]_i_1_n_7
    SLICE_X11Y48         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.508     2.701    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/s00_axi_aclk
    SLICE_X11Y48         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[28]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.617ns  (logic 2.918ns (38.307%)  route 4.699ns (61.693%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_btn_IBUF_inst/O
                         net (fo=34, routed)          4.699     6.188    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/rst_btn
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.312 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.312    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.827    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.617 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.617    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1_n_6
    SLICE_X11Y47         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.508     2.701    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/s00_axi_aclk
    SLICE_X11Y47         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[25]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.596ns  (logic 2.897ns (38.136%)  route 4.699ns (61.864%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_btn_IBUF_inst/O
                         net (fo=34, routed)          4.699     6.188    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/rst_btn
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.312 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.312    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.827    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.596 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.596    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1_n_4
    SLICE_X11Y47         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.508     2.701    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/s00_axi_aclk
    SLICE_X11Y47         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[27]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.522ns  (logic 2.823ns (37.527%)  route 4.699ns (62.473%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_btn_IBUF_inst/O
                         net (fo=34, routed)          4.699     6.188    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/rst_btn
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.312 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.312    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.827    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.522 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.522    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1_n_5
    SLICE_X11Y47         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.508     2.701    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/s00_axi_aclk
    SLICE_X11Y47         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[26]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.506ns  (logic 2.807ns (37.394%)  route 4.699ns (62.606%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_btn_IBUF_inst/O
                         net (fo=34, routed)          4.699     6.188    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/rst_btn
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.312 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.312    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.827    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.506 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.506    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]_i_1_n_7
    SLICE_X11Y47         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.508     2.701    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/s00_axi_aclk
    SLICE_X11Y47         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[24]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.503ns  (logic 2.804ns (37.369%)  route 4.699ns (62.631%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_btn_IBUF_inst/O
                         net (fo=34, routed)          4.699     6.188    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/rst_btn
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.312 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.312    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.827    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.503 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.503    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1_n_6
    SLICE_X11Y46         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.507     2.700    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/s00_axi_aclk
    SLICE_X11Y46         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[21]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.482ns  (logic 2.783ns (37.193%)  route 4.699ns (62.807%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  rst_btn_IBUF_inst/O
                         net (fo=34, routed)          4.699     6.188    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/rst_btn
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.312 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.312    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count[0]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.713 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[0]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.827    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[4]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[8]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[12]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[16]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.482 r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.482    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[20]_i_1_n_4
    SLICE_X11Y46         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         1.507     2.700    subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/s00_axi_aclk
    SLICE_X11Y46         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/db_btn_i/count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.467ns  (logic 0.351ns (23.946%)  route 1.116ns (76.054%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_IBUF[2]_inst/O
                         net (fo=15, routed)          1.116     1.422    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/sw[2]
    SLICE_X10Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.467 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[17]_i_1/O
                         net (fo=1, routed)           0.000     1.467    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[17]
    SLICE_X10Y38         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.832     1.202    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X10Y38         FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[17]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.341ns (21.732%)  route 1.226ns (78.268%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=15, routed)          1.226     1.522    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/sw[3]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.045     1.567 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[18]_i_1/O
                         net (fo=1, routed)           0.000     1.567    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[18]
    SLICE_X8Y36          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.829     1.199    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y36          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[18]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.345ns (21.932%)  route 1.226ns (78.068%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  sw_IBUF[3]_inst/O
                         net (fo=15, routed)          1.226     1.522    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/sw[3]
    SLICE_X8Y36          LUT4 (Prop_lut4_I1_O)        0.049     1.571 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[6]_i_1/O
                         net (fo=1, routed)           0.000     1.571    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[6]
    SLICE_X8Y36          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.829     1.199    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X8Y36          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[6]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.349ns (20.661%)  route 1.342ns (79.339%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=15, routed)          1.342     1.648    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/sw[2]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.043     1.691 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[4]_i_1/O
                         net (fo=1, routed)           0.000     1.691    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[4]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.832     1.202    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[4]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.350ns (20.708%)  route 1.342ns (79.292%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_IBUF[2]_inst/O
                         net (fo=15, routed)          1.342     1.648    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/sw[2]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.044     1.692 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[15]_i_1/O
                         net (fo=1, routed)           0.000     1.692    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[15]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.832     1.202    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[15]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.349ns (20.649%)  route 1.343ns (79.351%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=15, routed)          1.343     1.649    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/sw[2]
    SLICE_X7Y38          LUT3 (Prop_lut3_I2_O)        0.043     1.692 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[24]_i_1/O
                         net (fo=1, routed)           0.000     1.692    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[24]
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.832     1.202    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[24]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.692ns  (logic 0.349ns (20.649%)  route 1.343ns (79.351%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=15, routed)          1.343     1.649    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/sw[2]
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.043     1.692 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[8]_i_1/O
                         net (fo=1, routed)           0.000     1.692    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[8]
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.832     1.202    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[8]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.351ns (20.755%)  route 1.342ns (79.245%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_IBUF[2]_inst/O
                         net (fo=15, routed)          1.342     1.648    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/sw[2]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.045     1.693 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[12]_i_1/O
                         net (fo=1, routed)           0.000     1.693    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[12]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.832     1.202    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[12]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.351ns (20.755%)  route 1.342ns (79.245%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_IBUF[2]_inst/O
                         net (fo=15, routed)          1.342     1.648    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/sw[2]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.045     1.693 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[13]_i_1/O
                         net (fo=1, routed)           0.000     1.693    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[13]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.832     1.202    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[13]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.351ns (20.742%)  route 1.343ns (79.258%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 f  sw_IBUF[2]_inst/O
                         net (fo=15, routed)          1.343     1.649    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/sw[2]
    SLICE_X7Y38          LUT4 (Prop_lut4_I2_O)        0.045     1.694 r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[16]_i_1/O
                         net (fo=1, routed)           0.000     1.694    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler[16]
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  subsystem_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    subsystem_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  subsystem_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=593, routed)         0.832     1.202    subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/s00_axi_aclk
    SLICE_X7Y38          FDRE                                         r  subsystem_bd_i/my_axi_ip_0/inst/my_axi_ip_v1_0_S00_AXI_inst/counter1/prescaler_reg[16]/C





