// Generated by CIRCT firtool-1.30.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module SourceB(
  input         clock,
                reset,
                io_req_valid,
  input  [2:0]  io_req_bits_param,
  input  [3:0]  io_req_bits_tag,
  input  [6:0]  io_req_bits_set,
  input  [21:0] io_req_bits_clients,
  input         io_b_ready,
  output        io_req_ready,
                io_b_valid,
  output [1:0]  io_b_bits_param,
  output [6:0]  io_b_bits_source,
  output [31:0] io_b_bits_address
);

  reg  [21:0] remain;	// @[SourceB.scala:46:25]
  wire [21:0] todo = (|remain) ? remain : io_req_bits_clients;	// @[SourceB.scala:46:25, :51:23, :52:19]
  wire [20:0] _GEN = todo[20:0] | {todo[19:0], 1'h0};	// @[SourceB.scala:52:19, :59:13, package.scala:245:{43,53}]
  wire [20:0] _GEN_0 = _GEN | {_GEN[18:0], 2'h0};	// @[Cat.scala:33:92, package.scala:245:{43,53}]
  wire [20:0] _GEN_1 = _GEN_0 | {_GEN_0[16:0], 4'h0};	// @[Parameters.scala:220:15, package.scala:245:{43,53}]
  wire [20:0] _GEN_2 = _GEN_1 | {_GEN_1[12:0], 8'h0};	// @[SourceB.scala:81:23, package.scala:245:{43,53}]
  wire [21:0] _GEN_3 = {~(_GEN_2 | {_GEN_2[4:0], 16'h0}), 1'h1} & todo;	// @[SourceB.scala:52:19, :53:{16,31,37}, :59:13, package.scala:245:{43,48,53}]
  wire        _param_T_1 = ~(|remain) & io_req_valid;	// @[Decoupled.scala:51:35, SourceB.scala:46:25, :51:23, :61:21]
  wire        b_valid = (|remain) | io_req_valid;	// @[SourceB.scala:46:25, :51:23, :68:21]
  reg  [3:0]  tag_r;	// @[Reg.scala:19:16]
  reg  [6:0]  set_r;	// @[Reg.scala:19:16]
  reg  [2:0]  param_r;	// @[Reg.scala:19:16]
  wire [5:0]  _GEN_4 = (_GEN_3[6] ? 6'h3C : 6'h0) | (_GEN_3[7] ? 6'h38 : 6'h0) | (_GEN_3[8] ? 6'h34 : 6'h0) | (_GEN_3[9] ? 6'h30 : 6'h0) | (_GEN_3[10] ? 6'h2C : 6'h0) | (_GEN_3[11] ? 6'h28 : 6'h0) | (_GEN_3[12] ? 6'h24 : 6'h0);	// @[Mux.scala:27:73, :29:36, Parameters.scala:220:15, SourceB.scala:53:37]
  wire [4:0]  _GEN_5 = _GEN_4[4:0] | (_GEN_3[14] ? 5'h1C : 5'h0) | (_GEN_3[15] ? 5'h18 : 5'h0) | (_GEN_3[16] ? 5'h14 : 5'h0);	// @[Mux.scala:27:73, :29:36, SourceB.scala:53:37]
  wire [3:0]  _GEN_6 = _GEN_5[3:0] | (_GEN_3[18] ? 4'hC : 4'h0);	// @[Mux.scala:27:73, :29:36, Parameters.scala:220:15, SourceB.scala:53:37]
  always @(posedge clock) begin
    if (reset)
      remain <= 22'h0;	// @[SourceB.scala:46:25]
    else
      remain <= (remain | (_param_T_1 ? io_req_bits_clients : 22'h0)) & ~(io_b_ready & b_valid ? _GEN_3 : 22'h0);	// @[Decoupled.scala:51:35, SourceB.scala:46:25, :47:30, :48:30, :49:{23,37,39}, :53:37, :62:{24,37}, :68:21, :69:{19,32}]
    if (_param_T_1) begin	// @[Decoupled.scala:51:35]
      tag_r <= io_req_bits_tag;	// @[Reg.scala:19:16]
      set_r <= io_req_bits_set;	// @[Reg.scala:19:16]
      param_r <= io_req_bits_param;	// @[Reg.scala:19:16]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[SourceB.scala:59:12]
      if (~reset & ~(~io_req_valid | (|io_req_bits_clients))) begin	// @[SourceB.scala:59:{12,13,27,50}]
        if (`ASSERT_VERBOSE_COND_)	// @[SourceB.scala:59:12]
          $error("Assertion failed\n    at SourceB.scala:59 assert (!io.req.valid || io.req.bits.clients =/= 0.U)\n");	// @[SourceB.scala:59:12]
        if (`STOP_COND_)	// @[SourceB.scala:59:12]
          $fatal;	// @[SourceB.scala:59:12]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        remain = _RANDOM_0[21:0];	// @[SourceB.scala:46:25]
        tag_r = _RANDOM_0[25:22];	// @[Reg.scala:19:16, SourceB.scala:46:25]
        set_r = {_RANDOM_0[31:26], _RANDOM_1[0]};	// @[Reg.scala:19:16, SourceB.scala:46:25]
        param_r = _RANDOM_1[3:1];	// @[Reg.scala:19:16]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_req_ready = ~(|remain);	// @[SourceB.scala:46:25, :51:23, :61:21]
  assign io_b_valid = b_valid;	// @[SourceB.scala:68:21]
  assign io_b_bits_param = (|remain) ? param_r[1:0] : io_req_bits_param[1:0];	// @[Reg.scala:19:16, SourceB.scala:46:25, :51:23, :74:20]
  assign io_b_bits_source = (_GEN_3[0] ? 7'h54 : 7'h0) | (_GEN_3[1] ? 7'h50 : 7'h0) | (_GEN_3[2] ? 7'h4C : 7'h0) | (_GEN_3[3] ? 7'h48 : 7'h0) | (_GEN_3[4] ? 7'h44 : 7'h0) | {_GEN_3[5], _GEN_4[5] | _GEN_3[13], _GEN_5[4] | _GEN_3[17], _GEN_6[3] | _GEN_3[19], _GEN_6[2] | _GEN_3[20], _GEN_6[1:0]};	// @[Mux.scala:27:73, :29:36, Parameters.scala:220:15, SourceB.scala:53:37]
  assign io_b_bits_address = {15'h0, (|remain) ? tag_r : io_req_bits_tag, (|remain) ? set_r : io_req_bits_set, 6'h0};	// @[Cat.scala:33:92, Parameters.scala:220:15, Reg.scala:19:16, SourceB.scala:46:25, :51:23, :72:18, :73:18]
endmodule

