OpenROAD 944855835623e651e7b9c7c50efcce1fb04b4fee 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.20.16/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.20.16/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.20.16/tmp/placement/7-global.def
[INFO ODB-0128] Design: counter_16b
[INFO ODB-0130]     Created 22 pins.
[INFO ODB-0131]     Created 176 components and 880 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 604 connections.
[INFO ODB-0133]     Created 83 nets and 276 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/counter_16b/runs/RUN_2022.03.17_11.20.16/tmp/placement/7-global.def
###############################################################################
# Created by write_sdc
# Thu Mar 17 11:20:19 2022
###############################################################################
current_design counter_16b
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {clock}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count_en}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {count_tc}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {count_tc}]
set_load -pin_load 0.0334 [get_ports {count[15]}]
set_load -pin_load 0.0334 [get_ports {count[14]}]
set_load -pin_load 0.0334 [get_ports {count[13]}]
set_load -pin_load 0.0334 [get_ports {count[12]}]
set_load -pin_load 0.0334 [get_ports {count[11]}]
set_load -pin_load 0.0334 [get_ports {count[10]}]
set_load -pin_load 0.0334 [get_ports {count[9]}]
set_load -pin_load 0.0334 [get_ports {count[8]}]
set_load -pin_load 0.0334 [get_ports {count[7]}]
set_load -pin_load 0.0334 [get_ports {count[6]}]
set_load -pin_load 0.0334 [get_ports {count[5]}]
set_load -pin_load 0.0334 [get_ports {count[4]}]
set_load -pin_load 0.0334 [get_ports {count[3]}]
set_load -pin_load 0.0334 [get_ports {count[2]}]
set_load -pin_load 0.0334 [get_ports {count[1]}]
set_load -pin_load 0.0334 [get_ports {count[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clock}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {count_en}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 3 input buffers.
[INFO RSZ-0028] Inserted 17 output buffers.
[INFO RSZ-0058] Using max wire length 2319um.
[INFO RSZ-0039] Resized 96 instances.
Placement Analysis
---------------------------------
total displacement        408.8 u
average displacement        2.1 u
max displacement           13.0 u
original HPWL            1682.2 u
legalized HPWL           2100.0 u
delta HPWL                   25 %

[INFO DPL-0020] Mirrored 39 instances
[INFO DPL-0021] HPWL before            2100.0 u
[INFO DPL-0022] HPWL after             2036.6 u
[INFO DPL-0023] HPWL delta               -3.0 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _132_ (rising edge-triggered flip-flop)
Endpoint: count[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.17    0.00    0.00 ^ _132_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.34    0.34 v _132_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           net15 (net)
                  0.05    0.00    0.34 v output15/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    0.51 v output15/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[5] (net)
                  0.09    0.00    0.51 v count[5] (out)
                                  0.51   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  2.26   slack (MET)


Startpoint: _134_ (rising edge-triggered flip-flop)
Endpoint: count[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.17    0.00    0.00 ^ _134_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.05    0.34    0.34 v _134_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           net17 (net)
                  0.05    0.00    0.34 v output17/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.17    0.52 v output17/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[7] (net)
                  0.09    0.00    0.52 v count[7] (out)
                                  0.52   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)


Startpoint: _136_ (rising edge-triggered flip-flop)
Endpoint: count[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.17    0.00    0.00 ^ _136_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.35    0.35 v _136_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           net19 (net)
                  0.06    0.00    0.35 v output19/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.18    0.52 v output19/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[9] (net)
                  0.09    0.00    0.52 v count[9] (out)
                                  0.52   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)


Startpoint: _142_ (rising edge-triggered flip-flop)
Endpoint: count[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.17    0.00    0.00 ^ _142_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.35    0.35 v _142_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           net10 (net)
                  0.06    0.00    0.35 v output10/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.18    0.53 v output10/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[15] (net)
                  0.09    0.00    0.53 v count[15] (out)
                                  0.53   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)


Startpoint: _138_ (rising edge-triggered flip-flop)
Endpoint: count[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.17    0.00    0.00 ^ _138_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.06    0.35    0.35 v _138_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.01                           net6 (net)
                  0.06    0.00    0.35 v output6/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.18    0.53 v output6/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[11] (net)
                  0.09    0.00    0.53 v count[11] (out)
                                  0.53   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: count_en (input port clocked by clk)
Endpoint: count_tc (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ count_en (in)
     1    0.00                           count_en (net)
                  0.03    0.00    2.02 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.15    0.15    2.17 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.01                           net2 (net)
                  0.15    0.00    2.17 ^ _063_/A (sky130_fd_sc_hd__and3_1)
                  0.11    0.23    2.40 ^ _063_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _016_ (net)
                  0.11    0.00    2.40 ^ _066_/B (sky130_fd_sc_hd__and4_1)
                  0.08    0.23    2.63 ^ _066_/X (sky130_fd_sc_hd__and4_1)
     2    0.01                           _019_ (net)
                  0.08    0.00    2.63 ^ _067_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.17    0.20    2.83 ^ _067_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _020_ (net)
                  0.17    0.00    2.83 ^ _070_/B (sky130_fd_sc_hd__and4_1)
                  0.06    0.21    3.04 ^ _070_/X (sky130_fd_sc_hd__and4_1)
     1    0.00                           _023_ (net)
                  0.06    0.00    3.04 ^ _071_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.15    3.19 ^ _071_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           net20 (net)
                  0.12    0.00    3.19 ^ output20/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.24    3.44 ^ output20/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count_tc (net)
                  0.18    0.00    3.44 ^ count_tc (out)
                                  3.44   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  4.31   slack (MET)


Startpoint: _140_ (rising edge-triggered flip-flop)
Endpoint: count[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.17    0.00    0.00 ^ _140_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.21    0.49    0.49 ^ _140_/Q (sky130_fd_sc_hd__dfxtp_1)
     5    0.02                           net8 (net)
                  0.21    0.00    0.49 ^ output8/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.27    0.76 ^ output8/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[13] (net)
                  0.18    0.00    0.76 ^ count[13] (out)
                                  0.76   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  6.99   slack (MET)


Startpoint: _129_ (rising edge-triggered flip-flop)
Endpoint: count[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.17    0.00    0.00 ^ _129_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.18    0.47    0.47 ^ _129_/Q (sky130_fd_sc_hd__dfxtp_1)
     5    0.02                           net12 (net)
                  0.18    0.00    0.47 ^ output12/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.26    0.73 ^ output12/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[2] (net)
                  0.18    0.00    0.73 ^ count[2] (out)
                                  0.73   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)


Startpoint: _137_ (rising edge-triggered flip-flop)
Endpoint: count[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.17    0.00    0.00 ^ _137_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.18    0.47    0.47 ^ _137_/Q (sky130_fd_sc_hd__dfxtp_1)
     5    0.02                           net5 (net)
                  0.18    0.00    0.47 ^ output5/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.26    0.72 ^ output5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[10] (net)
                  0.18    0.00    0.72 ^ count[10] (out)
                                  0.72   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: _135_ (rising edge-triggered flip-flop)
Endpoint: count[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.17    0.00    0.00 ^ _135_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.16    0.45    0.45 ^ _135_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.02                           net18 (net)
                  0.16    0.00    0.45 ^ output18/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    0.70 ^ output18/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count[8] (net)
                  0.17    0.00    0.70 ^ count[8] (out)
                                  0.70   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: count_en (input port clocked by clk)
Endpoint: count_tc (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ count_en (in)
     1    0.00                           count_en (net)
                  0.03    0.00    2.02 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.15    0.15    2.17 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.01                           net2 (net)
                  0.15    0.00    2.17 ^ _063_/A (sky130_fd_sc_hd__and3_1)
                  0.11    0.23    2.40 ^ _063_/X (sky130_fd_sc_hd__and3_1)
     4    0.01                           _016_ (net)
                  0.11    0.00    2.40 ^ _066_/B (sky130_fd_sc_hd__and4_1)
                  0.08    0.23    2.63 ^ _066_/X (sky130_fd_sc_hd__and4_1)
     2    0.01                           _019_ (net)
                  0.08    0.00    2.63 ^ _067_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.17    0.20    2.83 ^ _067_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _020_ (net)
                  0.17    0.00    2.83 ^ _070_/B (sky130_fd_sc_hd__and4_1)
                  0.06    0.21    3.04 ^ _070_/X (sky130_fd_sc_hd__and4_1)
     1    0.00                           _023_ (net)
                  0.06    0.00    3.04 ^ _071_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.15    3.19 ^ _071_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           net20 (net)
                  0.12    0.00    3.19 ^ output20/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.24    3.44 ^ output20/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           count_tc (net)
                  0.18    0.00    3.44 ^ count_tc (out)
                                  3.44   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  4.31   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 4.31

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 2.26
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             7.50e-06   4.81e-06   1.35e-10   1.23e-05  54.2%
Combinational          5.66e-06   4.75e-06   5.19e-10   1.04e-05  45.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.32e-05   9.56e-06   6.54e-10   2.27e-05 100.0%
                          57.9%      42.1%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 1136 u^2 29% utilization.
area_report_end
