// Seed: 3112644772
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_1 = 1 + {1, {1, 1}} * id_1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1[1] = id_2;
  initial begin : LABEL_0
    id_2 = id_2;
  end
  supply0 id_3;
  assign id_2 = id_3#(
      .id_2(id_3),
      .id_2(id_2),
      .id_3(1),
      .id_2(1)
  );
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
