Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/fedeserver/Documents/Jaquenod/GIT/Modulo2/ISE/LFSR/TB_Head_isim_beh.exe" -prj "/home/fedeserver/Documents/Jaquenod/GIT/Modulo2/ISE/LFSR/TB_Head_beh.prj" "work.TB_Head" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/fedeserver/Documents/Jaquenod/GIT/Modulo2/ISE/LFSR/En_Head.vhd" into library work
WARNING:HDLCompiler:1369 - "/home/fedeserver/Documents/Jaquenod/GIT/Modulo2/ISE/LFSR/En_Head.vhd" Line 44: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/home/fedeserver/Documents/Jaquenod/GIT/Modulo2/ISE/LFSR/TB_Head.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37172 KB
Fuse CPU Usage: 2940 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arq_head of entity En_Head [en_head_default]
Compiling architecture behavior of entity tb_head
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/fedeserver/Documents/Jaquenod/GIT/Modulo2/ISE/LFSR/TB_Head_isim_beh.exe
Fuse Memory Usage: 80592 KB
Fuse CPU Usage: 3060 ms
GCC CPU Usage: 820 ms
