arch                                  	circuit        	script_params                           	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                               	vpr_compiled       	hostname                           	rundir                                                                                                                                                                                                   	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k6_frac_N10_frac_chain_mem32K_40nm.xml	multiclock.blif	common_--timing_report_detail_netlist   	0.29                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-1877-g77d3b9ae4	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2020-06-02T18:06:14	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_timing_report_detail/run011/k6_frac_N10_frac_chain_mem32K_40nm.xml/multiclock.blif/common_--timing_report_detail_netlist   	27132      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.01     	16                   	0.02      	0.00             	0.545         	-3.13055            	-0.545              	0.545                                                        	2.6504e-05                       	1.7223e-05           	0.00364423                      	0.0024041           	20            	26               	8                                     	107788                	107788               	10441.3                          	652.579                             	0.01                     	0.00430123                               	0.00287257                   	20                         	1                                	7                          	7                                 	139                        	86                       	0.721454           	0.545                                             	-3.67021 	-0.721454	0       	0       	13752.8                     	859.551                        	0.00                	0.000569671                         	0.000433281             
k6_frac_N10_frac_chain_mem32K_40nm.xml	multiclock.blif	common_--timing_report_detail_aggregated	0.26                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-1877-g77d3b9ae4	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2020-06-02T18:06:14	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_timing_report_detail/run011/k6_frac_N10_frac_chain_mem32K_40nm.xml/multiclock.blif/common_--timing_report_detail_aggregated	27176      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.01     	16                   	0.02      	0.00             	0.545         	-3.13055            	-0.545              	0.545                                                        	2.635e-05                        	1.6953e-05           	0.00367386                      	0.00239662          	20            	26               	8                                     	107788                	107788               	10441.3                          	652.579                             	0.01                     	0.00433019                               	0.00286887                   	20                         	1                                	7                          	7                                 	139                        	86                       	0.721454           	0.545                                             	-3.67021 	-0.721454	0       	0       	13752.8                     	859.551                        	0.00                	0.000263548                         	0.000200567             
k6_frac_N10_frac_chain_mem32K_40nm.xml	multiclock.blif	common_--timing_report_detail_detailed  	0.31                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	2      	5     	0           	0       	success   	v8.0.0-1877-g77d3b9ae4	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2020-06-02T18:06:14	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_timing_report_detail/run011/k6_frac_N10_frac_chain_mem32K_40nm.xml/multiclock.blif/common_--timing_report_detail_detailed  	27184      	5                 	3                  	11                 	14                   	2                 	9                   	10                    	4           	4            	16               	clb                      	auto       	0.00     	16                   	0.02      	0.00             	0.545         	-3.13055            	-0.545              	0.545                                                        	2.6258e-05                       	1.7131e-05           	0.00392208                      	0.00261425          	20            	26               	8                                     	107788                	107788               	10441.3                          	652.579                             	0.01                     	0.00459771                               	0.00309595                   	20                         	1                                	7                          	7                                 	139                        	86                       	0.721454           	0.545                                             	-3.67021 	-0.721454	0       	0       	13752.8                     	859.551                        	0.00                	0.000377741                         	0.000291052             
