//Synthesized v file
/home/sparclab/a/sayeeda/03_Rudraksh_TSMC_0425/Synthesis/Rudraksh_dual_sram_tsmc_with_sdf/APR6/scanchain_top.gate.v

//TSMC library
/home/sparclab/a/li4509/TSMC2024/tcbn65lp_220a/tcbn65lp_220a/TSMCHOME/digital/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v

//SRAM
/home/sparclab/a/sayeeda/03_Rudraksh_TSMC_0425/RTL/tsdn65lpa896x16m4m_200b_tt1p2v25c.v
/home/sparclab/a/sayeeda/03_Rudraksh_TSMC_0425/RTL/tsdn65lpa1280x16m4m_200b_tt1p2v25c.v



//Testbench
./tb_scanchain_top_abdullah.sv
