arch	circuit	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/A.sdc	0.20		-1	-1	-1	-1	-1	-1	-1	-1	-1	2	5	0	0	success	v8.0.0-4627-ga24fa2acd	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T11:31:46	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	25368	5	3	11	14	2	9	10	4	4	16	clb	auto	0.00	-1	0.01	0.00	0.738757	-2.61951	-0.738757	0.571	0.01	2.3734e-05	1.7131e-05	0.00210791	0.00151139	6	17	7	107788	107788	3417.33	213.583	0.01	0.00261824	0.00186982	19	7	21	21	580	289	0.756339	0.571	-2.63975	-0.756339	0	0	4794.78	299.674	0.00	0.00	0.000423067	0.000303106	
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/B.sdc	0.19		-1	-1	-1	-1	-1	-1	-1	-1	-1	2	5	0	0	success	v8.0.0-4627-ga24fa2acd	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T11:31:46	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	25332	5	3	11	14	2	9	10	4	4	16	clb	auto	0.00	-1	0.00	0.00	0.571	0	0	0.571	0.01	2.6504e-05	1.909e-05	0.000147089	0.000108196	8	22	3	107788	107788	4794.78	299.674	0.00	0.000512074	0.000367671	16	4	14	14	288	119	0.571	0.571	0	0	0	0	5401.54	337.596	0.00	0.00	0.0002981	0.000213314	
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/C.sdc	0.23		-1	-1	-1	-1	-1	-1	-1	-1	-1	2	5	0	0	success	v8.0.0-4627-ga24fa2acd	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T11:31:46	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	25324	5	3	11	14	2	9	10	4	4	16	clb	auto	0.00	-1	0.01	0.00	0.569757	-1.88665	-0.569757	0.571	0.01	2.5442e-05	1.7622e-05	0.00242431	0.00159865	8	16	4	107788	107788	4794.78	299.674	0.00	0.00288645	0.00191542	29	4	18	18	640	404	0.756988	0.571	-2.27494	-0.756988	0	0	5401.54	337.596	0.00	0.00	0.000352769	0.000243415	
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/D.sdc	0.24		-1	-1	-1	-1	-1	-1	-1	-1	-1	2	5	0	0	success	v8.0.0-4627-ga24fa2acd	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T11:31:46	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	25348	5	3	11	14	2	9	10	4	4	16	clb	auto	0.01	-1	0.01	0.00	1.56976	-4.87629	-1.56976	0.571	0.01	2.672e-05	1.8433e-05	0.00280615	0.00181918	10	19	8	107788	107788	5401.54	337.596	0.02	0.00626318	0.00405333	39	7	22	22	1411	1077	1.57241	0.571	-5.66074	-1.57241	0	0	6174.55	385.909	0.00	0.00	0.000488071	0.000336785	
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/E.sdc	0.20		-1	-1	-1	-1	-1	-1	-1	-1	-1	2	5	0	0	success	v8.0.0-4627-ga24fa2acd	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T11:31:46	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	25244	5	3	11	14	2	9	10	4	4	16	clb	auto	0.00	-1	0.01	0.00	1.37313	-2.68253	-1.37313	0.571	0.01	3.0318e-05	1.8781e-05	0.00243182	0.00163112	6	45	9	107788	107788	3417.33	213.583	0.01	0.00348795	0.00235271	30	7	21	21	807	542	1.39358	0.571	-2.70652	-1.39358	0	0	4794.78	299.674	0.00	0.00	0.0004959	0.000351878	
k6_N10_mem32K_40nm.xml	multiclock.blif	common_-sdc_file_sdc/samples/F.sdc	0.28		-1	-1	-1	-1	-1	-1	-1	-1	-1	2	5	0	0	success	v8.0.0-4627-ga24fa2acd	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T11:31:46	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	25576	5	3	11	14	2	9	10	4	4	16	clb	auto	0.01	-1	0.01	0.00	0.0697572	0	0	0.571	0.01	2.4707e-05	1.7963e-05	0.00217793	0.00154014	8	16	4	107788	107788	4794.78	299.674	0.00	0.00275793	0.00194999	24	4	11	11	358	205	0.0715255	0.571	0	0	0	0	5401.54	337.596	0.00	0.00	0.000348224	0.000256124	
