[{"q":"<p>In Sequential Circuits, Metastable State in Flip Flop, Statements: i). Reduce with the help of synchronizing . ii). synchronizing increases the overall circuit delay. iii) reduce by Decoders only . Which Statements are TRUE ?</p>","a":[{"id":1594418,"option":"Both i & ii ","correct":true},{"id":1594419,"option":"Only Statement  i ","correct":false},{"id":1594420,"option":"Only statement ii ","correct":false},{"id":1594421,"option":"All","correct":false}]},{"q":"<p>In Digital Electronics , How many 2 x 1 Multiplexer are / is required to realize Negative edge triggered Delay- Flip Flop?</p>","a":[{"id":1594414,"option":"3","correct":false},{"id":1594415,"option":"4","correct":false},{"id":1594416,"option":"1","correct":false},{"id":1594417,"option":"2","correct":true}]},{"q":"<p>In Digital Electronics, What is the condition to avoid Race around condition in a Flip Flop ? t (pw) -&gt; Pulse width , t (pd ) -&gt; Propagation delay of the Flip Flop, T -&gt; Clock Time period.</p>","a":[{"id":1594410,"option":"t(pw) > t(pd)> T","correct":false},{"id":1594411,"option":"t(pw) < t(pd)< T","correct":true},{"id":1594412,"option":"t(pw) < t(pd)> T","correct":false},{"id":1594413,"option":"t(pw) > t(pd)< T","correct":false}]},{"q":"<p>In Digital Electronics, In the shown figure below Each NOT gate propagation delay is 10 femto sec . When five NOT gates are connected in series loop , the output taken at the one of the NOT gate terminal, then frequency(Fout ) is ?</p>","a":[{"id":1594406,"option":"100 THz","correct":true},{"id":1594407,"option":"20 THz","correct":false},{"id":1594408,"option":"100 GHz","correct":false},{"id":1594409,"option":"200 GHz","correct":false}]},{"q":"<p>In a Sequential Circuits, In RS NAND latch we get the uncomplemented Output when ?</p>","a":[{"id":1594402,"option":"Set = 1 ,                        Reset = 0 ","correct":false},{"id":1594403,"option":"Set = 1 ,                    Reset = 1 ","correct":false},{"id":1594404,"option":"Set = 0 ,             Reset = 1","correct":false},{"id":1594405,"option":"Set = 0 ,          Reset = 0 ","correct":true}]},{"q":"<p>In a Sequential Circuits, What is the Difference between Flip Flop and Latch with respect to Timing Closures or Clock Sensing Point of view Respectfully?</p>","a":[{"id":1594398,"option":"Level Triggered and Edge Triggered","correct":false},{"id":1594399,"option":"Level Triggered and Level Triggered","correct":false},{"id":1594400,"option":"Edge Triggered and Level Triggered","correct":true},{"id":1594401,"option":"Edge Triggered and Level Triggered","correct":false}]},{"q":"<p>In Toggle Flip Flop , The Characteristic Equation of the Flip Flop? [ Q(n+1 = Next State, Q(n) = Present State, T= Toggle Flip Flop input ]</p>","a":[{"id":1594394,"option":"Q( n+ 1 ) = T' ⊕ Q(n)'.","correct":false},{"id":1594395,"option":"Q( n+ 1 ) = T' ⊕ Q(n).","correct":false},{"id":1594396,"option":"Q( n+ 1 ) = T ⊕ Q(n).","correct":true},{"id":1594397,"option":"Q( n+ 1 ) = T ⊙ Q(n).","correct":false}]},{"q":"<p>In Digital Electronics , If A B Flipflop Functionality is defined as shown in the below truth table , and Convert AB Flipflop to Delay -Flipflop, then what is input A and input B for Delay Flip Flop ?</p>\n\n<p><img alt=\"\" height=\"430\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/5644f4b9-0dab-4e6c-8522-a2c797504d1e.png\" width=\"466\"></p>","a":[{"id":1591112,"option":"A = Q(n) , B = D","correct":false},{"id":1591113,"option":"A = D , B = Q(n)'","correct":false},{"id":1591114,"option":"A = D, B = D","correct":true},{"id":1591115,"option":"None of the Above","correct":false}]},{"q":"<p>In Sequential Circuits, Convert Toggle-Flip Flop to JK-Flip Flop , then what is toggle input?</p>\n\n<p> </p>","a":[{"id":1591116,"option":"T = ( J + Q ) ( K' + Q' )","correct":false},{"id":1591117,"option":"T = ( J' + Q ) ( K + Q' )","correct":false},{"id":1591118,"option":"T = ( J + Q ) ( K + Q' )","correct":true},{"id":1591119,"option":"T = J Q + K Q'","correct":false}]}]