vhdl xil_defaultlib  \
"../../../bd/reboot_test_block/ip/reboot_test_block_fpga_rebooter_0_0/sim/reboot_test_block_fpga_rebooter_0_0.vhd" \
"../../../bd/reboot_test_block/ip/reboot_test_block_reboot_control_0_0/sim/reboot_test_block_reboot_control_0_0.vhd" \
"../../../bd/reboot_test_block/ip/reboot_test_block_UART_TXmod_0_0/sim/reboot_test_block_UART_TXmod_0_0.vhd" \
"../../../bd/reboot_test_block/sim/reboot_test_block.vhd" \

# Do not sort compile order
nosort
