#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbdb9643400 .scope module, "mux" "mux" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 1 "out"
P_0x7fbdb964fe50 .param/l "dw" 0 2 4, +C4<00000000000000000000000000000001>;
o0x109e61008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdb9642360_0 .net "a", 0 0, o0x109e61008;  0 drivers
o0x109e61038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdb9666980_0 .net "b", 0 0, o0x109e61038;  0 drivers
v0x7fbdb9666a20_0 .net "out", 0 0, L_0x7fbdb9670230;  1 drivers
o0x109e61098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbdb9666ad0_0 .net "select", 0 0, o0x109e61098;  0 drivers
L_0x7fbdb9670230 .functor MUXZ 1, o0x109e61008, o0x109e61038, o0x109e61098, C4<>;
S_0x7fbdb9642640 .scope module, "template" "template" 3 5;
 .timescale 0 0;
v0x7fbdb966fb00_0 .var "clock", 0 0;
v0x7fbdb966fb90_0 .var/i "fail", 31 0;
v0x7fbdb966fc20_0 .var/i "pass", 31 0;
v0x7fbdb966fcc0_0 .var "read1_id", 3 0;
v0x7fbdb966fda0_0 .net "read1_value", 7 0, v0x7fbdb9667f70_0;  1 drivers
v0x7fbdb966feb0_0 .var "read2_id", 3 0;
v0x7fbdb966ff80_0 .net "read2_value", 7 0, v0x7fbdb9669310_0;  1 drivers
v0x7fbdb9670050_0 .var "write_id", 3 0;
v0x7fbdb9670120_0 .var "write_value", 7 0;
S_0x7fbdb9666bd0 .scope module, "dut" "register_block" 3 23, 4 9 0, S_0x7fbdb9642640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "read1_id"
    .port_info 1 /OUTPUT 8 "read1_value"
    .port_info 2 /INPUT 4 "read2_id"
    .port_info 3 /OUTPUT 8 "read2_value"
    .port_info 4 /INPUT 4 "write_id"
    .port_info 5 /INPUT 8 "write_value"
L_0x7fbdb96702d0 .functor BUFZ 8, v0x7fbdb9670120_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fbdb966dda0_0 .var "const_hi", 0 0;
v0x7fbdb966f100_0 .var "const_lo", 0 0;
v0x7fbdb966f190_0 .net "data", 7 0, L_0x7fbdb96702d0;  1 drivers
RS_0x109e62808 .resolv tri, v0x7fbdb966e2b0_0, v0x7fbdb966ebb0_0, v0x7fbdb966ec60_0, v0x7fbdb966ed30_0;
v0x7fbdb966f220 .array "enable", 12 0;
v0x7fbdb966f220_0 .net8 v0x7fbdb966f220 0, 0 0, RS_0x109e62808; 4 drivers
v0x7fbdb966f220_1 .net v0x7fbdb966f220 1, 0 0, v0x7fbdb966e350_0; 1 drivers
v0x7fbdb966f220_2 .net v0x7fbdb966f220 2, 0 0, v0x7fbdb966e3e0_0; 1 drivers
v0x7fbdb966f220_3 .net v0x7fbdb966f220 3, 0 0, v0x7fbdb966e470_0; 1 drivers
v0x7fbdb966f220_4 .net v0x7fbdb966f220 4, 0 0, v0x7fbdb966e540_0; 1 drivers
v0x7fbdb966f220_5 .net v0x7fbdb966f220 5, 0 0, v0x7fbdb966e5f0_0; 1 drivers
v0x7fbdb966f220_6 .net v0x7fbdb966f220 6, 0 0, v0x7fbdb966e6a0_0; 1 drivers
v0x7fbdb966f220_7 .net v0x7fbdb966f220 7, 0 0, v0x7fbdb966e750_0; 1 drivers
v0x7fbdb966f220_8 .net v0x7fbdb966f220 8, 0 0, v0x7fbdb966e880_0; 1 drivers
v0x7fbdb966f220_9 .net v0x7fbdb966f220 9, 0 0, v0x7fbdb966e910_0; 1 drivers
v0x7fbdb966f220_10 .net v0x7fbdb966f220 10, 0 0, v0x7fbdb966e9a0_0; 1 drivers
v0x7fbdb966f220_11 .net v0x7fbdb966f220 11, 0 0, v0x7fbdb966ea50_0; 1 drivers
v0x7fbdb966f220_12 .net v0x7fbdb966f220 12, 0 0, v0x7fbdb966eb00_0; 1 drivers
v0x7fbdb966f5e0_0 .net "read1_id", 3 0, v0x7fbdb966fcc0_0;  1 drivers
v0x7fbdb966f6b0_0 .net "read1_value", 7 0, v0x7fbdb9667f70_0;  alias, 1 drivers
v0x7fbdb966f740_0 .net "read2_id", 3 0, v0x7fbdb966feb0_0;  1 drivers
v0x7fbdb966f7d0_0 .net "read2_value", 7 0, v0x7fbdb9669310_0;  alias, 1 drivers
v0x7fbdb966f860 .array "value", 12 0;
v0x7fbdb966f860_0 .net v0x7fbdb966f860 0, 7 0, v0x7fbdb9669ab0_0; 1 drivers
v0x7fbdb966f860_1 .net v0x7fbdb966f860 1, 7 0, v0x7fbdb966a040_0; 1 drivers
v0x7fbdb966f860_2 .net v0x7fbdb966f860 2, 7 0, v0x7fbdb966a5a0_0; 1 drivers
v0x7fbdb966f860_3 .net v0x7fbdb966f860 3, 7 0, v0x7fbdb966aac0_0; 1 drivers
v0x7fbdb966f860_4 .net v0x7fbdb966f860 4, 7 0, v0x7fbdb966b030_0; 1 drivers
v0x7fbdb966f860_5 .net v0x7fbdb966f860 5, 7 0, v0x7fbdb966b540_0; 1 drivers
v0x7fbdb966f860_6 .net v0x7fbdb966f860 6, 7 0, v0x7fbdb966bab0_0; 1 drivers
v0x7fbdb966f860_7 .net v0x7fbdb966f860 7, 7 0, v0x7fbdb966bfc0_0; 1 drivers
v0x7fbdb966f860_8 .net v0x7fbdb966f860 8, 7 0, v0x7fbdb966c5b0_0; 1 drivers
v0x7fbdb966f860_9 .net v0x7fbdb966f860 9, 7 0, v0x7fbdb966ca80_0; 1 drivers
v0x7fbdb966f860_10 .net v0x7fbdb966f860 10, 7 0, v0x7fbdb966d9e0_0; 1 drivers
v0x7fbdb966f860_11 .net v0x7fbdb966f860 11, 7 0, v0x7fbdb966d4c0_0; 1 drivers
v0x7fbdb966f860_12 .net v0x7fbdb966f860 12, 7 0, v0x7fbdb966cfa0_0; 1 drivers
v0x7fbdb966f9e0_0 .net "write_id", 3 0, v0x7fbdb9670050_0;  1 drivers
v0x7fbdb966fa70_0 .net "write_value", 7 0, v0x7fbdb9670120_0;  1 drivers
E_0x7fbdb9666e50 .event edge, v0x7fbdb966fa70_0, v0x7fbdb966eec0_0;
S_0x7fbdb9666ea0 .scope module, "read1_mux" "mux_thicc" 4 44, 5 4 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in_0"
    .port_info 1 /INPUT 8 "in_1"
    .port_info 2 /INPUT 8 "in_2"
    .port_info 3 /INPUT 8 "in_3"
    .port_info 4 /INPUT 8 "in_4"
    .port_info 5 /INPUT 8 "in_5"
    .port_info 6 /INPUT 8 "in_6"
    .port_info 7 /INPUT 8 "in_7"
    .port_info 8 /INPUT 8 "in_8"
    .port_info 9 /INPUT 8 "in_9"
    .port_info 10 /INPUT 8 "in_a"
    .port_info 11 /INPUT 8 "in_b"
    .port_info 12 /INPUT 8 "in_c"
    .port_info 13 /INPUT 8 "in_d"
    .port_info 14 /INPUT 8 "in_e"
    .port_info 15 /INPUT 8 "in_f"
    .port_info 16 /INPUT 4 "select"
    .port_info 17 /OUTPUT 8 "out"
P_0x7fbdb9667060 .param/l "dw" 0 5 4, +C4<00000000000000000000000000001000>;
v0x7fbdb9667450_0 .net "in_0", 7 0, v0x7fbdb9669ab0_0;  alias, 1 drivers
v0x7fbdb9667510_0 .net "in_1", 7 0, v0x7fbdb966a040_0;  alias, 1 drivers
v0x7fbdb96675b0_0 .net "in_2", 7 0, v0x7fbdb966a5a0_0;  alias, 1 drivers
v0x7fbdb9667640_0 .net "in_3", 7 0, v0x7fbdb966aac0_0;  alias, 1 drivers
v0x7fbdb96676d0_0 .net "in_4", 7 0, v0x7fbdb966b030_0;  alias, 1 drivers
v0x7fbdb96677a0_0 .net "in_5", 7 0, v0x7fbdb966b540_0;  alias, 1 drivers
v0x7fbdb9667850_0 .net "in_6", 7 0, v0x7fbdb966bab0_0;  alias, 1 drivers
v0x7fbdb9667900_0 .net "in_7", 7 0, v0x7fbdb966bfc0_0;  alias, 1 drivers
v0x7fbdb96679b0_0 .net "in_8", 7 0, v0x7fbdb966c5b0_0;  alias, 1 drivers
v0x7fbdb9667ac0_0 .net "in_9", 7 0, v0x7fbdb966ca80_0;  alias, 1 drivers
v0x7fbdb9667b70_0 .net "in_a", 7 0, v0x7fbdb966d9e0_0;  alias, 1 drivers
v0x7fbdb9667c20_0 .net "in_b", 7 0, v0x7fbdb966d4c0_0;  alias, 1 drivers
v0x7fbdb9667cd0_0 .net "in_c", 7 0, v0x7fbdb966cfa0_0;  alias, 1 drivers
v0x7fbdb9667d80_0 .net "in_d", 7 0, v0x7fbdb9669ab0_0;  alias, 1 drivers
v0x7fbdb9667e40_0 .net "in_e", 7 0, v0x7fbdb9669ab0_0;  alias, 1 drivers
v0x7fbdb9667ed0_0 .net "in_f", 7 0, v0x7fbdb9669ab0_0;  alias, 1 drivers
v0x7fbdb9667f70_0 .var "out", 7 0;
v0x7fbdb9668100_0 .net "select", 3 0, v0x7fbdb966fcc0_0;  alias, 1 drivers
E_0x7fbdb96673a0/0 .event edge, v0x7fbdb9668100_0, v0x7fbdb9667450_0, v0x7fbdb9667cd0_0, v0x7fbdb9667c20_0;
E_0x7fbdb96673a0/1 .event edge, v0x7fbdb9667b70_0, v0x7fbdb9667ac0_0, v0x7fbdb96679b0_0, v0x7fbdb9667900_0;
E_0x7fbdb96673a0/2 .event edge, v0x7fbdb9667850_0, v0x7fbdb96677a0_0, v0x7fbdb96676d0_0, v0x7fbdb9667640_0;
E_0x7fbdb96673a0/3 .event edge, v0x7fbdb96675b0_0, v0x7fbdb9667510_0;
E_0x7fbdb96673a0 .event/or E_0x7fbdb96673a0/0, E_0x7fbdb96673a0/1, E_0x7fbdb96673a0/2, E_0x7fbdb96673a0/3;
S_0x7fbdb9668360 .scope module, "read2_mux" "mux_thicc" 4 52, 5 4 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in_0"
    .port_info 1 /INPUT 8 "in_1"
    .port_info 2 /INPUT 8 "in_2"
    .port_info 3 /INPUT 8 "in_3"
    .port_info 4 /INPUT 8 "in_4"
    .port_info 5 /INPUT 8 "in_5"
    .port_info 6 /INPUT 8 "in_6"
    .port_info 7 /INPUT 8 "in_7"
    .port_info 8 /INPUT 8 "in_8"
    .port_info 9 /INPUT 8 "in_9"
    .port_info 10 /INPUT 8 "in_a"
    .port_info 11 /INPUT 8 "in_b"
    .port_info 12 /INPUT 8 "in_c"
    .port_info 13 /INPUT 8 "in_d"
    .port_info 14 /INPUT 8 "in_e"
    .port_info 15 /INPUT 8 "in_f"
    .port_info 16 /INPUT 4 "select"
    .port_info 17 /OUTPUT 8 "out"
P_0x7fbdb9667160 .param/l "dw" 0 5 4, +C4<00000000000000000000000000001000>;
v0x7fbdb9668820_0 .net "in_0", 7 0, v0x7fbdb9669ab0_0;  alias, 1 drivers
v0x7fbdb96688c0_0 .net "in_1", 7 0, v0x7fbdb966a040_0;  alias, 1 drivers
v0x7fbdb9668960_0 .net "in_2", 7 0, v0x7fbdb966a5a0_0;  alias, 1 drivers
v0x7fbdb9668a10_0 .net "in_3", 7 0, v0x7fbdb966aac0_0;  alias, 1 drivers
v0x7fbdb9668ac0_0 .net "in_4", 7 0, v0x7fbdb966b030_0;  alias, 1 drivers
v0x7fbdb9668b90_0 .net "in_5", 7 0, v0x7fbdb966b540_0;  alias, 1 drivers
v0x7fbdb9668c40_0 .net "in_6", 7 0, v0x7fbdb966bab0_0;  alias, 1 drivers
v0x7fbdb9668cf0_0 .net "in_7", 7 0, v0x7fbdb966bfc0_0;  alias, 1 drivers
v0x7fbdb9668da0_0 .net "in_8", 7 0, v0x7fbdb966c5b0_0;  alias, 1 drivers
v0x7fbdb9668ed0_0 .net "in_9", 7 0, v0x7fbdb966ca80_0;  alias, 1 drivers
v0x7fbdb9668f60_0 .net "in_a", 7 0, v0x7fbdb966d9e0_0;  alias, 1 drivers
v0x7fbdb9668ff0_0 .net "in_b", 7 0, v0x7fbdb966d4c0_0;  alias, 1 drivers
v0x7fbdb96690a0_0 .net "in_c", 7 0, v0x7fbdb966cfa0_0;  alias, 1 drivers
v0x7fbdb9669150_0 .net "in_d", 7 0, v0x7fbdb9669ab0_0;  alias, 1 drivers
v0x7fbdb96691e0_0 .net "in_e", 7 0, v0x7fbdb9669ab0_0;  alias, 1 drivers
v0x7fbdb9669270_0 .net "in_f", 7 0, v0x7fbdb9669ab0_0;  alias, 1 drivers
v0x7fbdb9669310_0 .var "out", 7 0;
v0x7fbdb96694c0_0 .net "select", 3 0, v0x7fbdb966feb0_0;  alias, 1 drivers
E_0x7fbdb9668780/0 .event edge, v0x7fbdb96694c0_0, v0x7fbdb9667450_0, v0x7fbdb9667cd0_0, v0x7fbdb9667c20_0;
E_0x7fbdb9668780/1 .event edge, v0x7fbdb9667b70_0, v0x7fbdb9667ac0_0, v0x7fbdb96679b0_0, v0x7fbdb9667900_0;
E_0x7fbdb9668780/2 .event edge, v0x7fbdb9667850_0, v0x7fbdb96677a0_0, v0x7fbdb96676d0_0, v0x7fbdb9667640_0;
E_0x7fbdb9668780/3 .event edge, v0x7fbdb96675b0_0, v0x7fbdb9667510_0;
E_0x7fbdb9668780 .event/or E_0x7fbdb9668780/0, E_0x7fbdb9668780/1, E_0x7fbdb9668780/2, E_0x7fbdb9668780/3;
S_0x7fbdb9669720 .scope module, "reg_0" "register" 4 30, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb96698b0_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb9669950_0 .net "enable", 0 0, v0x7fbdb966f100_0;  1 drivers
v0x7fbdb96699f0_0 .var "internal", 7 0;
v0x7fbdb9669ab0_0 .var "out", 7 0;
E_0x7fbdb9669880 .event edge, v0x7fbdb96698b0_0;
S_0x7fbdb9669ca0 .scope module, "reg_1" "register" 4 31, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb9669e50_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb9669f00_0 .net "enable", 0 0, v0x7fbdb966e350_0;  alias, 1 drivers
v0x7fbdb9669f90_0 .var "internal", 7 0;
v0x7fbdb966a040_0 .var "out", 7 0;
S_0x7fbdb966a150 .scope module, "reg_2" "register" 4 32, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb966a390_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb966a460_0 .net "enable", 0 0, v0x7fbdb966e3e0_0;  alias, 1 drivers
v0x7fbdb966a500_0 .var "internal", 7 0;
v0x7fbdb966a5a0_0 .var "out", 7 0;
S_0x7fbdb966a6b0 .scope module, "reg_3" "register" 4 33, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb966a8b0_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb966a960_0 .net "enable", 0 0, v0x7fbdb966e470_0;  alias, 1 drivers
v0x7fbdb966aa00_0 .var "internal", 7 0;
v0x7fbdb966aac0_0 .var "out", 7 0;
S_0x7fbdb966abd0 .scope module, "reg_4" "register" 4 34, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb966add0_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb966af00_0 .net "enable", 0 0, v0x7fbdb966e540_0;  alias, 1 drivers
v0x7fbdb966afa0_0 .var "internal", 7 0;
v0x7fbdb966b030_0 .var "out", 7 0;
S_0x7fbdb966b130 .scope module, "reg_5" "register" 4 35, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb966b330_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb966b3e0_0 .net "enable", 0 0, v0x7fbdb966e5f0_0;  alias, 1 drivers
v0x7fbdb966b480_0 .var "internal", 7 0;
v0x7fbdb966b540_0 .var "out", 7 0;
S_0x7fbdb966b650 .scope module, "reg_6" "register" 4 36, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb966b8d0_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb966b980_0 .net "enable", 0 0, v0x7fbdb966e6a0_0;  alias, 1 drivers
v0x7fbdb966ba20_0 .var "internal", 7 0;
v0x7fbdb966bab0_0 .var "out", 7 0;
S_0x7fbdb966bbb0 .scope module, "reg_7" "register" 4 37, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb966bdb0_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb966be60_0 .net "enable", 0 0, v0x7fbdb966e750_0;  alias, 1 drivers
v0x7fbdb966bf00_0 .var "internal", 7 0;
v0x7fbdb966bfc0_0 .var "out", 7 0;
S_0x7fbdb966c0d0 .scope module, "reg_8" "register" 4 38, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb966c2d0_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb966c480_0 .net "enable", 0 0, v0x7fbdb966e880_0;  alias, 1 drivers
v0x7fbdb966c520_0 .var "internal", 7 0;
v0x7fbdb966c5b0_0 .var "out", 7 0;
S_0x7fbdb966c670 .scope module, "reg_cmp" "register" 4 39, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb966c870_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb966c920_0 .net "enable", 0 0, v0x7fbdb966e910_0;  alias, 1 drivers
v0x7fbdb966c9c0_0 .var "internal", 7 0;
v0x7fbdb966ca80_0 .var "out", 7 0;
S_0x7fbdb966cb90 .scope module, "reg_pc" "register" 4 42, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb966cd90_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb966ce40_0 .net "enable", 0 0, v0x7fbdb966eb00_0;  alias, 1 drivers
v0x7fbdb966cee0_0 .var "internal", 7 0;
v0x7fbdb966cfa0_0 .var "out", 7 0;
S_0x7fbdb966d0b0 .scope module, "reg_sf" "register" 4 41, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb966d2b0_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb966d360_0 .net "enable", 0 0, v0x7fbdb966ea50_0;  alias, 1 drivers
v0x7fbdb966d400_0 .var "internal", 7 0;
v0x7fbdb966d4c0_0 .var "out", 7 0;
S_0x7fbdb966d5d0 .scope module, "reg_sp" "register" 4 40, 6 6 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "out"
    .port_info 2 /INPUT 1 "enable"
v0x7fbdb966d7d0_0 .net "data", 7 0, L_0x7fbdb96702d0;  alias, 1 drivers
v0x7fbdb966d880_0 .net "enable", 0 0, v0x7fbdb966e9a0_0;  alias, 1 drivers
v0x7fbdb966d920_0 .var "internal", 7 0;
v0x7fbdb966d9e0_0 .var "out", 7 0;
S_0x7fbdb966daf0 .scope module, "write_demux" "demux_thicc" 4 60, 7 4 0, S_0x7fbdb9666bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 4 "select"
    .port_info 2 /OUTPUT 1 "out_0"
    .port_info 3 /OUTPUT 1 "out_1"
    .port_info 4 /OUTPUT 1 "out_2"
    .port_info 5 /OUTPUT 1 "out_3"
    .port_info 6 /OUTPUT 1 "out_4"
    .port_info 7 /OUTPUT 1 "out_5"
    .port_info 8 /OUTPUT 1 "out_6"
    .port_info 9 /OUTPUT 1 "out_7"
    .port_info 10 /OUTPUT 1 "out_8"
    .port_info 11 /OUTPUT 1 "out_9"
    .port_info 12 /OUTPUT 1 "out_a"
    .port_info 13 /OUTPUT 1 "out_b"
    .port_info 14 /OUTPUT 1 "out_c"
    .port_info 15 /OUTPUT 1 "out_d"
    .port_info 16 /OUTPUT 1 "out_e"
    .port_info 17 /OUTPUT 1 "out_f"
P_0x7fbdb966dca0 .param/l "dw" 0 7 4, +C4<00000000000000000000000000000001>;
v0x7fbdb966e1f0_0 .net "in", 0 0, v0x7fbdb966dda0_0;  1 drivers
v0x7fbdb966e2b0_0 .var "out_0", 0 0;
v0x7fbdb966e350_0 .var "out_1", 0 0;
v0x7fbdb966e3e0_0 .var "out_2", 0 0;
v0x7fbdb966e470_0 .var "out_3", 0 0;
v0x7fbdb966e540_0 .var "out_4", 0 0;
v0x7fbdb966e5f0_0 .var "out_5", 0 0;
v0x7fbdb966e6a0_0 .var "out_6", 0 0;
v0x7fbdb966e750_0 .var "out_7", 0 0;
v0x7fbdb966e880_0 .var "out_8", 0 0;
v0x7fbdb966e910_0 .var "out_9", 0 0;
v0x7fbdb966e9a0_0 .var "out_a", 0 0;
v0x7fbdb966ea50_0 .var "out_b", 0 0;
v0x7fbdb966eb00_0 .var "out_c", 0 0;
v0x7fbdb966ebb0_0 .var "out_d", 0 0;
v0x7fbdb966ec60_0 .var "out_e", 0 0;
v0x7fbdb966ed30_0 .var "out_f", 0 0;
v0x7fbdb966eec0_0 .net "select", 3 0, v0x7fbdb9670050_0;  alias, 1 drivers
E_0x7fbdb966dfe0 .event edge, v0x7fbdb966eec0_0, v0x7fbdb966e1f0_0;
S_0x7fbdb966e030 .scope task, "clearOuts" "clearOuts" 7 27, 7 27 0, S_0x7fbdb966daf0;
 .timescale 0 0;
TD_template.dut.write_demux.clearOuts ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966ed30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966ec60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966ebb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966eb00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966ea50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966e9a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966e910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966e880_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966e750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966e6a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966e5f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966e540_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966e470_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966e3e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fbdb966e350_0, 0, 1;
    %store/vec4 v0x7fbdb966e2b0_0, 0, 1;
    %end;
    .scope S_0x7fbdb9669720;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb96699f0_0, 0, 8;
    %load/vec4 v0x7fbdb96699f0_0;
    %cassign/vec4 v0x7fbdb9669ab0_0;
    %cassign/link v0x7fbdb9669ab0_0, v0x7fbdb96699f0_0;
    %end;
    .thread T_1;
    .scope S_0x7fbdb9669720;
T_2 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb9669950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %load/vec4 v0x7fbdb96698b0_0;
    %store/vec4 v0x7fbdb96699f0_0, 0, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fbdb9669ca0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb9669f90_0, 0, 8;
    %load/vec4 v0x7fbdb9669f90_0;
    %cassign/vec4 v0x7fbdb966a040_0;
    %cassign/link v0x7fbdb966a040_0, v0x7fbdb9669f90_0;
    %end;
    .thread T_3;
    .scope S_0x7fbdb9669ca0;
T_4 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb9669f00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 6;
    %load/vec4 v0x7fbdb9669e50_0;
    %store/vec4 v0x7fbdb9669f90_0, 0, 8;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fbdb966a150;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb966a500_0, 0, 8;
    %load/vec4 v0x7fbdb966a500_0;
    %cassign/vec4 v0x7fbdb966a5a0_0;
    %cassign/link v0x7fbdb966a5a0_0, v0x7fbdb966a500_0;
    %end;
    .thread T_5;
    .scope S_0x7fbdb966a150;
T_6 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb966a460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 6;
    %load/vec4 v0x7fbdb966a390_0;
    %store/vec4 v0x7fbdb966a500_0, 0, 8;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fbdb966a6b0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb966aa00_0, 0, 8;
    %load/vec4 v0x7fbdb966aa00_0;
    %cassign/vec4 v0x7fbdb966aac0_0;
    %cassign/link v0x7fbdb966aac0_0, v0x7fbdb966aa00_0;
    %end;
    .thread T_7;
    .scope S_0x7fbdb966a6b0;
T_8 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb966a960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 6;
    %load/vec4 v0x7fbdb966a8b0_0;
    %store/vec4 v0x7fbdb966aa00_0, 0, 8;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fbdb966abd0;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb966afa0_0, 0, 8;
    %load/vec4 v0x7fbdb966afa0_0;
    %cassign/vec4 v0x7fbdb966b030_0;
    %cassign/link v0x7fbdb966b030_0, v0x7fbdb966afa0_0;
    %end;
    .thread T_9;
    .scope S_0x7fbdb966abd0;
T_10 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb966af00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 6;
    %load/vec4 v0x7fbdb966add0_0;
    %store/vec4 v0x7fbdb966afa0_0, 0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fbdb966b130;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb966b480_0, 0, 8;
    %load/vec4 v0x7fbdb966b480_0;
    %cassign/vec4 v0x7fbdb966b540_0;
    %cassign/link v0x7fbdb966b540_0, v0x7fbdb966b480_0;
    %end;
    .thread T_11;
    .scope S_0x7fbdb966b130;
T_12 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb966b3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 6;
    %load/vec4 v0x7fbdb966b330_0;
    %store/vec4 v0x7fbdb966b480_0, 0, 8;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fbdb966b650;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb966ba20_0, 0, 8;
    %load/vec4 v0x7fbdb966ba20_0;
    %cassign/vec4 v0x7fbdb966bab0_0;
    %cassign/link v0x7fbdb966bab0_0, v0x7fbdb966ba20_0;
    %end;
    .thread T_13;
    .scope S_0x7fbdb966b650;
T_14 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb966b980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 6;
    %load/vec4 v0x7fbdb966b8d0_0;
    %store/vec4 v0x7fbdb966ba20_0, 0, 8;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fbdb966bbb0;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb966bf00_0, 0, 8;
    %load/vec4 v0x7fbdb966bf00_0;
    %cassign/vec4 v0x7fbdb966bfc0_0;
    %cassign/link v0x7fbdb966bfc0_0, v0x7fbdb966bf00_0;
    %end;
    .thread T_15;
    .scope S_0x7fbdb966bbb0;
T_16 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb966be60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 6;
    %load/vec4 v0x7fbdb966bdb0_0;
    %store/vec4 v0x7fbdb966bf00_0, 0, 8;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fbdb966c0d0;
T_17 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb966c520_0, 0, 8;
    %load/vec4 v0x7fbdb966c520_0;
    %cassign/vec4 v0x7fbdb966c5b0_0;
    %cassign/link v0x7fbdb966c5b0_0, v0x7fbdb966c520_0;
    %end;
    .thread T_17;
    .scope S_0x7fbdb966c0d0;
T_18 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb966c480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 6;
    %load/vec4 v0x7fbdb966c2d0_0;
    %store/vec4 v0x7fbdb966c520_0, 0, 8;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fbdb966c670;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb966c9c0_0, 0, 8;
    %load/vec4 v0x7fbdb966c9c0_0;
    %cassign/vec4 v0x7fbdb966ca80_0;
    %cassign/link v0x7fbdb966ca80_0, v0x7fbdb966c9c0_0;
    %end;
    .thread T_19;
    .scope S_0x7fbdb966c670;
T_20 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb966c920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 6;
    %load/vec4 v0x7fbdb966c870_0;
    %store/vec4 v0x7fbdb966c9c0_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fbdb966d5d0;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb966d920_0, 0, 8;
    %load/vec4 v0x7fbdb966d920_0;
    %cassign/vec4 v0x7fbdb966d9e0_0;
    %cassign/link v0x7fbdb966d9e0_0, v0x7fbdb966d920_0;
    %end;
    .thread T_21;
    .scope S_0x7fbdb966d5d0;
T_22 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb966d880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 6;
    %load/vec4 v0x7fbdb966d7d0_0;
    %store/vec4 v0x7fbdb966d920_0, 0, 8;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fbdb966d0b0;
T_23 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb966d400_0, 0, 8;
    %load/vec4 v0x7fbdb966d400_0;
    %cassign/vec4 v0x7fbdb966d4c0_0;
    %cassign/link v0x7fbdb966d4c0_0, v0x7fbdb966d400_0;
    %end;
    .thread T_23;
    .scope S_0x7fbdb966d0b0;
T_24 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb966d360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 6;
    %load/vec4 v0x7fbdb966d2b0_0;
    %store/vec4 v0x7fbdb966d400_0, 0, 8;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fbdb966cb90;
T_25 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fbdb966cee0_0, 0, 8;
    %load/vec4 v0x7fbdb966cee0_0;
    %cassign/vec4 v0x7fbdb966cfa0_0;
    %cassign/link v0x7fbdb966cfa0_0, v0x7fbdb966cee0_0;
    %end;
    .thread T_25;
    .scope S_0x7fbdb966cb90;
T_26 ;
    %wait E_0x7fbdb9669880;
    %load/vec4 v0x7fbdb966ce40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.0, 6;
    %load/vec4 v0x7fbdb966cd90_0;
    %store/vec4 v0x7fbdb966cee0_0, 0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fbdb9666ea0;
T_27 ;
    %wait E_0x7fbdb96673a0;
    %load/vec4 v0x7fbdb9668100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %load/vec4 v0x7fbdb9667450_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.0 ;
    %load/vec4 v0x7fbdb9667450_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.1 ;
    %load/vec4 v0x7fbdb9667510_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.2 ;
    %load/vec4 v0x7fbdb96675b0_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.3 ;
    %load/vec4 v0x7fbdb9667640_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.4 ;
    %load/vec4 v0x7fbdb96676d0_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.5 ;
    %load/vec4 v0x7fbdb96677a0_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.6 ;
    %load/vec4 v0x7fbdb9667850_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.7 ;
    %load/vec4 v0x7fbdb9667900_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.8 ;
    %load/vec4 v0x7fbdb96679b0_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.9 ;
    %load/vec4 v0x7fbdb9667ac0_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.10 ;
    %load/vec4 v0x7fbdb9667b70_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.11 ;
    %load/vec4 v0x7fbdb9667c20_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.12 ;
    %load/vec4 v0x7fbdb9667cd0_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.13 ;
    %load/vec4 v0x7fbdb9667d80_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.14 ;
    %load/vec4 v0x7fbdb9667e40_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.15 ;
    %load/vec4 v0x7fbdb9667ed0_0;
    %store/vec4 v0x7fbdb9667f70_0, 0, 8;
    %jmp T_27.17;
T_27.17 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fbdb9668360;
T_28 ;
    %wait E_0x7fbdb9668780;
    %load/vec4 v0x7fbdb96694c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %load/vec4 v0x7fbdb9668820_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.0 ;
    %load/vec4 v0x7fbdb9668820_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.1 ;
    %load/vec4 v0x7fbdb96688c0_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.2 ;
    %load/vec4 v0x7fbdb9668960_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.3 ;
    %load/vec4 v0x7fbdb9668a10_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.4 ;
    %load/vec4 v0x7fbdb9668ac0_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.5 ;
    %load/vec4 v0x7fbdb9668b90_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.6 ;
    %load/vec4 v0x7fbdb9668c40_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.7 ;
    %load/vec4 v0x7fbdb9668cf0_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.8 ;
    %load/vec4 v0x7fbdb9668da0_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.9 ;
    %load/vec4 v0x7fbdb9668ed0_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.10 ;
    %load/vec4 v0x7fbdb9668f60_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.11 ;
    %load/vec4 v0x7fbdb9668ff0_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.12 ;
    %load/vec4 v0x7fbdb96690a0_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.13 ;
    %load/vec4 v0x7fbdb9669150_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.14 ;
    %load/vec4 v0x7fbdb96691e0_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.15 ;
    %load/vec4 v0x7fbdb9669270_0;
    %store/vec4 v0x7fbdb9669310_0, 0, 8;
    %jmp T_28.17;
T_28.17 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fbdb966daf0;
T_29 ;
    %fork TD_template.dut.write_demux.clearOuts, S_0x7fbdb966e030;
    %join;
    %end;
    .thread T_29;
    .scope S_0x7fbdb966daf0;
T_30 ;
    %wait E_0x7fbdb966dfe0;
    %fork TD_template.dut.write_demux.clearOuts, S_0x7fbdb966e030;
    %join;
    %load/vec4 v0x7fbdb966eec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %fork TD_template.dut.write_demux.clearOuts, S_0x7fbdb966e030;
    %join;
    %jmp T_30.17;
T_30.0 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966e2b0_0, 0, 1;
    %jmp T_30.17;
T_30.1 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966e350_0, 0, 1;
    %jmp T_30.17;
T_30.2 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966e3e0_0, 0, 1;
    %jmp T_30.17;
T_30.3 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966e470_0, 0, 1;
    %jmp T_30.17;
T_30.4 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966e540_0, 0, 1;
    %jmp T_30.17;
T_30.5 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966e5f0_0, 0, 1;
    %jmp T_30.17;
T_30.6 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966e6a0_0, 0, 1;
    %jmp T_30.17;
T_30.7 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966e750_0, 0, 1;
    %jmp T_30.17;
T_30.8 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966e880_0, 0, 1;
    %jmp T_30.17;
T_30.9 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966e910_0, 0, 1;
    %jmp T_30.17;
T_30.10 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966e9a0_0, 0, 1;
    %jmp T_30.17;
T_30.11 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966ea50_0, 0, 1;
    %jmp T_30.17;
T_30.12 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966eb00_0, 0, 1;
    %jmp T_30.17;
T_30.13 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966ebb0_0, 0, 1;
    %jmp T_30.17;
T_30.14 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966ec60_0, 0, 1;
    %jmp T_30.17;
T_30.15 ;
    %load/vec4 v0x7fbdb966e1f0_0;
    %store/vec4 v0x7fbdb966ed30_0, 0, 1;
    %jmp T_30.17;
T_30.17 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fbdb9666bd0;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbdb966dda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdb966f100_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x7fbdb9666bd0;
T_32 ;
    %wait E_0x7fbdb9666e50;
    %load/vec4 v0x7fbdb966f9e0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_32.0, 6;
    %vpi_call 4 79 "$display", "Writing to $cmp: %d", v0x7fbdb966fa70_0 {0 0 0};
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fbdb9642640;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbdb966fb00_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x7fbdb9642640;
T_34 ;
    %delay 10, 0;
    %load/vec4 v0x7fbdb966fb00_0;
    %inv;
    %store/vec4 v0x7fbdb966fb00_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fbdb9642640;
T_35 ;
    %vpi_call 3 35 "$display", "Starting test suite: register_block" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbdb966fc20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbdb966fb90_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbdb966fcc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fbdb966fda0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_35.0, 6;
    %vpi_call 3 43 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 44 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Reg is 0 at startup (read1)", v0x7fbdb966fda0_0, 8'b00000000 {0 0 0};
    %vpi_call 3 45 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fb90_0, 0, 32;
    %jmp T_35.1;
T_35.0 ;
    %vpi_call 3 48 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 49 "$display", "    PASS: [%s]", "Reg is 0 at startup (read1)" {0 0 0};
    %vpi_call 3 50 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fc20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fc20_0, 0, 32;
T_35.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fbdb966feb0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fbdb966ff80_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_35.2, 6;
    %vpi_call 3 47 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 48 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Reg is 0 at startup (read2)", v0x7fbdb966ff80_0, 8'b00000000 {0 0 0};
    %vpi_call 3 49 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fb90_0, 0, 32;
    %jmp T_35.3;
T_35.2 ;
    %vpi_call 3 52 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 53 "$display", "    PASS: [%s]", "Reg is 0 at startup (read2)" {0 0 0};
    %vpi_call 3 54 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fc20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fc20_0, 0, 32;
T_35.3 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fbdb966fcc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fbdb966fda0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_35.4, 6;
    %vpi_call 3 51 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 52 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Nonexistent reg is 0", v0x7fbdb966fda0_0, 8'b00000000 {0 0 0};
    %vpi_call 3 53 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fb90_0, 0, 32;
    %jmp T_35.5;
T_35.4 ;
    %vpi_call 3 56 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 57 "$display", "    PASS: [%s]", "Nonexistent reg is 0" {0 0 0};
    %vpi_call 3 58 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fc20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fc20_0, 0, 32;
T_35.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbdb966fcc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fbdb966fda0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_35.6, 6;
    %vpi_call 3 55 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 56 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Reg_0 is 0", v0x7fbdb966fda0_0, 8'b00000000 {0 0 0};
    %vpi_call 3 57 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fb90_0, 0, 32;
    %jmp T_35.7;
T_35.6 ;
    %vpi_call 3 60 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 61 "$display", "    PASS: [%s]", "Reg_0 is 0" {0 0 0};
    %vpi_call 3 62 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fc20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fc20_0, 0, 32;
T_35.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fbdb9670050_0, 0, 4;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7fbdb9670120_0, 0, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fbdb966fcc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fbdb966fda0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_35.8, 6;
    %vpi_call 3 61 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 62 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Write to reg, read --> same value", v0x7fbdb966fda0_0, 8'b01010101 {0 0 0};
    %vpi_call 3 63 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fb90_0, 0, 32;
    %jmp T_35.9;
T_35.8 ;
    %vpi_call 3 66 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 67 "$display", "    PASS: [%s]", "Write to reg, read --> same value" {0 0 0};
    %vpi_call 3 68 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fc20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fc20_0, 0, 32;
T_35.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fbdb966fcc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fbdb966fda0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_35.10, 6;
    %vpi_call 3 65 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 66 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Other reg is still 0", v0x7fbdb966fda0_0, 8'b00000000 {0 0 0};
    %vpi_call 3 67 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fb90_0, 0, 32;
    %jmp T_35.11;
T_35.10 ;
    %vpi_call 3 70 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 71 "$display", "    PASS: [%s]", "Other reg is still 0" {0 0 0};
    %vpi_call 3 72 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fc20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fc20_0, 0, 32;
T_35.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbdb9670050_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fbdb966fcc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fbdb966fda0_0;
    %cmpi/ne 85, 0, 8;
    %jmp/0xz  T_35.12, 6;
    %vpi_call 3 70 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 71 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Value is permanent", v0x7fbdb966fda0_0, 8'b01010101 {0 0 0};
    %vpi_call 3 72 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fb90_0, 0, 32;
    %jmp T_35.13;
T_35.12 ;
    %vpi_call 3 75 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 76 "$display", "    PASS: [%s]", "Value is permanent" {0 0 0};
    %vpi_call 3 77 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fc20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fc20_0, 0, 32;
T_35.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbdb966fcc0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fbdb966fda0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_35.14, 6;
    %vpi_call 3 74 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 75 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Writing to reg_0 fails", v0x7fbdb966fda0_0, 8'b00000000 {0 0 0};
    %vpi_call 3 76 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fb90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fb90_0, 0, 32;
    %jmp T_35.15;
T_35.14 ;
    %vpi_call 3 79 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 80 "$display", "    PASS: [%s]", "Writing to reg_0 fails" {0 0 0};
    %vpi_call 3 81 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fbdb966fc20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbdb966fc20_0, 0, 32;
T_35.15 ;
    %vpi_call 3 75 "$display", "Pass: %0d, Fail: %0d", v0x7fbdb966fc20_0, v0x7fbdb966fb90_0 {0 0 0};
    %vpi_call 3 76 "$finish" {0 0 0};
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./../components/mux.v";
    "register_block_tb.v";
    "./../subassemblies/register_block.v";
    "./../components/mux_thicc.v";
    "./../components/register.v";
    "./../components/demux_thicc.v";
