

================================================================
== Vitis HLS Report for 'ThreadPE_Pipeline_TFLOOP2'
================================================================
* Date:           Thu Dec 21 15:30:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        PHC_v23_v16_NPC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k410t-fbg900-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.361 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TFLOOP2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%index_3 = alloca i32 1"   --->   Operation 7 'alloca' 'index_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mux_case_077 = alloca i32 1"   --->   Operation 8 'alloca' 'mux_case_077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mux_case_178 = alloca i32 1"   --->   Operation 9 'alloca' 'mux_case_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mux_case_279 = alloca i32 1"   --->   Operation 10 'alloca' 'mux_case_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mux_case_380 = alloca i32 1"   --->   Operation 11 'alloca' 'mux_case_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_08538 = alloca i32 1"   --->   Operation 12 'alloca' 'mux_case_08538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_18640 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_18640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_28742 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_28742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_38844 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_38844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read2739 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27"   --->   Operation 16 'read' 'p_read2739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read2138 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21"   --->   Operation 17 'read' 'p_read2138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1537 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15"   --->   Operation 18 'read' 'p_read1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read936 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 19 'read' 'p_read936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read2635 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26"   --->   Operation 20 'read' 'p_read2635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read2034 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20"   --->   Operation 21 'read' 'p_read2034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1433 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14"   --->   Operation 22 'read' 'p_read1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read832 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 23 'read' 'p_read832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read2531 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25"   --->   Operation 24 'read' 'p_read2531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 25 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read1329 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13"   --->   Operation 26 'read' 'p_read1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read728 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 27 'read' 'p_read728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read2427 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24"   --->   Operation 28 'read' 'p_read2427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_807 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 29 'read' 'p_read_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read1225 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12"   --->   Operation 30 'read' 'p_read1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read624 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 31 'read' 'p_read624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read2323 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23"   --->   Operation 32 'read' 'p_read2323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read1722 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17"   --->   Operation 33 'read' 'p_read1722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read1121 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 34 'read' 'p_read1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read520 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 35 'read' 'p_read520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read2219 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22"   --->   Operation 36 'read' 'p_read2219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read1618 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16"   --->   Operation 37 'read' 'p_read1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read1017 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 38 'read' 'p_read1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read316 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 39 'read' 'p_read316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read3315 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read33"   --->   Operation 40 'read' 'p_read3315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read3214 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read32"   --->   Operation 41 'read' 'p_read3214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read3013 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read30"   --->   Operation 42 'read' 'p_read3013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_808 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read29"   --->   Operation 43 'read' 'p_read_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%assignmentbegintemp_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %assignmentbegintemp_V"   --->   Operation 44 'read' 'assignmentbegintemp_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_809 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read28"   --->   Operation 45 'read' 'p_read_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read829 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read82"   --->   Operation 46 'read' 'p_read829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%helpedList_0_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %helpedList_0_load"   --->   Operation 47 'read' 'helpedList_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%helpedList_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %helpedList_1_load"   --->   Operation 48 'read' 'helpedList_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%helpedList_2_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %helpedList_2_load"   --->   Operation 49 'read' 'helpedList_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%rhs_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rhs_V"   --->   Operation 50 'read' 'rhs_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%location_0_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_0_load"   --->   Operation 51 'read' 'location_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%location_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_1_load"   --->   Operation 52 'read' 'location_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%location_2_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_2_load"   --->   Operation 53 'read' 'location_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%location_3_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_3_load"   --->   Operation 54 'read' 'location_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_3_load_read, i8 %mux_case_38844"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 56 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_2_load_read, i8 %mux_case_28742"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 57 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_1_load_read, i8 %mux_case_18640"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 58 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_0_load_read, i8 %mux_case_08538"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 59 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %rhs_V_read, i8 %mux_case_380"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 60 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %helpedList_2_load_read, i8 %mux_case_279"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 61 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %helpedList_1_load_read, i8 %mux_case_178"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 62 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %helpedList_0_load_read, i8 %mux_case_077"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 63 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 3, i8 %index_3"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 64 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read829, i8 %lhs_V"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 65 [1/1] (1.02ns)   --->   "%store_ln0 = store i32 %p_read_809, i32 %empty"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond237"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_V_1 = load i8 %lhs_V"   --->   Operation 67 'load' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%index_3_load = load i8 %index_3" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:166]   --->   Operation 68 'load' 'index_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_077_load = load i8 %mux_case_077"   --->   Operation 69 'load' 'mux_case_077_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_178_load = load i8 %mux_case_178"   --->   Operation 70 'load' 'mux_case_178_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_279_load = load i8 %mux_case_279"   --->   Operation 71 'load' 'mux_case_279_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_380_load = load i8 %mux_case_380"   --->   Operation 72 'load' 'mux_case_380_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %lhs_V_1"   --->   Operation 74 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.06ns)   --->   "%rhs_V_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %mux_case_077_load, i8 %mux_case_178_load, i8 %mux_case_279_load, i8 %mux_case_380_load, i8 %index_3_load"   --->   Operation 75 'mux' 'rhs_V_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln232_2 = sext i8 %rhs_V_1"   --->   Operation 76 'sext' 'sext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.39ns)   --->   "%ret_V = add i9 %sext_ln232_2, i9 %sext_ln232"   --->   Operation 77 'add' 'ret_V' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.25ns)   --->   "%icmp_ln1077 = icmp_sgt  i9 %ret_V, i9 25"   --->   Operation 78 'icmp' 'icmp_ln1077' <Predicate = true> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.22ns)   --->   "%icmp_ln1081 = icmp_sgt  i8 %index_3_load, i8 %assignmentbegintemp_V_read"   --->   Operation 79 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.61ns)   --->   "%and_ln153 = and i1 %icmp_ln1077, i1 %icmp_ln1081" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:153]   --->   Operation 80 'and' 'and_ln153' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i8 %index_3_load" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:166]   --->   Operation 81 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %and_ln153, void %while.end274.exitStub, void %while.body245" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:153]   --->   Operation 82 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:154]   --->   Operation 83 'specloopname' 'specloopname_ln154' <Predicate = (and_ln153)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.64ns)   --->   "%switch_ln154 = switch i2 %trunc_ln166, void %V22.i10.i884220288.case.3, i2 0, void %V22.i10.i884220288.case.0, i2 1, void %V22.i10.i884220288.case.1, i2 2, void %V22.i10.i884220288.case.2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:154]   --->   Operation 84 'switch' 'switch_ln154' <Predicate = (and_ln153)> <Delay = 0.64>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:154]   --->   Operation 85 'write' 'write_ln154' <Predicate = (and_ln153 & trunc_ln166 == 2)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 86 'write' 'write_ln155' <Predicate = (and_ln153 & trunc_ln166 == 2)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.02ns)   --->   "%store_ln155 = store i8 0, i8 %mux_case_28742" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 87 'store' 'store_ln155' <Predicate = (and_ln153 & trunc_ln166 == 2)> <Delay = 1.02>
ST_2 : Operation 88 [1/1] (1.02ns)   --->   "%store_ln155 = store i8 0, i8 %mux_case_279" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 88 'store' 'store_ln155' <Predicate = (and_ln153 & trunc_ln166 == 2)> <Delay = 1.02>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln155 = br void %V22.i10.i884220288.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 89 'br' 'br_ln155' <Predicate = (and_ln153 & trunc_ln166 == 2)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:154]   --->   Operation 90 'write' 'write_ln154' <Predicate = (and_ln153 & trunc_ln166 == 1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 91 'write' 'write_ln155' <Predicate = (and_ln153 & trunc_ln166 == 1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.02ns)   --->   "%store_ln155 = store i8 0, i8 %mux_case_18640" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 92 'store' 'store_ln155' <Predicate = (and_ln153 & trunc_ln166 == 1)> <Delay = 1.02>
ST_2 : Operation 93 [1/1] (1.02ns)   --->   "%store_ln155 = store i8 0, i8 %mux_case_178" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 93 'store' 'store_ln155' <Predicate = (and_ln153 & trunc_ln166 == 1)> <Delay = 1.02>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln155 = br void %V22.i10.i884220288.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 94 'br' 'br_ln155' <Predicate = (and_ln153 & trunc_ln166 == 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:154]   --->   Operation 95 'write' 'write_ln154' <Predicate = (and_ln153 & trunc_ln166 == 0)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 96 'write' 'write_ln155' <Predicate = (and_ln153 & trunc_ln166 == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.02ns)   --->   "%store_ln155 = store i8 0, i8 %mux_case_08538" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 97 'store' 'store_ln155' <Predicate = (and_ln153 & trunc_ln166 == 0)> <Delay = 1.02>
ST_2 : Operation 98 [1/1] (1.02ns)   --->   "%store_ln155 = store i8 0, i8 %mux_case_077" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 98 'store' 'store_ln155' <Predicate = (and_ln153 & trunc_ln166 == 0)> <Delay = 1.02>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln155 = br void %V22.i10.i884220288.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 99 'br' 'br_ln155' <Predicate = (and_ln153 & trunc_ln166 == 0)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:154]   --->   Operation 100 'write' 'write_ln154' <Predicate = (and_ln153 & trunc_ln166 == 3)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 101 'write' 'write_ln155' <Predicate = (and_ln153 & trunc_ln166 == 3)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.02ns)   --->   "%store_ln155 = store i8 0, i8 %mux_case_38844" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 102 'store' 'store_ln155' <Predicate = (and_ln153 & trunc_ln166 == 3)> <Delay = 1.02>
ST_2 : Operation 103 [1/1] (1.02ns)   --->   "%store_ln155 = store i8 0, i8 %mux_case_380" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 103 'store' 'store_ln155' <Predicate = (and_ln153 & trunc_ln166 == 3)> <Delay = 1.02>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln155 = br void %V22.i10.i884220288.exit" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:155]   --->   Operation 104 'br' 'br_ln155' <Predicate = (and_ln153 & trunc_ln166 == 3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_load44 = load i32 %empty"   --->   Operation 105 'load' 'p_load44' <Predicate = (and_ln153)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.06ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i8, i32 %p_read_808, i32 %p_read3013, i32 %p_read3214, i32 %p_read3315, i8 %index_3_load"   --->   Operation 106 'mux' 'tmp_s' <Predicate = (and_ln153)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.78ns)   --->   "%sub_ln859 = sub i32 %p_load44, i32 %tmp_s"   --->   Operation 107 'sub' 'sub_ln859' <Predicate = (and_ln153)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (1.39ns)   --->   "%add_ln75 = add i8 %index_3_load, i8 255"   --->   Operation 108 'add' 'add_ln75' <Predicate = (and_ln153)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.06ns)   --->   "%tmp_177 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read316, i16 %p_read1017, i16 %p_read1618, i16 %p_read2219, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 109 'mux' 'tmp_177' <Predicate = (and_ln153)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_0, i16 %tmp_177" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 110 'write' 'write_ln161' <Predicate = (and_ln153)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.06ns)   --->   "%tmp_178 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read520, i16 %p_read1121, i16 %p_read1722, i16 %p_read2323, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 111 'mux' 'tmp_178' <Predicate = (and_ln153)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_1, i16 %tmp_178" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 112 'write' 'write_ln161' <Predicate = (and_ln153)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.06ns)   --->   "%tmp_179 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read624, i16 %p_read1225, i16 %p_read_807, i16 %p_read2427, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 113 'mux' 'tmp_179' <Predicate = (and_ln153)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_2, i16 %tmp_179" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 114 'write' 'write_ln161' <Predicate = (and_ln153)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.06ns)   --->   "%tmp_180 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read728, i16 %p_read1329, i16 %p_read, i16 %p_read2531, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 115 'mux' 'tmp_180' <Predicate = (and_ln153)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_3, i16 %tmp_180" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 116 'write' 'write_ln161' <Predicate = (and_ln153)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.06ns)   --->   "%tmp_181 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read832, i16 %p_read1433, i16 %p_read2034, i16 %p_read2635, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 117 'mux' 'tmp_181' <Predicate = (and_ln153)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_4, i16 %tmp_181" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 118 'write' 'write_ln161' <Predicate = (and_ln153)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.06ns)   --->   "%tmp_182 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read936, i16 %p_read1537, i16 %p_read2138, i16 %p_read2739, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 119 'mux' 'tmp_182' <Predicate = (and_ln153)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_5, i16 %tmp_182" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:161]   --->   Operation 120 'write' 'write_ln161' <Predicate = (and_ln153)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.02ns)   --->   "%store_ln153 = store i8 %add_ln75, i8 %index_3" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:153]   --->   Operation 121 'store' 'store_ln153' <Predicate = (and_ln153)> <Delay = 1.02>
ST_2 : Operation 122 [1/1] (1.02ns)   --->   "%store_ln153 = store i32 %sub_ln859, i32 %empty" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:153]   --->   Operation 122 'store' 'store_ln153' <Predicate = (and_ln153)> <Delay = 1.02>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty"   --->   Operation 130 'load' 'p_load' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%mux_case_08538_load = load i8 %mux_case_08538"   --->   Operation 131 'load' 'mux_case_08538_load' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%mux_case_18640_load = load i8 %mux_case_18640"   --->   Operation 132 'load' 'mux_case_18640_load' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%mux_case_28742_load = load i8 %mux_case_28742"   --->   Operation 133 'load' 'mux_case_28742_load' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%mux_case_38844_load = load i8 %mux_case_38844"   --->   Operation 134 'load' 'mux_case_38844_load' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %index_3_out, i8 %index_3_load" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:166]   --->   Operation 135 'write' 'write_ln166' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %mux_case_38844_out, i8 %mux_case_38844_load"   --->   Operation 136 'write' 'write_ln0' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %mux_case_28742_out, i8 %mux_case_28742_load"   --->   Operation 137 'write' 'write_ln0' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %mux_case_18640_out, i8 %mux_case_18640_load"   --->   Operation 138 'write' 'write_ln0' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %mux_case_08538_out, i8 %mux_case_08538_load"   --->   Operation 139 'write' 'write_ln0' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %lhs_V_out, i8 %lhs_V_1"   --->   Operation 140 'write' 'write_ln0' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load"   --->   Operation 141 'write' 'write_ln0' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln232 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %rhs_V_2_out, i8 %rhs_V_1"   --->   Operation 142 'write' 'write_ln232' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %trunc_ln7_out, i2 %trunc_ln166" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:166]   --->   Operation 143 'write' 'write_ln166' <Predicate = (!and_ln153)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 144 'ret' 'ret_ln0' <Predicate = (!and_ln153)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%mux_case_08538_load_1 = load i8 %mux_case_08538" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:158]   --->   Operation 123 'load' 'mux_case_08538_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%mux_case_18640_load_1 = load i8 %mux_case_18640" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:158]   --->   Operation 124 'load' 'mux_case_18640_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%mux_case_28742_load_1 = load i8 %mux_case_28742" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:158]   --->   Operation 125 'load' 'mux_case_28742_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%mux_case_38844_load_1 = load i8 %mux_case_38844" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:158]   --->   Operation 126 'load' 'mux_case_38844_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.06ns)   --->   "%tmp_176 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %mux_case_08538_load_1, i8 %mux_case_18640_load_1, i8 %mux_case_28742_load_1, i8 %mux_case_38844_load_1, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:158]   --->   Operation 127 'mux' 'tmp_176' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (1.02ns)   --->   "%store_ln153 = store i8 %tmp_176, i8 %lhs_V" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:153]   --->   Operation 128 'store' 'store_ln153' <Predicate = true> <Delay = 1.02>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln153 = br void %while.cond237" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:153]   --->   Operation 129 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.03ns
The critical path consists of the following:
	'alloca' operation ('mux_case_38844') [73]  (0 ns)
	'store' operation ('store_ln0') of variable 'location_3_load_read' on local variable 'mux_case_38844' [113]  (1.03 ns)

 <State 2>: 5.36ns
The critical path consists of the following:
	'load' operation ('index_3_load', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:166) on local variable 'index_3' [127]  (0 ns)
	'mux' operation ('rhs.V') [134]  (1.07 ns)
	'add' operation ('ret.V') [136]  (1.39 ns)
	'icmp' operation ('icmp_ln1077') [137]  (1.26 ns)
	'and' operation ('and_ln153', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:153) [139]  (0.616 ns)
	blocking operation 1.03 ns on control path)

 <State 3>: 2.09ns
The critical path consists of the following:
	'load' operation ('mux_case_08538_load_1', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:158) on local variable 'mux_case_08538' [171]  (0 ns)
	'mux' operation ('tmp_176', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:158) [178]  (1.07 ns)
	'store' operation ('store_ln153', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:153) of variable 'tmp_176', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:158 on local variable 'lhs.V' [192]  (1.03 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
