// Seed: 2399433253
module module_0 (
    input uwire id_0,
    input wor   id_1,
    input tri   id_2
);
  wire id_4;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output tri0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    output uwire id_5
);
  assign id_3 = 1 ^ 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  supply1 id_3 = 1'd0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  final begin : LABEL_0
    id_3 <= 1;
  end
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_4,
      id_1
  );
endmodule
