
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /share/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/share/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'timwu' on host 'pc175.cloudlab.umass.edu' (Linux_x86_64 version 5.15.0-131-generic) on Wed Nov 19 13:54:33 MST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS
INFO: [HLS 200-10] In directory '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project edge_project 
INFO: [HLS 200-10] Opening project '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project'.
INFO: [HLS 200-1510] Running: set_top edge_detect 
INFO: [HLS 200-1510] Running: add_files edge_detect.cpp 
INFO: [HLS 200-10] Adding design file 'edge_detect.cpp' to the project
INFO: [HLS 200-1510] Running: add_files edge_detect.h 
INFO: [HLS 200-10] Adding design file 'edge_detect.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=edge_detect.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 278.500 MB.
INFO: [HLS 200-10] Analyzing design file 'edge_detect.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.82 seconds. CPU system time: 1.59 seconds. Elapsed time: 20.05 seconds; current allocated memory: 283.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 192 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ap_int<32> fabs_fixed<32>(ap_int<32>)' into 'hls::abs(int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(int)' into 'edge_detect(ap_uint<8> (*) [960], ap_uint<8> (*) [960], int, int, int, int)' (edge_detect.cpp:11:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out_img' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'in_img' with compact=none mode in 8-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_1> at edge_detect.cpp:28:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_4> at edge_detect.cpp:42:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_58_7> at edge_detect.cpp:58:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_5' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:44:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_6' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_2' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:30:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_3' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:31:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_5' (edge_detect.cpp:44:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_6' (edge_detect.cpp:45:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (edge_detect.cpp:30:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_3' (edge_detect.cpp:31:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-248] Applying array_partition to 'blur': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (edge_detect.cpp:22:6)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (edge_detect.cpp:31:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.62 seconds. Elapsed time: 7.54 seconds; current allocated memory: 284.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 284.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 285.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 286.051 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'edge_detect' (edge_detect.cpp:4:26)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 310.453 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'gauss_loop'(edge_detect.cpp:27:5) and 'VITIS_LOOP_28_1'(edge_detect.cpp:28:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'sobel_loop'(edge_detect.cpp:41:5) and 'VITIS_LOOP_42_4'(edge_detect.cpp:42:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'thresh_loop'(edge_detect.cpp:57:5) and 'VITIS_LOOP_58_7'(edge_detect.cpp:58:26) in function 'edge_detect' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'gauss_loop' (edge_detect.cpp:27:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'sobel_loop' (edge_detect.cpp:41:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'thresh_loop' (edge_detect.cpp:57:5) in function 'edge_detect'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 334.453 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'edge_detect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gauss_loop_VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_2', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 37, loop 'gauss_loop_VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 335.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 335.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'sobel_loop_VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 338.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 338.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'thresh_loop_VITIS_LOOP_58_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 338.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 338.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' pipeline 'gauss_loop_VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 339.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' pipeline 'sobel_loop_VITIS_LOOP_42_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 344.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' pipeline 'thresh_loop_VITIS_LOOP_58_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 351.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/in_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/low_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/high_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'low_thresh', 'high_thresh' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in_img' and 'out_img' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect'.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_blur_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_grad_mag_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 353.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 357.543 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 365.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detect.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detect.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.85 seconds. CPU system time: 2.4 seconds. Elapsed time: 30.2 seconds; current allocated memory: 86.828 MB.
INFO: [HLS 200-1510] Running: export_design -format xo -output edge_detect.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1358.055 ; gain = 8.930 ; free physical = 573100 ; free virtual = 585834
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/Xilinx/Vivado/2023.2/data/ip'.
Running package_xo -xo_path /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo -kernel_name edge_detect -kernel_xml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/../kernel/kernel.xml -kernel_files /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.cpp -ip_directory /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/ip_unzip_dir -design_xml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.design.xml -debug_directory /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.debug -hls_directory /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/hls_files -kernel_json /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/solution1_data.json
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 13:55:26 2025...
INFO: [HLS 200-802] Generated output file edge_detect.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.49 seconds. CPU system time: 1.94 seconds. Elapsed time: 30.58 seconds; current allocated memory: 6.215 MB.
[2Kvitis_hls> [11CINFO: [HLS 200-112] Total CPU user time: 39.51 seconds. Total CPU system time: 4.92 seconds. Total elapsed time: 236.33 seconds; peak allocated memory: 371.543 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 19 13:58:28 2025...
