<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='463' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildPtrAdd(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op0, const llvm::SrcOp &amp; Op1)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='451'>/// Build and insert \p Res = G_PTR_ADD \p Op0, \p Op1
  ///
  /// G_PTR_ADD adds \p Op1 addressible units to the pointer specified by \p Op0,
  /// storing the resulting pointer in \p Res. Addressible units are typically
  /// bytes but this can vary between targets.
  ///
  /// \pre setBasicBlock or setMI must have been called.
  /// \pre \p Res and \p Op0 must be generic virtual registers with pointer
  ///      type.
  /// \pre \p Op1 must be a generic virtual register with scalar type.
  ///
  /// \return a MachineInstrBuilder for the newly created instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1221' u='c' c='_ZN4llvm14CombinerHelper14optimizeMemsetERNS_12MachineInstrENS_8RegisterES3_jNS_5AlignEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1323' u='c' c='_ZN4llvm14CombinerHelper14optimizeMemcpyERNS_12MachineInstrENS_8RegisterES3_jNS_5AlignES4_b'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1329' u='c' c='_ZN4llvm14CombinerHelper14optimizeMemcpyERNS_12MachineInstrENS_8RegisterES3_jNS_5AlignES4_b'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1418' u='c' c='_ZN4llvm14CombinerHelper15optimizeMemmoveERNS_12MachineInstrENS_8RegisterES3_jNS_5AlignES4_b'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1435' u='c' c='_ZN4llvm14CombinerHelper15optimizeMemmoveERNS_12MachineInstrENS_8RegisterES3_jNS_5AlignES4_b'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2252' u='c' c='_ZN4llvm14CombinerHelper26applyCombineAddP2IToPtrAddERNS_12MachineInstrERSt4pairINS_8RegisterEbE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1517' u='c' c='_ZN4llvm12IRTranslator22translateGetElementPtrERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1544' u='c' c='_ZN4llvm12IRTranslator22translateGetElementPtrERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1551' u='c' c='_ZN4llvm12IRTranslator22translateGetElementPtrERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2711' u='c' c='_ZN4llvm15LegalizerHelper9lowerLoadERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2788' u='c' c='_ZN4llvm15LegalizerHelper10lowerStoreERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3218' u='c' c='_ZN4llvm15LegalizerHelper23getVectorElementPointerENS_8RegisterENS_3LLTES1_'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='182' ll='190' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildPtrAdd(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op0, const llvm::SrcOp &amp; Op1)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='205' u='c' c='_ZN4llvm16MachineIRBuilder17materializePtrAddERNS_8RegisterES1_NS_3LLTEm'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='372' u='c' c='_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='160' u='c' c='_ZN12_GLOBAL__N_118OutgoingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='911' u='c' c='_ZNK4llvm20AArch64LegalizerInfo13legalizeVaArgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='924' u='c' c='_ZNK4llvm20AArch64LegalizerInfo13legalizeVaArgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='221' u='c' c='_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='582' u='c' c='_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrENS_8RegisterERNS_16MachineIRBuilderEPNS_4TypeEm'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3474' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1269' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1273' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='105' u='c' c='_ZN12_GLOBAL__N_123ARMOutgoingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='270' u='c' c='_ZN12_GLOBAL__N_124MipsOutgoingValueHandler15getStackAddressERKN4llvm11CCValAssignERPNS1_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='378' u='c' c='_ZNK4llvm17MipsLegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='407' u='c' c='_ZNK4llvm17MipsLegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='115' u='c' c='_ZN12_GLOBAL__N_123X86OutgoingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='151' u='c' c='_ZN12_GLOBAL__N_137AArch64GISelMITest_MatchBinaryOp_Test8TestBodyEv'/>
