Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 22 21:27:07 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: isSelect_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: newpic_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: onScene_menu_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: onScene_menu_reg_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: onScene_menu_reg_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 202 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.310       -8.537                      2                  502        0.162        0.000                      0                  502        4.500        0.000                       0                   193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.310       -8.537                      2                  502        0.162        0.000                      0                  502        4.500        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -4.310ns,  Total Violation       -8.537ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.310ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec1/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.260ns  (logic 9.750ns (68.371%)  route 4.510ns (31.629%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.560     5.081    vga_sync_unit/clk
    SLICE_X9Y17          FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=120, routed)         0.796     6.333    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.457 r  vga_sync_unit/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     6.457    ats/ec1/hitEnemy5__4_1[0]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.989 r  ats/ec1/hitEnemy6_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.989    ats/ec1/hitEnemy6_inferred__0/i__carry__0_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.228 r  ats/ec1/hitEnemy6_inferred__0/i__carry__1/O[2]
                         net (fo=71, routed)          0.825     8.054    ats/ec1/hitEnemy6_inferred__0/i__carry__1_n_5
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214    12.268 r  ats/ec1/hitEnemy5__3/PCOUT[47]
                         net (fo=1, routed)           0.056    12.323    ats/ec1/hitEnemy5__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.841 r  ats/ec1/hitEnemy5__4/P[1]
                         net (fo=2, routed)           0.809    14.651    ats/ec1/hitEnemy5__4_n_104
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    14.775 r  ats/ec1/hitEnemy4_carry_i_2__0/O
                         net (fo=1, routed)           0.000    14.775    ats/ec1/hitEnemy4_carry_i_2__0_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.155 r  ats/ec1/hitEnemy4_carry/CO[3]
                         net (fo=1, routed)           0.000    15.155    ats/ec1/hitEnemy4_carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.478 r  ats/ec1/hitEnemy4_carry__0/O[1]
                         net (fo=2, routed)           0.788    16.265    ats/ec1/hitEnemy50_in[21]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.306    16.571 r  ats/ec1/hitEnemy4__89_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    16.571    ats/ec1/hitEnemy4__89_carry__4_i_3__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.104 r  ats/ec1/hitEnemy4__89_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.104    ats/ec1/hitEnemy4__89_carry__4_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.427 f  ats/ec1/hitEnemy4__89_carry__5/O[1]
                         net (fo=1, routed)           0.407    17.835    ats/ec1/rgb_reg33_out[25]
    SLICE_X13Y23         LUT4 (Prop_lut4_I0_O)        0.306    18.141 f  ats/ec1/hitEnemy_i_7__0/O
                         net (fo=1, routed)           0.402    18.543    ats/ec1/hitEnemy_i_7__0_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    18.667 r  ats/ec1/hitEnemy_i_3__0/O
                         net (fo=1, routed)           0.263    18.930    ats/ec1/hitEnemy_i_3__0_n_0
    SLICE_X13Y23         LUT4 (Prop_lut4_I0_O)        0.124    19.054 r  ats/ec1/hitEnemy_i_2__0/O
                         net (fo=4, routed)           0.164    19.218    ats/ec1/hitEnemy_i_6__0_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.124    19.342 r  ats/ec1/hitEnemy_i_1__0/O
                         net (fo=1, routed)           0.000    19.342    ats/ec1/hitEnemy_i_1__0_n_0
    SLICE_X13Y23         FDRE                                         r  ats/ec1/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.435    14.776    ats/ec1/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  ats/ec1/hitEnemy_reg/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.031    15.032    ats/ec1/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 -4.310    

Slack (VIOLATED) :        -4.227ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec2/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.235ns  (logic 9.865ns (69.303%)  route 4.370ns (30.697%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.561     5.082    vga_sync_unit/clk
    SLICE_X11Y16         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=88, routed)          0.556     6.094    ats/ec2/Q[0]
    SLICE_X10Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.644 r  ats/ec2/hitEnemy6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    ats/ec2/hitEnemy6_inferred__0/i__carry_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.761 r  ats/ec2/hitEnemy6_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.761    ats/ec2/hitEnemy6_inferred__0/i__carry__0_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.084 r  ats/ec2/hitEnemy6_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.611     7.695    ats/ec2/rgb_reg5[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    11.913 r  ats/ec2/hitEnemy5__3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.915    ats/ec2/hitEnemy5__3_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.433 r  ats/ec2/hitEnemy5__4/P[0]
                         net (fo=2, routed)           0.846    14.279    ats/ec2/hitEnemy5__4_n_105
    SLICE_X13Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.786 r  ats/ec2/hitEnemy4_carry/CO[3]
                         net (fo=1, routed)           0.000    14.786    ats/ec2/hitEnemy4_carry_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.008 r  ats/ec2/hitEnemy4_carry__0/O[0]
                         net (fo=2, routed)           1.023    16.031    ats/ec2/hitEnemy50_in[20]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.299    16.330 r  ats/ec2/hitEnemy4__89_carry__4_i_4/O
                         net (fo=1, routed)           0.000    16.330    ats/ec2/hitEnemy4__89_carry__4_i_4_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.862 r  ats/ec2/hitEnemy4__89_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.862    ats/ec2/hitEnemy4__89_carry__4_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.976 r  ats/ec2/hitEnemy4__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.976    ats/ec2/hitEnemy4__89_carry__5_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.310 f  ats/ec2/hitEnemy4__89_carry__6/O[1]
                         net (fo=1, routed)           0.443    17.752    ats/ec2/rgb_reg3__0[29]
    SLICE_X14Y16         LUT4 (Prop_lut4_I2_O)        0.303    18.055 f  ats/ec2/hitEnemy_i_7/O
                         net (fo=1, routed)           0.434    18.489    ats/ec2/hitEnemy_i_7_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I4_O)        0.124    18.613 f  ats/ec2/hitEnemy_i_3/O
                         net (fo=2, routed)           0.282    18.895    ats/ec2/hitEnemy_i_3_n_0
    SLICE_X12Y16         LUT4 (Prop_lut4_I0_O)        0.124    19.019 f  ats/ec2/hitEnemy_i_2/O
                         net (fo=2, routed)           0.174    19.193    ats/ec2/hitEnemy_reg_2
    SLICE_X12Y16         LUT6 (Prop_lut6_I0_O)        0.124    19.317 r  ats/ec2/hitEnemy_i_1/O
                         net (fo=1, routed)           0.000    19.317    ats/ec2/hitEnemy_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  ats/ec2/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.443    14.784    ats/ec2/clk_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  ats/ec2/hitEnemy_reg/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X12Y16         FDRE (Setup_fdre_C_D)        0.081    15.090    ats/ec2/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -19.317    
  -------------------------------------------------------------------
                         slack                                 -4.227    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 2.068ns (22.852%)  route 6.982ns (77.148%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.560     5.081    vga_sync_unit/clk
    SLICE_X9Y17          FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=120, routed)         2.146     7.683    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.119     7.802 f  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.895     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.332     9.029 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=1, routed)           0.665     9.694    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.818 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           1.189    11.007    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.131 r  vga_sync_unit/g0_b0/O
                         net (fo=3, routed)           0.802    11.933    vga_sync_unit/cred/t2/fontAddress0[4]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.057 r  vga_sync_unit/fontAddress_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.057    cred/t2/fontRow_reg_0[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.607 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.607    cred/t2/fontAddress_carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.846 r  cred/t2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           1.285    14.131    cred/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.482    14.823    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    14.231    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 2.163ns (24.248%)  route 6.757ns (75.752%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.560     5.081    vga_sync_unit/clk
    SLICE_X9Y17          FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=120, routed)         2.146     7.683    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.119     7.802 f  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.895     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.332     9.029 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=1, routed)           0.665     9.694    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.818 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           1.189    11.007    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.131 r  vga_sync_unit/g0_b0/O
                         net (fo=3, routed)           0.802    11.933    vga_sync_unit/cred/t2/fontAddress0[4]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.057 r  vga_sync_unit/fontAddress_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.057    cred/t2/fontRow_reg_0[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.607 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.607    cred/t2/fontAddress_carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.941 r  cred/t2/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           1.060    14.002    cred/t1/FontRom/ADDRBWRADDR[6]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.482    14.823    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.745    14.230    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.230    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 2.051ns (23.001%)  route 6.866ns (76.999%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.560     5.081    vga_sync_unit/clk
    SLICE_X9Y17          FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=120, routed)         2.146     7.683    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.119     7.802 f  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.895     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.332     9.029 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=1, routed)           0.665     9.694    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.818 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           1.189    11.007    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.131 r  vga_sync_unit/g0_b0/O
                         net (fo=3, routed)           0.802    11.933    vga_sync_unit/cred/t2/fontAddress0[4]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.057 r  vga_sync_unit/fontAddress_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.057    cred/t2/fontRow_reg_0[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.607 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.607    cred/t2/fontAddress_carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.829 r  cred/t2/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           1.169    13.998    cred/t1/FontRom/ADDRBWRADDR[5]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.482    14.823    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741    14.234    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                         -13.998    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 1.859ns (21.034%)  route 6.979ns (78.966%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.560     5.081    vga_sync_unit/clk
    SLICE_X9Y17          FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=120, routed)         2.146     7.683    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.119     7.802 f  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.895     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.332     9.029 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=1, routed)           0.665     9.694    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.818 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           1.189    11.007    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.131 r  vga_sync_unit/g0_b0/O
                         net (fo=3, routed)           0.802    11.933    vga_sync_unit/cred/t2/fontAddress0[4]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.057 r  vga_sync_unit/fontAddress_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.057    cred/t2/fontRow_reg_0[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.637 r  cred/t2/fontAddress_carry/O[2]
                         net (fo=1, routed)           1.282    13.919    cred/t1/FontRom/ADDRBWRADDR[3]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.482    14.823    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.744    14.231    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -13.919    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.807ns  (logic 1.919ns (21.790%)  route 6.888ns (78.210%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.560     5.081    vga_sync_unit/clk
    SLICE_X9Y17          FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.456     5.537 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=120, routed)         2.146     7.683    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.119     7.802 f  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.895     8.697    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.332     9.029 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=1, routed)           0.665     9.694    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.818 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           1.189    11.007    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X28Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.131 r  vga_sync_unit/g0_b0/O
                         net (fo=3, routed)           0.802    11.933    vga_sync_unit/cred/t2/fontAddress0[4]
    SLICE_X28Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.057 r  vga_sync_unit/fontAddress_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.057    cred/t2/fontRow_reg_0[1]
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.697 r  cred/t2/fontAddress_carry/O[3]
                         net (fo=1, routed)           1.191    13.888    cred/t1/FontRom/ADDRBWRADDR[4]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.482    14.823    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748    14.227    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 1.314ns (15.130%)  route 7.371ns (84.870%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.567     5.088    vga_sync_unit/clk
    SLICE_X13Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=82, routed)          6.191    11.736    vga_sync_unit/Q[4]
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.860 r  vga_sync_unit/fontAddress_carry_i_2__2/O
                         net (fo=1, routed)           0.000    11.860    cred/t1/S[1]
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.258 r  cred/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    cred/t1/fontAddress_carry_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.372 r  cred/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.372    cred/t1/fontAddress_carry__0_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.594 r  cred/t1/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           1.179    13.773    cred/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.479    14.820    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.231    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 1.291ns (14.899%)  route 7.374ns (85.101%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.567     5.088    vga_sync_unit/clk
    SLICE_X13Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=82, routed)          6.191    11.736    vga_sync_unit/Q[4]
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.860 r  vga_sync_unit/fontAddress_carry_i_2__2/O
                         net (fo=1, routed)           0.000    11.860    cred/t1/S[1]
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.258 r  cred/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    cred/t1/fontAddress_carry_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.571 r  cred/t1/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           1.183    13.753    cred/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.479    14.820    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    14.224    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -13.753    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 1.217ns (14.050%)  route 7.445ns (85.950%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.567     5.088    vga_sync_unit/clk
    SLICE_X13Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=82, routed)          6.191    11.736    vga_sync_unit/Q[4]
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.860 r  vga_sync_unit/fontAddress_carry_i_2__2/O
                         net (fo=1, routed)           0.000    11.860    cred/t1/S[1]
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.258 r  cred/t1/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    cred/t1/fontAddress_carry_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.497 r  cred/t1/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           1.253    13.750    cred/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.479    14.820    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.744    14.228    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                  0.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ats/newHealth_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/newHealth_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.905%)  route 0.110ns (37.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.558     1.441    ats/clk_IBUF_BUFG
    SLICE_X15Y30         FDRE                                         r  ats/newHealth_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ats/newHealth_reg[3]/Q
                         net (fo=8, routed)           0.110     1.692    ats/newHealth[3]
    SLICE_X14Y30         LUT5 (Prop_lut5_I3_O)        0.045     1.737 r  ats/newHealth[6]_i_1/O
                         net (fo=1, routed)           0.000     1.737    ats/newHealth[6]_i_1_n_0
    SLICE_X14Y30         FDRE                                         r  ats/newHealth_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.826     1.953    ats/clk_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  ats/newHealth_reg[6]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.121     1.575    ats/newHealth_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ats/newHealth_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/newHealth_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.558     1.441    ats/clk_IBUF_BUFG
    SLICE_X15Y30         FDRE                                         r  ats/newHealth_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ats/newHealth_reg[3]/Q
                         net (fo=8, routed)           0.112     1.694    ats/newHealth[3]
    SLICE_X14Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  ats/newHealth[5]_i_1/O
                         net (fo=1, routed)           0.000     1.739    ats/newHealth[5]_i_1_n_0
    SLICE_X14Y30         FDRE                                         r  ats/newHealth_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.826     1.953    ats/clk_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  ats/newHealth_reg[5]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.121     1.575    ats/newHealth_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.190ns (60.623%)  route 0.123ns (39.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    nolabel_line66/clk
    SLICE_X1Y7           FDRE                                         r  nolabel_line66/rightshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line66/rightshiftreg_reg[7]/Q
                         net (fo=1, routed)           0.123     1.742    nolabel_line66/rightshiftreg_reg_n_0_[7]
    SLICE_X2Y7           LUT3 (Prop_lut3_I0_O)        0.049     1.791 r  nolabel_line66/rightshiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.791    nolabel_line66/rightshiftreg[6]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  nolabel_line66/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.865     1.992    nolabel_line66/clk
    SLICE_X2Y7           FDRE                                         r  nolabel_line66/rightshiftreg_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.131     1.624    nolabel_line66/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nolabel_line66/nextstate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    nolabel_line66/clk
    SLICE_X3Y9           FDRE                                         r  nolabel_line66/nextstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line66/nextstate_reg/Q
                         net (fo=1, routed)           0.096     1.714    nolabel_line66/nextstate_reg_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.759 r  nolabel_line66/state_i_1__0/O
                         net (fo=1, routed)           0.000     1.759    nolabel_line66/state_i_1__0_n_0
    SLICE_X1Y9           FDRE                                         r  nolabel_line66/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.865     1.992    nolabel_line66/clk
    SLICE_X1Y9           FDRE                                         r  nolabel_line66/state_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.091     1.584    nolabel_line66/state_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.443    vga_sync_unit/clk
    SLICE_X9Y17          FDRE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=120, routed)         0.135     1.719    vga_sync_unit/h_count_reg_reg[9]_0[4]
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.045     1.764 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.764    vga_sync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.828     1.955    vga_sync_unit/clk
    SLICE_X8Y17          FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.120     1.576    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.951%)  route 0.146ns (44.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.564     1.447    vga_sync_unit/clk
    SLICE_X13Y10         FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=82, routed)          0.146     1.735    vga_sync_unit/Q[4]
    SLICE_X12Y9          LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.780    vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.835     1.962    vga_sync_unit/clk
    SLICE_X12Y9          FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.120     1.584    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ats/oldHitEnemy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/oldHitEnemy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.562     1.445    ats/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  ats/oldHitEnemy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  ats/oldHitEnemy_reg[1]/Q
                         net (fo=2, routed)           0.074     1.667    ats/ec1/oldHitEnemy_reg[1]__0
    SLICE_X12Y14         LUT4 (Prop_lut4_I3_O)        0.098     1.765 r  ats/ec1/oldHitEnemy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    ats/ec1_n_21
    SLICE_X12Y14         FDRE                                         r  ats/oldHitEnemy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.831     1.958    ats/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  ats/oldHitEnemy_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.120     1.565    ats/oldHitEnemy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.592     1.475    receiver_unit/clk
    SLICE_X2Y12          FDRE                                         r  receiver_unit/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  receiver_unit/rxshiftreg_reg[1]/Q
                         net (fo=10, routed)          0.105     1.744    receiver_unit/sel0[0]
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.789 r  receiver_unit/TxData[6]_i_2/O
                         net (fo=1, routed)           0.000     1.789    receiver_unit_n_6
    SLICE_X3Y12          FDRE                                         r  TxData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  TxData_reg[6]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.091     1.579    TxData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.121%)  route 0.145ns (40.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.592     1.475    receiver_unit/clk
    SLICE_X2Y12          FDRE                                         r  receiver_unit/rxshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  receiver_unit/rxshiftreg_reg[7]/Q
                         net (fo=5, routed)           0.145     1.784    receiver_unit/sel0[6]
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  receiver_unit/TxData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    receiver_unit_n_9
    SLICE_X2Y13          FDRE                                         r  TxData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  TxData_reg[1]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.120     1.609    TxData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.229%)  route 0.176ns (51.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.594     1.477    nolabel_line66/clk
    SLICE_X2Y7           FDRE                                         r  nolabel_line66/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  nolabel_line66/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.176     1.817    nolabel_line66/rightshiftreg_reg_n_0_[0]
    SLICE_X4Y9           FDSE                                         r  nolabel_line66/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.863     1.990    nolabel_line66/clk
    SLICE_X4Y9           FDSE                                         r  nolabel_line66/TxD_reg/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y9           FDSE (Hold_fdse_C_D)         0.070     1.582    nolabel_line66/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  ats/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  ats/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   cred/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8   cred/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  cred/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  cred/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12  cred/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12  cred/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1   menu/fight/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1   menu/fight/FontRom/fontRow_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14  ats/oldHitEnemy_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14  ats/oldHitEnemy_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12   selectedMenu_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12   selectedMenu_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y13  vga_sync_unit/pixel_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y13  vga_sync_unit/pixel_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y12  vga_sync_unit/v_count_reg_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y12  vga_sync_unit/v_count_reg_reg[1]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y12  vga_sync_unit/v_count_reg_reg[1]_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y12  vga_sync_unit/v_count_reg_reg[1]_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y16  ats/ec2/hitEnemy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y30  ats/newHealth_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y30  ats/newHealth_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y30  ats/newHealth_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y30  ats/newHealth_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y30  ats/newHealth_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y30  ats/newHealth_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y30  ats/newHealth_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y30  ats/newHealth_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y31  ats/newHealth_reg[8]/C



