

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_697_1'
================================================================
* Date:           Thu Nov 10 17:25:01 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.977 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |entry_proc_U0            |entry_proc            |        0|        0|       0 ns|      0 ns|    0|    0|       no|
        |rx_ringbuffer_header_U0  |rx_ringbuffer_header  |       37|       37|   0.370 us|  0.370 us|   37|   37|       no|
        |rx_fifo_U0               |rx_fifo               |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |tx_ddr_U0                |tx_ddr                |        2|      987|  20.000 ns|  9.870 us|    2|  987|       no|
        +-------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|    2574|    1742|    -|
|Instance         |        0|     6|    4629|    7716|    0|
|Memory           |        4|     -|      64|      14|    0|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|       7|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     6|    7274|    9571|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|       3|       8|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |entry_proc_U0            |entry_proc            |        0|   0|     2|   227|    0|
    |rx_fifo_U0               |rx_fifo               |        0|   0|   857|  2005|    0|
    |rx_ringbuffer_header_U0  |rx_ringbuffer_header  |        0|   0|   367|   479|    0|
    |tx_ddr_U0                |tx_ddr                |        0|   6|  3403|  5005|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+
    |Total                    |                      |        0|   6|  4629|  7716|    0|
    +-------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                           Module                           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_buf3_U   |dataflow_in_loop_VITIS_LOOP_697_1_data_buf3_RAM_AUTO_1R1W   |        4|   0|   0|    0|   512|   32|     1|        16384|
    |log_header_U  |dataflow_in_loop_VITIS_LOOP_697_1_log_header_RAM_AUTO_1R1W  |        0|  32|   7|    0|     7|   32|     1|          224|
    |tap_header_U  |dataflow_in_loop_VITIS_LOOP_697_1_log_header_RAM_AUTO_1R1W  |        0|  32|   7|    0|     7|   32|     1|          224|
    +--------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                                            |        4|  64|  14|    0|   526|   96|     3|        16832|
    +--------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------------------------+---------+----+----+-----+------+-----+---------+
    |               Name              | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------------+---------+----+----+-----+------+-----+---------+
    |ddr_c_channel_U                  |        0|  99|   0|    -|     2|   64|      128|
    |driver_c_channel_U               |        0|  99|   0|    -|     2|   64|      128|
    |log_all_mask_c_U                 |        0|  99|   0|    -|     3|   32|       96|
    |logger_vlan_enable_mask_c_U      |        0|  99|   0|    -|     3|   32|       96|
    |multicast_recv_enable_c_U        |        0|  99|   0|    -|     3|   32|       96|
    |unicast_filter_enable_c_U        |        0|  99|   0|    -|     3|   32|       96|
    |unicast_vlan100_macaddr_lsb_c_U  |        0|  99|   0|    -|     3|   32|       96|
    |unicast_vlan100_macaddr_msb_c_U  |        0|  99|   0|    -|     3|   16|       48|
    |unicast_vlan101_macaddr_lsb_c_U  |        0|  99|   0|    -|     3|   32|       96|
    |unicast_vlan101_macaddr_msb_c_U  |        0|  99|   0|    -|     3|   16|       48|
    |unicast_vlan102_macaddr_lsb_c_U  |        0|  99|   0|    -|     3|   32|       96|
    |unicast_vlan102_macaddr_msb_c_U  |        0|  99|   0|    -|     3|   16|       48|
    |unicast_vlan103_macaddr_lsb_c_U  |        0|  99|   0|    -|     3|   32|       96|
    |unicast_vlan103_macaddr_msb_c_U  |        0|  99|   0|    -|     3|   16|       48|
    |unicast_vlan104_macaddr_lsb_c_U  |        0|  99|   0|    -|     3|   32|       96|
    |unicast_vlan104_macaddr_msb_c_U  |        0|  99|   0|    -|     3|   16|       48|
    |unicast_vlan105_macaddr_lsb_c_U  |        0|  99|   0|    -|     3|   32|       96|
    |unicast_vlan105_macaddr_msb_c_U  |        0|  99|   0|    -|     3|   16|       48|
    |unicast_vlan106_macaddr_lsb_c_U  |        0|  99|   0|    -|     3|   32|       96|
    |unicast_vlan106_macaddr_msb_c_U  |        0|  99|   0|    -|     3|   16|       48|
    |unicast_vlan107_macaddr_lsb_c_U  |        0|  99|   0|    -|     3|   32|       96|
    |unicast_vlan107_macaddr_msb_c_U  |        0|  99|   0|    -|     3|   16|       48|
    |unicast_vlan108_macaddr_lsb_c_U  |        0|  99|   0|    -|     3|   32|       96|
    |unicast_vlan108_macaddr_msb_c_U  |        0|  99|   0|    -|     3|   16|       48|
    |unicast_vlan109_macaddr_lsb_c_U  |        0|  99|   0|    -|     3|   32|       96|
    |unicast_vlan109_macaddr_msb_c_U  |        0|  99|   0|    -|     3|   16|       48|
    +---------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                            |        0|2574|   0|    0|    76|  736|     2080|
    +---------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_ddr_c_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_driver_c_channel          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_log_header                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tap_header                |       and|   0|  0|   2|           1|           1|
    |ap_idle                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                             |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |rx_fifo_U0_ap_start                       |       and|   0|  0|   2|           1|           1|
    |rx_ringbuffer_header_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |rx_ringbuffer_header_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |tx_ddr_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_ddr_c_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_driver_c_channel    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_log_header          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tap_header          |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    |ap_sync_rx_fifo_U0_ap_ready               |        or|   0|  0|   2|           1|           1|
    |ap_sync_rx_ringbuffer_header_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  36|          18|          18|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_ddr_c_channel       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_driver_c_channel    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_log_header          |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tap_header          |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready            |   9|          2|    1|          2|
    |ap_sync_reg_rx_fifo_U0_ap_ready               |   9|          2|    1|          2|
    |ap_sync_reg_rx_ringbuffer_header_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  63|         14|    7|         14|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_ddr_c_channel       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_driver_c_channel    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_log_header          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tap_header          |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready            |  1|   0|    1|          0|
    |ap_sync_reg_rx_fifo_U0_ap_ready               |  1|   0|    1|          0|
    |ap_sync_reg_rx_ringbuffer_header_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  7|   0|    7|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_697_1|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_697_1|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_697_1|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_697_1|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_697_1|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_697_1|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_697_1|  return value|
|m_axi_ps_AWVALID                    |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWREADY                    |   in|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWADDR                     |  out|   64|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWID                       |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWLEN                      |  out|   32|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWSIZE                     |  out|    3|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWBURST                    |  out|    2|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWLOCK                     |  out|    2|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWCACHE                    |  out|    4|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWPROT                     |  out|    3|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWQOS                      |  out|    4|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWREGION                   |  out|    4|       m_axi|                                 ps|       pointer|
|m_axi_ps_AWUSER                     |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_WVALID                     |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_WREADY                     |   in|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_WDATA                      |  out|   32|       m_axi|                                 ps|       pointer|
|m_axi_ps_WSTRB                      |  out|    4|       m_axi|                                 ps|       pointer|
|m_axi_ps_WLAST                      |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_WID                        |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_WUSER                      |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARVALID                    |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARREADY                    |   in|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARADDR                     |  out|   64|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARID                       |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARLEN                      |  out|   32|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARSIZE                     |  out|    3|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARBURST                    |  out|    2|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARLOCK                     |  out|    2|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARCACHE                    |  out|    4|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARPROT                     |  out|    3|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARQOS                      |  out|    4|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARREGION                   |  out|    4|       m_axi|                                 ps|       pointer|
|m_axi_ps_ARUSER                     |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_RVALID                     |   in|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_RREADY                     |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_RDATA                      |   in|   32|       m_axi|                                 ps|       pointer|
|m_axi_ps_RLAST                      |   in|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_RID                        |   in|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_RFIFONUM                   |   in|    9|       m_axi|                                 ps|       pointer|
|m_axi_ps_RUSER                      |   in|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_RRESP                      |   in|    2|       m_axi|                                 ps|       pointer|
|m_axi_ps_BVALID                     |   in|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_BREADY                     |  out|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_BRESP                      |   in|    2|       m_axi|                                 ps|       pointer|
|m_axi_ps_BID                        |   in|    1|       m_axi|                                 ps|       pointer|
|m_axi_ps_BUSER                      |   in|    1|       m_axi|                                 ps|       pointer|
|ddr                                 |   in|   64|     ap_none|                                ddr|        scalar|
|ddr_ap_vld                          |   in|    1|     ap_none|                                ddr|        scalar|
|driver                              |   in|   64|     ap_none|                             driver|        scalar|
|driver_ap_vld                       |   in|    1|     ap_none|                             driver|        scalar|
|m_axi_mac_fifo_AWVALID              |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWREADY              |   in|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWADDR               |  out|   64|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWID                 |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWLEN                |  out|   32|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWSIZE               |  out|    3|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWBURST              |  out|    2|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWLOCK               |  out|    2|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWCACHE              |  out|    4|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWPROT               |  out|    3|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWQOS                |  out|    4|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWREGION             |  out|    4|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_AWUSER               |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_WVALID               |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_WREADY               |   in|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_WDATA                |  out|   32|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_WSTRB                |  out|    4|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_WLAST                |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_WID                  |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_WUSER                |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARVALID              |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARREADY              |   in|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARADDR               |  out|   64|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARID                 |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARLEN                |  out|   32|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARSIZE               |  out|    3|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARBURST              |  out|    2|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARLOCK               |  out|    2|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARCACHE              |  out|    4|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARPROT               |  out|    3|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARQOS                |  out|    4|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARREGION             |  out|    4|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_ARUSER               |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_RVALID               |   in|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_RREADY               |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_RDATA                |   in|   32|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_RLAST                |   in|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_RID                  |   in|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_RFIFONUM             |   in|    9|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_RUSER                |   in|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_RRESP                |   in|    2|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_BVALID               |   in|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_BREADY               |  out|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_BRESP                |   in|    2|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_BID                  |   in|    1|       m_axi|                           mac_fifo|       pointer|
|m_axi_mac_fifo_BUSER                |   in|    1|       m_axi|                           mac_fifo|       pointer|
|fifo                                |   in|   64|     ap_none|                               fifo|        scalar|
|fifo_ap_vld                         |   in|    1|     ap_none|                               fifo|        scalar|
|m_axi_fifo_axi_full_AWVALID         |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWREADY         |   in|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWADDR          |  out|   64|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWID            |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWLEN           |  out|   32|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWSIZE          |  out|    3|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWBURST         |  out|    2|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWLOCK          |  out|    2|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWCACHE         |  out|    4|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWPROT          |  out|    3|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWQOS           |  out|    4|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWREGION        |  out|    4|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_AWUSER          |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WVALID          |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WREADY          |   in|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WDATA           |  out|   32|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WSTRB           |  out|    4|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WLAST           |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WID             |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_WUSER           |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARVALID         |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARREADY         |   in|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARADDR          |  out|   64|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARID            |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARLEN           |  out|   32|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARSIZE          |  out|    3|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARBURST         |  out|    2|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARLOCK          |  out|    2|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARCACHE         |  out|    4|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARPROT          |  out|    3|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARQOS           |  out|    4|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARREGION        |  out|    4|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_ARUSER          |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RVALID          |   in|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RREADY          |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RDATA           |   in|   32|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RLAST           |   in|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RID             |   in|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RFIFONUM        |   in|    9|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RUSER           |   in|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_RRESP           |   in|    2|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BVALID          |   in|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BREADY          |  out|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BRESP           |   in|    2|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BID             |   in|    1|       m_axi|                      fifo_axi_full|       pointer|
|m_axi_fifo_axi_full_BUSER           |   in|    1|       m_axi|                      fifo_axi_full|       pointer|
|fifo_axi_full_offset                |   in|   64|     ap_none|               fifo_axi_full_offset|        scalar|
|fifo_axi_full_offset_ap_vld         |   in|    1|     ap_none|               fifo_axi_full_offset|        scalar|
|timestamp                           |   in|   64|     ap_none|                          timestamp|        scalar|
|timestamp_ap_vld                    |   in|    1|     ap_none|                          timestamp|        scalar|
|logger_vlan_enable_mask             |   in|   32|     ap_none|            logger_vlan_enable_mask|       pointer|
|logger_vlan_enable_mask_ap_vld      |   in|    1|     ap_none|            logger_vlan_enable_mask|       pointer|
|multicast_recv_enable               |   in|   32|     ap_none|              multicast_recv_enable|       pointer|
|multicast_recv_enable_ap_vld        |   in|    1|     ap_none|              multicast_recv_enable|       pointer|
|unicast_filter_enable               |   in|   32|     ap_none|              unicast_filter_enable|       pointer|
|unicast_filter_enable_ap_vld        |   in|    1|     ap_none|              unicast_filter_enable|       pointer|
|unicast_vlan100_macaddr_lsb         |   in|   32|     ap_none|        unicast_vlan100_macaddr_lsb|       pointer|
|unicast_vlan100_macaddr_lsb_ap_vld  |   in|    1|     ap_none|        unicast_vlan100_macaddr_lsb|       pointer|
|unicast_vlan100_macaddr_msb         |   in|   32|     ap_none|        unicast_vlan100_macaddr_msb|       pointer|
|unicast_vlan100_macaddr_msb_ap_vld  |   in|    1|     ap_none|        unicast_vlan100_macaddr_msb|       pointer|
|unicast_vlan101_macaddr_lsb         |   in|   32|     ap_none|        unicast_vlan101_macaddr_lsb|       pointer|
|unicast_vlan101_macaddr_lsb_ap_vld  |   in|    1|     ap_none|        unicast_vlan101_macaddr_lsb|       pointer|
|unicast_vlan101_macaddr_msb         |   in|   32|     ap_none|        unicast_vlan101_macaddr_msb|       pointer|
|unicast_vlan101_macaddr_msb_ap_vld  |   in|    1|     ap_none|        unicast_vlan101_macaddr_msb|       pointer|
|unicast_vlan102_macaddr_lsb         |   in|   32|     ap_none|        unicast_vlan102_macaddr_lsb|       pointer|
|unicast_vlan102_macaddr_lsb_ap_vld  |   in|    1|     ap_none|        unicast_vlan102_macaddr_lsb|       pointer|
|unicast_vlan102_macaddr_msb         |   in|   32|     ap_none|        unicast_vlan102_macaddr_msb|       pointer|
|unicast_vlan102_macaddr_msb_ap_vld  |   in|    1|     ap_none|        unicast_vlan102_macaddr_msb|       pointer|
|unicast_vlan103_macaddr_lsb         |   in|   32|     ap_none|        unicast_vlan103_macaddr_lsb|       pointer|
|unicast_vlan103_macaddr_lsb_ap_vld  |   in|    1|     ap_none|        unicast_vlan103_macaddr_lsb|       pointer|
|unicast_vlan103_macaddr_msb         |   in|   32|     ap_none|        unicast_vlan103_macaddr_msb|       pointer|
|unicast_vlan103_macaddr_msb_ap_vld  |   in|    1|     ap_none|        unicast_vlan103_macaddr_msb|       pointer|
|unicast_vlan104_macaddr_lsb         |   in|   32|     ap_none|        unicast_vlan104_macaddr_lsb|       pointer|
|unicast_vlan104_macaddr_lsb_ap_vld  |   in|    1|     ap_none|        unicast_vlan104_macaddr_lsb|       pointer|
|unicast_vlan104_macaddr_msb         |   in|   32|     ap_none|        unicast_vlan104_macaddr_msb|       pointer|
|unicast_vlan104_macaddr_msb_ap_vld  |   in|    1|     ap_none|        unicast_vlan104_macaddr_msb|       pointer|
|unicast_vlan105_macaddr_lsb         |   in|   32|     ap_none|        unicast_vlan105_macaddr_lsb|       pointer|
|unicast_vlan105_macaddr_lsb_ap_vld  |   in|    1|     ap_none|        unicast_vlan105_macaddr_lsb|       pointer|
|unicast_vlan105_macaddr_msb         |   in|   32|     ap_none|        unicast_vlan105_macaddr_msb|       pointer|
|unicast_vlan105_macaddr_msb_ap_vld  |   in|    1|     ap_none|        unicast_vlan105_macaddr_msb|       pointer|
|unicast_vlan106_macaddr_lsb         |   in|   32|     ap_none|        unicast_vlan106_macaddr_lsb|       pointer|
|unicast_vlan106_macaddr_lsb_ap_vld  |   in|    1|     ap_none|        unicast_vlan106_macaddr_lsb|       pointer|
|unicast_vlan106_macaddr_msb         |   in|   32|     ap_none|        unicast_vlan106_macaddr_msb|       pointer|
|unicast_vlan106_macaddr_msb_ap_vld  |   in|    1|     ap_none|        unicast_vlan106_macaddr_msb|       pointer|
|unicast_vlan107_macaddr_lsb         |   in|   32|     ap_none|        unicast_vlan107_macaddr_lsb|       pointer|
|unicast_vlan107_macaddr_lsb_ap_vld  |   in|    1|     ap_none|        unicast_vlan107_macaddr_lsb|       pointer|
|unicast_vlan107_macaddr_msb         |   in|   32|     ap_none|        unicast_vlan107_macaddr_msb|       pointer|
|unicast_vlan107_macaddr_msb_ap_vld  |   in|    1|     ap_none|        unicast_vlan107_macaddr_msb|       pointer|
|unicast_vlan108_macaddr_lsb         |   in|   32|     ap_none|        unicast_vlan108_macaddr_lsb|       pointer|
|unicast_vlan108_macaddr_lsb_ap_vld  |   in|    1|     ap_none|        unicast_vlan108_macaddr_lsb|       pointer|
|unicast_vlan108_macaddr_msb         |   in|   32|     ap_none|        unicast_vlan108_macaddr_msb|       pointer|
|unicast_vlan108_macaddr_msb_ap_vld  |   in|    1|     ap_none|        unicast_vlan108_macaddr_msb|       pointer|
|unicast_vlan109_macaddr_lsb         |   in|   32|     ap_none|        unicast_vlan109_macaddr_lsb|       pointer|
|unicast_vlan109_macaddr_lsb_ap_vld  |   in|    1|     ap_none|        unicast_vlan109_macaddr_lsb|       pointer|
|unicast_vlan109_macaddr_msb         |   in|   32|     ap_none|        unicast_vlan109_macaddr_msb|       pointer|
|unicast_vlan109_macaddr_msb_ap_vld  |   in|    1|     ap_none|        unicast_vlan109_macaddr_msb|       pointer|
|log_all_mask                        |   in|   32|     ap_none|                       log_all_mask|       pointer|
|log_all_mask_ap_vld                 |   in|    1|     ap_none|                       log_all_mask|       pointer|
|vlan100_received                    |  out|   32|      ap_vld|                   vlan100_received|       pointer|
|vlan100_received_ap_vld             |  out|    1|      ap_vld|                   vlan100_received|       pointer|
|vlan101_received                    |  out|   32|      ap_vld|                   vlan101_received|       pointer|
|vlan101_received_ap_vld             |  out|    1|      ap_vld|                   vlan101_received|       pointer|
|vlan102_received                    |  out|   32|      ap_vld|                   vlan102_received|       pointer|
|vlan102_received_ap_vld             |  out|    1|      ap_vld|                   vlan102_received|       pointer|
|vlan103_received                    |  out|   32|      ap_vld|                   vlan103_received|       pointer|
|vlan103_received_ap_vld             |  out|    1|      ap_vld|                   vlan103_received|       pointer|
|vlan104_received                    |  out|   32|      ap_vld|                   vlan104_received|       pointer|
|vlan104_received_ap_vld             |  out|    1|      ap_vld|                   vlan104_received|       pointer|
|vlan105_received                    |  out|   32|      ap_vld|                   vlan105_received|       pointer|
|vlan105_received_ap_vld             |  out|    1|      ap_vld|                   vlan105_received|       pointer|
|vlan106_received                    |  out|   32|      ap_vld|                   vlan106_received|       pointer|
|vlan106_received_ap_vld             |  out|    1|      ap_vld|                   vlan106_received|       pointer|
|vlan107_received                    |  out|   32|      ap_vld|                   vlan107_received|       pointer|
|vlan107_received_ap_vld             |  out|    1|      ap_vld|                   vlan107_received|       pointer|
|vlan108_received                    |  out|   32|      ap_vld|                   vlan108_received|       pointer|
|vlan108_received_ap_vld             |  out|    1|      ap_vld|                   vlan108_received|       pointer|
|vlan109_received                    |  out|   32|      ap_vld|                   vlan109_received|       pointer|
|vlan109_received_ap_vld             |  out|    1|      ap_vld|                   vlan109_received|       pointer|
|droped                              |  out|   32|      ap_vld|                             droped|       pointer|
|droped_ap_vld                       |  out|    1|      ap_vld|                             droped|       pointer|
+------------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 5 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%fifo_axi_full_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fifo_axi_full_offset"   --->   Operation 6 'read' 'fifo_axi_full_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%fifo_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %fifo"   --->   Operation 7 'read' 'fifo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%driver_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %driver"   --->   Operation 8 'read' 'driver_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ddr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr"   --->   Operation 9 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%log_all_mask_c = alloca i64 1"   --->   Operation 10 'alloca' 'log_all_mask_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%unicast_vlan109_macaddr_msb_c = alloca i64 1"   --->   Operation 11 'alloca' 'unicast_vlan109_macaddr_msb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%unicast_vlan109_macaddr_lsb_c = alloca i64 1"   --->   Operation 12 'alloca' 'unicast_vlan109_macaddr_lsb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%unicast_vlan108_macaddr_msb_c = alloca i64 1"   --->   Operation 13 'alloca' 'unicast_vlan108_macaddr_msb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%unicast_vlan108_macaddr_lsb_c = alloca i64 1"   --->   Operation 14 'alloca' 'unicast_vlan108_macaddr_lsb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%unicast_vlan107_macaddr_msb_c = alloca i64 1"   --->   Operation 15 'alloca' 'unicast_vlan107_macaddr_msb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%unicast_vlan107_macaddr_lsb_c = alloca i64 1"   --->   Operation 16 'alloca' 'unicast_vlan107_macaddr_lsb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%unicast_vlan106_macaddr_msb_c = alloca i64 1"   --->   Operation 17 'alloca' 'unicast_vlan106_macaddr_msb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%unicast_vlan106_macaddr_lsb_c = alloca i64 1"   --->   Operation 18 'alloca' 'unicast_vlan106_macaddr_lsb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%unicast_vlan105_macaddr_msb_c = alloca i64 1"   --->   Operation 19 'alloca' 'unicast_vlan105_macaddr_msb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%unicast_vlan105_macaddr_lsb_c = alloca i64 1"   --->   Operation 20 'alloca' 'unicast_vlan105_macaddr_lsb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%unicast_vlan104_macaddr_msb_c = alloca i64 1"   --->   Operation 21 'alloca' 'unicast_vlan104_macaddr_msb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%unicast_vlan104_macaddr_lsb_c = alloca i64 1"   --->   Operation 22 'alloca' 'unicast_vlan104_macaddr_lsb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%unicast_vlan103_macaddr_msb_c = alloca i64 1"   --->   Operation 23 'alloca' 'unicast_vlan103_macaddr_msb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%unicast_vlan103_macaddr_lsb_c = alloca i64 1"   --->   Operation 24 'alloca' 'unicast_vlan103_macaddr_lsb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%unicast_vlan102_macaddr_msb_c = alloca i64 1"   --->   Operation 25 'alloca' 'unicast_vlan102_macaddr_msb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%unicast_vlan102_macaddr_lsb_c = alloca i64 1"   --->   Operation 26 'alloca' 'unicast_vlan102_macaddr_lsb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%unicast_vlan101_macaddr_msb_c = alloca i64 1"   --->   Operation 27 'alloca' 'unicast_vlan101_macaddr_msb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%unicast_vlan101_macaddr_lsb_c = alloca i64 1"   --->   Operation 28 'alloca' 'unicast_vlan101_macaddr_lsb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%unicast_vlan100_macaddr_msb_c = alloca i64 1"   --->   Operation 29 'alloca' 'unicast_vlan100_macaddr_msb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%unicast_vlan100_macaddr_lsb_c = alloca i64 1"   --->   Operation 30 'alloca' 'unicast_vlan100_macaddr_lsb_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%unicast_filter_enable_c = alloca i64 1"   --->   Operation 31 'alloca' 'unicast_filter_enable_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%multicast_recv_enable_c = alloca i64 1"   --->   Operation 32 'alloca' 'multicast_recv_enable_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%logger_vlan_enable_mask_c = alloca i64 1"   --->   Operation 33 'alloca' 'logger_vlan_enable_mask_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%log_header = alloca i64 1" [mac_logger.cpp:700]   --->   Operation 34 'alloca' 'log_header' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%tap_header = alloca i64 1" [mac_logger.cpp:701]   --->   Operation 35 'alloca' 'tap_header' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%data_buf3 = alloca i64 1"   --->   Operation 36 'alloca' 'data_buf3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 37 [1/1] (1.83ns)   --->   "%call_ln0 = call void @entry_proc, i32 %logger_vlan_enable_mask, i32 %logger_vlan_enable_mask_c, i32 %multicast_recv_enable, i32 %multicast_recv_enable_c, i32 %unicast_filter_enable, i32 %unicast_filter_enable_c, i32 %unicast_vlan100_macaddr_lsb, i32 %unicast_vlan100_macaddr_lsb_c, i32 %unicast_vlan100_macaddr_msb, i16 %unicast_vlan100_macaddr_msb_c, i32 %unicast_vlan101_macaddr_lsb, i32 %unicast_vlan101_macaddr_lsb_c, i32 %unicast_vlan101_macaddr_msb, i16 %unicast_vlan101_macaddr_msb_c, i32 %unicast_vlan102_macaddr_lsb, i32 %unicast_vlan102_macaddr_lsb_c, i32 %unicast_vlan102_macaddr_msb, i16 %unicast_vlan102_macaddr_msb_c, i32 %unicast_vlan103_macaddr_lsb, i32 %unicast_vlan103_macaddr_lsb_c, i32 %unicast_vlan103_macaddr_msb, i16 %unicast_vlan103_macaddr_msb_c, i32 %unicast_vlan104_macaddr_lsb, i32 %unicast_vlan104_macaddr_lsb_c, i32 %unicast_vlan104_macaddr_msb, i16 %unicast_vlan104_macaddr_msb_c, i32 %unicast_vlan105_macaddr_lsb, i32 %unicast_vlan105_macaddr_lsb_c, i32 %unicast_vlan105_macaddr_msb, i16 %unicast_vlan105_macaddr_msb_c, i32 %unicast_vlan106_macaddr_lsb, i32 %unicast_vlan106_macaddr_lsb_c, i32 %unicast_vlan106_macaddr_msb, i16 %unicast_vlan106_macaddr_msb_c, i32 %unicast_vlan107_macaddr_lsb, i32 %unicast_vlan107_macaddr_lsb_c, i32 %unicast_vlan107_macaddr_msb, i16 %unicast_vlan107_macaddr_msb_c, i32 %unicast_vlan108_macaddr_lsb, i32 %unicast_vlan108_macaddr_lsb_c, i32 %unicast_vlan108_macaddr_msb, i16 %unicast_vlan108_macaddr_msb_c, i32 %unicast_vlan109_macaddr_lsb, i32 %unicast_vlan109_macaddr_lsb_c, i32 %unicast_vlan109_macaddr_msb, i16 %unicast_vlan109_macaddr_msb_c, i32 %log_all_mask, i32 %log_all_mask_c"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 38 [2/2] (7.30ns)   --->   "%call_ret = call i128 @rx_ringbuffer_header, i32 %ps, i64 %ddr_read, i64 %driver_read, i32 %log_header, i32 %tap_header" [mac_logger.cpp:704]   --->   Operation 38 'call' 'call_ret' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%call_ln706 = call void @rx_fifo, i32 %mac_fifo, i64 %fifo_read, i32 %fifo_axi_full, i64 %fifo_axi_full_offset_read, i64 %timestamp_read, i32 %data_buf3" [mac_logger.cpp:706]   --->   Operation 39 'call' 'call_ln706' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "%call_ret = call i128 @rx_ringbuffer_header, i32 %ps, i64 %ddr_read, i64 %driver_read, i32 %log_header, i32 %tap_header" [mac_logger.cpp:704]   --->   Operation 40 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ddr_c_channel = extractvalue i128 %call_ret" [mac_logger.cpp:704]   --->   Operation 41 'extractvalue' 'ddr_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%driver_c_channel = extractvalue i128 %call_ret" [mac_logger.cpp:704]   --->   Operation 42 'extractvalue' 'driver_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln706 = call void @rx_fifo, i32 %mac_fifo, i64 %fifo_read, i32 %fifo_axi_full, i64 %fifo_axi_full_offset_read, i64 %timestamp_read, i32 %data_buf3" [mac_logger.cpp:706]   --->   Operation 43 'call' 'call_ln706' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 44 [2/2] (1.83ns)   --->   "%call_ln709 = call void @tx_ddr, i32 %data_buf3, i32 %log_header, i32 %tap_header, i32 %ps, i64 %ddr_c_channel, i64 %driver_c_channel, i32 %logger_vlan_enable_mask_c, i32 %multicast_recv_enable_c, i32 %unicast_filter_enable_c, i32 %unicast_vlan100_macaddr_lsb_c, i16 %unicast_vlan100_macaddr_msb_c, i32 %unicast_vlan101_macaddr_lsb_c, i16 %unicast_vlan101_macaddr_msb_c, i32 %unicast_vlan102_macaddr_lsb_c, i16 %unicast_vlan102_macaddr_msb_c, i32 %unicast_vlan103_macaddr_lsb_c, i16 %unicast_vlan103_macaddr_msb_c, i32 %unicast_vlan104_macaddr_lsb_c, i16 %unicast_vlan104_macaddr_msb_c, i32 %unicast_vlan105_macaddr_lsb_c, i16 %unicast_vlan105_macaddr_msb_c, i32 %unicast_vlan106_macaddr_lsb_c, i16 %unicast_vlan106_macaddr_msb_c, i32 %unicast_vlan107_macaddr_lsb_c, i16 %unicast_vlan107_macaddr_msb_c, i32 %unicast_vlan108_macaddr_lsb_c, i16 %unicast_vlan108_macaddr_msb_c, i32 %unicast_vlan109_macaddr_lsb_c, i16 %unicast_vlan109_macaddr_msb_c, i32 %log_all_mask_c, i32 %vlan100_received, i32 %vlan101_received, i32 %vlan102_received, i32 %vlan103_received, i32 %vlan104_received, i32 %vlan105_received, i32 %vlan106_received, i32 %vlan107_received, i32 %vlan108_received, i32 %vlan109_received, i32 %droped, i32 %counter_vlan100, i32 %counter_vlan101, i32 %counter_vlan102, i32 %counter_vlan103, i32 %counter_vlan104, i32 %counter_vlan105, i32 %counter_vlan106, i32 %counter_vlan107, i32 %counter_vlan108, i32 %counter_vlan109, i32 %counter_droped, i32 %last_log_tx_index, i32 %last_tap_tx_index" [mac_logger.cpp:709]   --->   Operation 44 'call' 'call_ln709' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @log_all_mask_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %log_all_mask_c, i32 %log_all_mask_c"   --->   Operation 45 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %log_all_mask_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan109_macaddr_msb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %unicast_vlan109_macaddr_msb_c, i16 %unicast_vlan109_macaddr_msb_c"   --->   Operation 47 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan109_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan109_macaddr_lsb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %unicast_vlan109_macaddr_lsb_c, i32 %unicast_vlan109_macaddr_lsb_c"   --->   Operation 49 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan109_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_106 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan108_macaddr_msb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %unicast_vlan108_macaddr_msb_c, i16 %unicast_vlan108_macaddr_msb_c"   --->   Operation 51 'specchannel' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan108_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan108_macaddr_lsb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %unicast_vlan108_macaddr_lsb_c, i32 %unicast_vlan108_macaddr_lsb_c"   --->   Operation 53 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan108_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan107_macaddr_msb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %unicast_vlan107_macaddr_msb_c, i16 %unicast_vlan107_macaddr_msb_c"   --->   Operation 55 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan107_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_109 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan107_macaddr_lsb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %unicast_vlan107_macaddr_lsb_c, i32 %unicast_vlan107_macaddr_lsb_c"   --->   Operation 57 'specchannel' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan107_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_110 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan106_macaddr_msb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %unicast_vlan106_macaddr_msb_c, i16 %unicast_vlan106_macaddr_msb_c"   --->   Operation 59 'specchannel' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan106_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan106_macaddr_lsb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %unicast_vlan106_macaddr_lsb_c, i32 %unicast_vlan106_macaddr_lsb_c"   --->   Operation 61 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan106_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_112 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan105_macaddr_msb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %unicast_vlan105_macaddr_msb_c, i16 %unicast_vlan105_macaddr_msb_c"   --->   Operation 63 'specchannel' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan105_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty_113 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan105_macaddr_lsb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %unicast_vlan105_macaddr_lsb_c, i32 %unicast_vlan105_macaddr_lsb_c"   --->   Operation 65 'specchannel' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan105_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_114 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan104_macaddr_msb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %unicast_vlan104_macaddr_msb_c, i16 %unicast_vlan104_macaddr_msb_c"   --->   Operation 67 'specchannel' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan104_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_115 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan104_macaddr_lsb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %unicast_vlan104_macaddr_lsb_c, i32 %unicast_vlan104_macaddr_lsb_c"   --->   Operation 69 'specchannel' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan104_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_116 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan103_macaddr_msb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %unicast_vlan103_macaddr_msb_c, i16 %unicast_vlan103_macaddr_msb_c"   --->   Operation 71 'specchannel' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan103_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%empty_117 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan103_macaddr_lsb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %unicast_vlan103_macaddr_lsb_c, i32 %unicast_vlan103_macaddr_lsb_c"   --->   Operation 73 'specchannel' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan103_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_118 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan102_macaddr_msb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %unicast_vlan102_macaddr_msb_c, i16 %unicast_vlan102_macaddr_msb_c"   --->   Operation 75 'specchannel' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan102_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan102_macaddr_lsb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %unicast_vlan102_macaddr_lsb_c, i32 %unicast_vlan102_macaddr_lsb_c"   --->   Operation 77 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan102_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan101_macaddr_msb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %unicast_vlan101_macaddr_msb_c, i16 %unicast_vlan101_macaddr_msb_c"   --->   Operation 79 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan101_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan101_macaddr_lsb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %unicast_vlan101_macaddr_lsb_c, i32 %unicast_vlan101_macaddr_lsb_c"   --->   Operation 81 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan101_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan100_macaddr_msb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %unicast_vlan100_macaddr_msb_c, i16 %unicast_vlan100_macaddr_msb_c"   --->   Operation 83 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan100_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_vlan100_macaddr_lsb_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %unicast_vlan100_macaddr_lsb_c, i32 %unicast_vlan100_macaddr_lsb_c"   --->   Operation 85 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan100_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @unicast_filter_enable_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %unicast_filter_enable_c, i32 %unicast_filter_enable_c"   --->   Operation 87 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_filter_enable_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @multicast_recv_enable_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %multicast_recv_enable_c, i32 %multicast_recv_enable_c"   --->   Operation 89 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %multicast_recv_enable_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @logger_vlan_enable_mask_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %logger_vlan_enable_mask_c, i32 %logger_vlan_enable_mask_c"   --->   Operation 91 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger_vlan_enable_mask_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_axi_full, void @empty_18, i32 0, i32 0, void @empty_34, i32 0, i32 1028, void @empty_29, void @empty_38, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ps, void @empty_18, i32 0, i32 0, void @empty_34, i32 0, i32 102400, void @empty_37, void @empty_38, void @empty_34, i32 16, i32 16, i32 16, i32 64, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mac_fifo, void @empty_18, i32 0, i32 0, void @empty_34, i32 0, i32 5120, void @empty_35, void @empty_38, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln698 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_34" [mac_logger.cpp:698]   --->   Operation 96 'specdataflowpipeline' 'specdataflowpipeline_ln698' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln709 = call void @tx_ddr, i32 %data_buf3, i32 %log_header, i32 %tap_header, i32 %ps, i64 %ddr_c_channel, i64 %driver_c_channel, i32 %logger_vlan_enable_mask_c, i32 %multicast_recv_enable_c, i32 %unicast_filter_enable_c, i32 %unicast_vlan100_macaddr_lsb_c, i16 %unicast_vlan100_macaddr_msb_c, i32 %unicast_vlan101_macaddr_lsb_c, i16 %unicast_vlan101_macaddr_msb_c, i32 %unicast_vlan102_macaddr_lsb_c, i16 %unicast_vlan102_macaddr_msb_c, i32 %unicast_vlan103_macaddr_lsb_c, i16 %unicast_vlan103_macaddr_msb_c, i32 %unicast_vlan104_macaddr_lsb_c, i16 %unicast_vlan104_macaddr_msb_c, i32 %unicast_vlan105_macaddr_lsb_c, i16 %unicast_vlan105_macaddr_msb_c, i32 %unicast_vlan106_macaddr_lsb_c, i16 %unicast_vlan106_macaddr_msb_c, i32 %unicast_vlan107_macaddr_lsb_c, i16 %unicast_vlan107_macaddr_msb_c, i32 %unicast_vlan108_macaddr_lsb_c, i16 %unicast_vlan108_macaddr_msb_c, i32 %unicast_vlan109_macaddr_lsb_c, i16 %unicast_vlan109_macaddr_msb_c, i32 %log_all_mask_c, i32 %vlan100_received, i32 %vlan101_received, i32 %vlan102_received, i32 %vlan103_received, i32 %vlan104_received, i32 %vlan105_received, i32 %vlan106_received, i32 %vlan107_received, i32 %vlan108_received, i32 %vlan109_received, i32 %droped, i32 %counter_vlan100, i32 %counter_vlan101, i32 %counter_vlan102, i32 %counter_vlan103, i32 %counter_vlan104, i32 %counter_vlan105, i32 %counter_vlan106, i32 %counter_vlan107, i32 %counter_vlan108, i32 %counter_vlan109, i32 %counter_droped, i32 %last_log_tx_index, i32 %last_tap_tx_index" [mac_logger.cpp:709]   --->   Operation 97 'call' 'call_ln709' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln709 = ret" [mac_logger.cpp:709]   --->   Operation 98 'ret' 'ret_ln709' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ driver]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mac_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fifo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_axi_full]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ fifo_axi_full_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ logger_vlan_enable_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ multicast_recv_enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_filter_enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan100_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan100_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan101_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan101_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan102_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan102_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan103_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan103_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan104_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan104_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan105_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan105_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan106_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan106_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan107_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan107_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan108_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan108_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan109_macaddr_lsb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ unicast_vlan109_macaddr_msb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_all_mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vlan100_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan101_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan102_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan103_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan104_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan105_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan106_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan107_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan108_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vlan109_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ droped]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ counter_vlan100]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan101]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan102]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan103]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan104]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan105]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan106]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan107]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan108]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_vlan109]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ counter_droped]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ last_log_tx_index]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ last_tap_tx_index]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
timestamp_read                (read                ) [ 00100]
fifo_axi_full_offset_read     (read                ) [ 00100]
fifo_read                     (read                ) [ 00100]
driver_read                   (read                ) [ 00100]
ddr_read                      (read                ) [ 00100]
log_all_mask_c                (alloca              ) [ 01111]
unicast_vlan109_macaddr_msb_c (alloca              ) [ 01111]
unicast_vlan109_macaddr_lsb_c (alloca              ) [ 01111]
unicast_vlan108_macaddr_msb_c (alloca              ) [ 01111]
unicast_vlan108_macaddr_lsb_c (alloca              ) [ 01111]
unicast_vlan107_macaddr_msb_c (alloca              ) [ 01111]
unicast_vlan107_macaddr_lsb_c (alloca              ) [ 01111]
unicast_vlan106_macaddr_msb_c (alloca              ) [ 01111]
unicast_vlan106_macaddr_lsb_c (alloca              ) [ 01111]
unicast_vlan105_macaddr_msb_c (alloca              ) [ 01111]
unicast_vlan105_macaddr_lsb_c (alloca              ) [ 01111]
unicast_vlan104_macaddr_msb_c (alloca              ) [ 01111]
unicast_vlan104_macaddr_lsb_c (alloca              ) [ 01111]
unicast_vlan103_macaddr_msb_c (alloca              ) [ 01111]
unicast_vlan103_macaddr_lsb_c (alloca              ) [ 01111]
unicast_vlan102_macaddr_msb_c (alloca              ) [ 01111]
unicast_vlan102_macaddr_lsb_c (alloca              ) [ 01111]
unicast_vlan101_macaddr_msb_c (alloca              ) [ 01111]
unicast_vlan101_macaddr_lsb_c (alloca              ) [ 01111]
unicast_vlan100_macaddr_msb_c (alloca              ) [ 01111]
unicast_vlan100_macaddr_lsb_c (alloca              ) [ 01111]
unicast_filter_enable_c       (alloca              ) [ 01111]
multicast_recv_enable_c       (alloca              ) [ 01111]
logger_vlan_enable_mask_c     (alloca              ) [ 01111]
log_header                    (alloca              ) [ 00111]
tap_header                    (alloca              ) [ 00111]
data_buf3                     (alloca              ) [ 00111]
call_ln0                      (call                ) [ 00000]
call_ret                      (call                ) [ 00000]
ddr_c_channel                 (extractvalue        ) [ 00011]
driver_c_channel              (extractvalue        ) [ 00011]
call_ln706                    (call                ) [ 00000]
empty                         (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_104                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_105                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_106                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_107                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_108                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_109                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_110                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_111                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_112                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_113                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_114                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_115                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_116                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_117                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_118                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_119                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_120                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_121                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_122                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_123                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_124                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_125                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
empty_126                     (specchannel         ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
specinterface_ln0             (specinterface       ) [ 00000]
specdataflowpipeline_ln698    (specdataflowpipeline) [ 00000]
call_ln709                    (call                ) [ 00000]
ret_ln709                     (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="driver">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="driver"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mac_fifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_fifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_axi_full">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_axi_full"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_axi_full_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_axi_full_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="timestamp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="logger_vlan_enable_mask">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logger_vlan_enable_mask"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="multicast_recv_enable">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multicast_recv_enable"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="unicast_filter_enable">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_filter_enable"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="unicast_vlan100_macaddr_lsb">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan100_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="unicast_vlan100_macaddr_msb">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan100_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="unicast_vlan101_macaddr_lsb">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan101_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="unicast_vlan101_macaddr_msb">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan101_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="unicast_vlan102_macaddr_lsb">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan102_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="unicast_vlan102_macaddr_msb">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan102_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="unicast_vlan103_macaddr_lsb">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan103_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="unicast_vlan103_macaddr_msb">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan103_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="unicast_vlan104_macaddr_lsb">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan104_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="unicast_vlan104_macaddr_msb">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan104_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="unicast_vlan105_macaddr_lsb">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan105_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="unicast_vlan105_macaddr_msb">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan105_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="unicast_vlan106_macaddr_lsb">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan106_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="unicast_vlan106_macaddr_msb">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan106_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="unicast_vlan107_macaddr_lsb">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan107_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="unicast_vlan107_macaddr_msb">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan107_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="unicast_vlan108_macaddr_lsb">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan108_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="unicast_vlan108_macaddr_msb">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan108_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="unicast_vlan109_macaddr_lsb">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan109_macaddr_lsb"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="unicast_vlan109_macaddr_msb">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan109_macaddr_msb"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="log_all_mask">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_all_mask"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="vlan100_received">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan100_received"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="vlan101_received">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan101_received"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="vlan102_received">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan102_received"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="vlan103_received">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan103_received"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="vlan104_received">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan104_received"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="vlan105_received">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan105_received"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="vlan106_received">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan106_received"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="vlan107_received">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan107_received"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="vlan108_received">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan108_received"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="vlan109_received">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vlan109_received"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="droped">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="droped"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="counter_vlan100">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan100"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="counter_vlan101">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan101"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="counter_vlan102">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan102"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="counter_vlan103">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan103"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="counter_vlan104">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan104"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="counter_vlan105">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan105"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="counter_vlan106">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan106"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="counter_vlan107">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan107"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="counter_vlan108">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan108"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="counter_vlan109">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_vlan109"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="counter_droped">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_droped"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="last_log_tx_index">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_log_tx_index"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="last_tap_tx_index">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_tap_tx_index"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ringbuffer_header"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ddr"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_all_mask_c_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan109_macaddr_msb_c_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan109_macaddr_lsb_c_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan108_macaddr_msb_c_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan108_macaddr_lsb_c_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan107_macaddr_msb_c_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan107_macaddr_lsb_c_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan106_macaddr_msb_c_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan106_macaddr_lsb_c_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan105_macaddr_msb_c_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan105_macaddr_lsb_c_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan104_macaddr_msb_c_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan104_macaddr_lsb_c_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan103_macaddr_msb_c_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan103_macaddr_lsb_c_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan102_macaddr_msb_c_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan102_macaddr_lsb_c_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan101_macaddr_msb_c_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan101_macaddr_lsb_c_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan100_macaddr_msb_c_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_vlan100_macaddr_lsb_c_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unicast_filter_enable_c_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="multicast_recv_enable_c_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="logger_vlan_enable_mask_c_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="214" class="1004" name="log_all_mask_c_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="log_all_mask_c/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="unicast_vlan109_macaddr_msb_c_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan109_macaddr_msb_c/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="unicast_vlan109_macaddr_lsb_c_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan109_macaddr_lsb_c/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="unicast_vlan108_macaddr_msb_c_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan108_macaddr_msb_c/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="unicast_vlan108_macaddr_lsb_c_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan108_macaddr_lsb_c/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="unicast_vlan107_macaddr_msb_c_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan107_macaddr_msb_c/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="unicast_vlan107_macaddr_lsb_c_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan107_macaddr_lsb_c/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="unicast_vlan106_macaddr_msb_c_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan106_macaddr_msb_c/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="unicast_vlan106_macaddr_lsb_c_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan106_macaddr_lsb_c/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="unicast_vlan105_macaddr_msb_c_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan105_macaddr_msb_c/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="unicast_vlan105_macaddr_lsb_c_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan105_macaddr_lsb_c/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="unicast_vlan104_macaddr_msb_c_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan104_macaddr_msb_c/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="unicast_vlan104_macaddr_lsb_c_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan104_macaddr_lsb_c/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="unicast_vlan103_macaddr_msb_c_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan103_macaddr_msb_c/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="unicast_vlan103_macaddr_lsb_c_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan103_macaddr_lsb_c/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="unicast_vlan102_macaddr_msb_c_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan102_macaddr_msb_c/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="unicast_vlan102_macaddr_lsb_c_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan102_macaddr_lsb_c/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="unicast_vlan101_macaddr_msb_c_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan101_macaddr_msb_c/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="unicast_vlan101_macaddr_lsb_c_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan101_macaddr_lsb_c/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="unicast_vlan100_macaddr_msb_c_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan100_macaddr_msb_c/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="unicast_vlan100_macaddr_lsb_c_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_vlan100_macaddr_lsb_c/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="unicast_filter_enable_c_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="unicast_filter_enable_c/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="multicast_recv_enable_c_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="multicast_recv_enable_c/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="logger_vlan_enable_mask_c_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="logger_vlan_enable_mask_c/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="log_header_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="log_header/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tap_header_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tap_header/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="data_buf3_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_buf3/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="timestamp_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="fifo_axi_full_offset_read_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_axi_full_offset_read/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="fifo_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_read/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="driver_read_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="driver_read/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="ddr_read_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_read/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="call_ln0_entry_proc_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="32" slack="0"/>
<pin id="356" dir="0" index="3" bw="32" slack="0"/>
<pin id="357" dir="0" index="4" bw="32" slack="0"/>
<pin id="358" dir="0" index="5" bw="32" slack="0"/>
<pin id="359" dir="0" index="6" bw="32" slack="0"/>
<pin id="360" dir="0" index="7" bw="32" slack="0"/>
<pin id="361" dir="0" index="8" bw="32" slack="0"/>
<pin id="362" dir="0" index="9" bw="32" slack="0"/>
<pin id="363" dir="0" index="10" bw="16" slack="0"/>
<pin id="364" dir="0" index="11" bw="32" slack="0"/>
<pin id="365" dir="0" index="12" bw="32" slack="0"/>
<pin id="366" dir="0" index="13" bw="32" slack="0"/>
<pin id="367" dir="0" index="14" bw="16" slack="0"/>
<pin id="368" dir="0" index="15" bw="32" slack="0"/>
<pin id="369" dir="0" index="16" bw="32" slack="0"/>
<pin id="370" dir="0" index="17" bw="32" slack="0"/>
<pin id="371" dir="0" index="18" bw="16" slack="0"/>
<pin id="372" dir="0" index="19" bw="32" slack="0"/>
<pin id="373" dir="0" index="20" bw="32" slack="0"/>
<pin id="374" dir="0" index="21" bw="32" slack="0"/>
<pin id="375" dir="0" index="22" bw="16" slack="0"/>
<pin id="376" dir="0" index="23" bw="32" slack="0"/>
<pin id="377" dir="0" index="24" bw="32" slack="0"/>
<pin id="378" dir="0" index="25" bw="32" slack="0"/>
<pin id="379" dir="0" index="26" bw="16" slack="0"/>
<pin id="380" dir="0" index="27" bw="32" slack="0"/>
<pin id="381" dir="0" index="28" bw="32" slack="0"/>
<pin id="382" dir="0" index="29" bw="32" slack="0"/>
<pin id="383" dir="0" index="30" bw="16" slack="0"/>
<pin id="384" dir="0" index="31" bw="32" slack="0"/>
<pin id="385" dir="0" index="32" bw="32" slack="0"/>
<pin id="386" dir="0" index="33" bw="32" slack="0"/>
<pin id="387" dir="0" index="34" bw="16" slack="0"/>
<pin id="388" dir="0" index="35" bw="32" slack="0"/>
<pin id="389" dir="0" index="36" bw="32" slack="0"/>
<pin id="390" dir="0" index="37" bw="32" slack="0"/>
<pin id="391" dir="0" index="38" bw="16" slack="0"/>
<pin id="392" dir="0" index="39" bw="32" slack="0"/>
<pin id="393" dir="0" index="40" bw="32" slack="0"/>
<pin id="394" dir="0" index="41" bw="32" slack="0"/>
<pin id="395" dir="0" index="42" bw="16" slack="0"/>
<pin id="396" dir="0" index="43" bw="32" slack="0"/>
<pin id="397" dir="0" index="44" bw="32" slack="0"/>
<pin id="398" dir="0" index="45" bw="32" slack="0"/>
<pin id="399" dir="0" index="46" bw="16" slack="0"/>
<pin id="400" dir="0" index="47" bw="32" slack="0"/>
<pin id="401" dir="0" index="48" bw="32" slack="0"/>
<pin id="402" dir="1" index="49" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_rx_ringbuffer_header_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="128" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="64" slack="0"/>
<pin id="432" dir="0" index="3" bw="64" slack="0"/>
<pin id="433" dir="0" index="4" bw="32" slack="0"/>
<pin id="434" dir="0" index="5" bw="32" slack="0"/>
<pin id="435" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_rx_fifo_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="0" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="64" slack="0"/>
<pin id="446" dir="0" index="3" bw="32" slack="0"/>
<pin id="447" dir="0" index="4" bw="64" slack="0"/>
<pin id="448" dir="0" index="5" bw="64" slack="0"/>
<pin id="449" dir="0" index="6" bw="32" slack="0"/>
<pin id="450" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln706/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_tx_ddr_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="0" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="4" bw="32" slack="0"/>
<pin id="464" dir="0" index="5" bw="64" slack="1"/>
<pin id="465" dir="0" index="6" bw="64" slack="1"/>
<pin id="466" dir="0" index="7" bw="32" slack="2"/>
<pin id="467" dir="0" index="8" bw="32" slack="2"/>
<pin id="468" dir="0" index="9" bw="32" slack="2"/>
<pin id="469" dir="0" index="10" bw="32" slack="2"/>
<pin id="470" dir="0" index="11" bw="16" slack="2"/>
<pin id="471" dir="0" index="12" bw="32" slack="2"/>
<pin id="472" dir="0" index="13" bw="16" slack="2"/>
<pin id="473" dir="0" index="14" bw="32" slack="2"/>
<pin id="474" dir="0" index="15" bw="16" slack="2"/>
<pin id="475" dir="0" index="16" bw="32" slack="2"/>
<pin id="476" dir="0" index="17" bw="16" slack="2"/>
<pin id="477" dir="0" index="18" bw="32" slack="2"/>
<pin id="478" dir="0" index="19" bw="16" slack="2"/>
<pin id="479" dir="0" index="20" bw="32" slack="2"/>
<pin id="480" dir="0" index="21" bw="16" slack="2"/>
<pin id="481" dir="0" index="22" bw="32" slack="2"/>
<pin id="482" dir="0" index="23" bw="16" slack="2"/>
<pin id="483" dir="0" index="24" bw="32" slack="2"/>
<pin id="484" dir="0" index="25" bw="16" slack="2"/>
<pin id="485" dir="0" index="26" bw="32" slack="2"/>
<pin id="486" dir="0" index="27" bw="16" slack="2"/>
<pin id="487" dir="0" index="28" bw="32" slack="2"/>
<pin id="488" dir="0" index="29" bw="16" slack="2"/>
<pin id="489" dir="0" index="30" bw="32" slack="2"/>
<pin id="490" dir="0" index="31" bw="32" slack="0"/>
<pin id="491" dir="0" index="32" bw="32" slack="0"/>
<pin id="492" dir="0" index="33" bw="32" slack="0"/>
<pin id="493" dir="0" index="34" bw="32" slack="0"/>
<pin id="494" dir="0" index="35" bw="32" slack="0"/>
<pin id="495" dir="0" index="36" bw="32" slack="0"/>
<pin id="496" dir="0" index="37" bw="32" slack="0"/>
<pin id="497" dir="0" index="38" bw="32" slack="0"/>
<pin id="498" dir="0" index="39" bw="32" slack="0"/>
<pin id="499" dir="0" index="40" bw="32" slack="0"/>
<pin id="500" dir="0" index="41" bw="32" slack="0"/>
<pin id="501" dir="0" index="42" bw="32" slack="0"/>
<pin id="502" dir="0" index="43" bw="32" slack="0"/>
<pin id="503" dir="0" index="44" bw="32" slack="0"/>
<pin id="504" dir="0" index="45" bw="32" slack="0"/>
<pin id="505" dir="0" index="46" bw="32" slack="0"/>
<pin id="506" dir="0" index="47" bw="32" slack="0"/>
<pin id="507" dir="0" index="48" bw="32" slack="0"/>
<pin id="508" dir="0" index="49" bw="32" slack="0"/>
<pin id="509" dir="0" index="50" bw="32" slack="0"/>
<pin id="510" dir="0" index="51" bw="32" slack="0"/>
<pin id="511" dir="0" index="52" bw="32" slack="0"/>
<pin id="512" dir="0" index="53" bw="32" slack="0"/>
<pin id="513" dir="0" index="54" bw="32" slack="0"/>
<pin id="514" dir="1" index="55" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln709/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="ddr_c_channel_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="128" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ddr_c_channel/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="driver_c_channel_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="128" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="driver_c_channel/2 "/>
</bind>
</comp>

<comp id="549" class="1005" name="timestamp_read_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="1"/>
<pin id="551" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="timestamp_read "/>
</bind>
</comp>

<comp id="554" class="1005" name="fifo_axi_full_offset_read_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="1"/>
<pin id="556" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fifo_axi_full_offset_read "/>
</bind>
</comp>

<comp id="559" class="1005" name="fifo_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fifo_read "/>
</bind>
</comp>

<comp id="564" class="1005" name="driver_read_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="1"/>
<pin id="566" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="driver_read "/>
</bind>
</comp>

<comp id="569" class="1005" name="ddr_read_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="1"/>
<pin id="571" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ddr_read "/>
</bind>
</comp>

<comp id="574" class="1005" name="log_all_mask_c_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="log_all_mask_c "/>
</bind>
</comp>

<comp id="580" class="1005" name="unicast_vlan109_macaddr_msb_c_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan109_macaddr_msb_c "/>
</bind>
</comp>

<comp id="586" class="1005" name="unicast_vlan109_macaddr_lsb_c_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan109_macaddr_lsb_c "/>
</bind>
</comp>

<comp id="592" class="1005" name="unicast_vlan108_macaddr_msb_c_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan108_macaddr_msb_c "/>
</bind>
</comp>

<comp id="598" class="1005" name="unicast_vlan108_macaddr_lsb_c_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan108_macaddr_lsb_c "/>
</bind>
</comp>

<comp id="604" class="1005" name="unicast_vlan107_macaddr_msb_c_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan107_macaddr_msb_c "/>
</bind>
</comp>

<comp id="610" class="1005" name="unicast_vlan107_macaddr_lsb_c_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan107_macaddr_lsb_c "/>
</bind>
</comp>

<comp id="616" class="1005" name="unicast_vlan106_macaddr_msb_c_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan106_macaddr_msb_c "/>
</bind>
</comp>

<comp id="622" class="1005" name="unicast_vlan106_macaddr_lsb_c_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan106_macaddr_lsb_c "/>
</bind>
</comp>

<comp id="628" class="1005" name="unicast_vlan105_macaddr_msb_c_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan105_macaddr_msb_c "/>
</bind>
</comp>

<comp id="634" class="1005" name="unicast_vlan105_macaddr_lsb_c_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan105_macaddr_lsb_c "/>
</bind>
</comp>

<comp id="640" class="1005" name="unicast_vlan104_macaddr_msb_c_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan104_macaddr_msb_c "/>
</bind>
</comp>

<comp id="646" class="1005" name="unicast_vlan104_macaddr_lsb_c_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan104_macaddr_lsb_c "/>
</bind>
</comp>

<comp id="652" class="1005" name="unicast_vlan103_macaddr_msb_c_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan103_macaddr_msb_c "/>
</bind>
</comp>

<comp id="658" class="1005" name="unicast_vlan103_macaddr_lsb_c_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan103_macaddr_lsb_c "/>
</bind>
</comp>

<comp id="664" class="1005" name="unicast_vlan102_macaddr_msb_c_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="0"/>
<pin id="666" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan102_macaddr_msb_c "/>
</bind>
</comp>

<comp id="670" class="1005" name="unicast_vlan102_macaddr_lsb_c_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan102_macaddr_lsb_c "/>
</bind>
</comp>

<comp id="676" class="1005" name="unicast_vlan101_macaddr_msb_c_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="0"/>
<pin id="678" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan101_macaddr_msb_c "/>
</bind>
</comp>

<comp id="682" class="1005" name="unicast_vlan101_macaddr_lsb_c_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan101_macaddr_lsb_c "/>
</bind>
</comp>

<comp id="688" class="1005" name="unicast_vlan100_macaddr_msb_c_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="0"/>
<pin id="690" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan100_macaddr_msb_c "/>
</bind>
</comp>

<comp id="694" class="1005" name="unicast_vlan100_macaddr_lsb_c_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="unicast_vlan100_macaddr_lsb_c "/>
</bind>
</comp>

<comp id="700" class="1005" name="unicast_filter_enable_c_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="unicast_filter_enable_c "/>
</bind>
</comp>

<comp id="706" class="1005" name="multicast_recv_enable_c_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="multicast_recv_enable_c "/>
</bind>
</comp>

<comp id="712" class="1005" name="logger_vlan_enable_mask_c_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="logger_vlan_enable_mask_c "/>
</bind>
</comp>

<comp id="718" class="1005" name="ddr_c_channel_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="1"/>
<pin id="720" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ddr_c_channel "/>
</bind>
</comp>

<comp id="723" class="1005" name="driver_c_channel_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="1"/>
<pin id="725" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="driver_c_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="217"><net_src comp="114" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="114" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="114" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="114" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="114" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="114" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="114" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="114" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="114" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="114" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="114" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="114" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="114" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="114" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="114" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="114" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="114" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="114" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="114" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="114" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="114" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="114" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="114" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="114" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="114" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="114" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="114" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="112" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="14" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="112" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="12" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="112" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="8" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="112" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="4" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="112" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="2" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="403"><net_src comp="116" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="404"><net_src comp="16" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="405"><net_src comp="18" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="406"><net_src comp="20" pin="0"/><net_sink comp="352" pin=5"/></net>

<net id="407"><net_src comp="22" pin="0"/><net_sink comp="352" pin=7"/></net>

<net id="408"><net_src comp="24" pin="0"/><net_sink comp="352" pin=9"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="352" pin=11"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="352" pin=13"/></net>

<net id="411"><net_src comp="30" pin="0"/><net_sink comp="352" pin=15"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="352" pin=17"/></net>

<net id="413"><net_src comp="34" pin="0"/><net_sink comp="352" pin=19"/></net>

<net id="414"><net_src comp="36" pin="0"/><net_sink comp="352" pin=21"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="352" pin=23"/></net>

<net id="416"><net_src comp="40" pin="0"/><net_sink comp="352" pin=25"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="352" pin=27"/></net>

<net id="418"><net_src comp="44" pin="0"/><net_sink comp="352" pin=29"/></net>

<net id="419"><net_src comp="46" pin="0"/><net_sink comp="352" pin=31"/></net>

<net id="420"><net_src comp="48" pin="0"/><net_sink comp="352" pin=33"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="352" pin=35"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="352" pin=37"/></net>

<net id="423"><net_src comp="54" pin="0"/><net_sink comp="352" pin=39"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="352" pin=41"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="352" pin=43"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="352" pin=45"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="352" pin=47"/></net>

<net id="436"><net_src comp="118" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="0" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="346" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="340" pin="2"/><net_sink comp="428" pin=3"/></net>

<net id="440"><net_src comp="310" pin="1"/><net_sink comp="428" pin=4"/></net>

<net id="441"><net_src comp="314" pin="1"/><net_sink comp="428" pin=5"/></net>

<net id="451"><net_src comp="120" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="6" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="334" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="10" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="455"><net_src comp="328" pin="2"/><net_sink comp="442" pin=4"/></net>

<net id="456"><net_src comp="322" pin="2"/><net_sink comp="442" pin=5"/></net>

<net id="457"><net_src comp="318" pin="1"/><net_sink comp="442" pin=6"/></net>

<net id="515"><net_src comp="122" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="516"><net_src comp="0" pin="0"/><net_sink comp="458" pin=4"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="458" pin=31"/></net>

<net id="518"><net_src comp="66" pin="0"/><net_sink comp="458" pin=32"/></net>

<net id="519"><net_src comp="68" pin="0"/><net_sink comp="458" pin=33"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="458" pin=34"/></net>

<net id="521"><net_src comp="72" pin="0"/><net_sink comp="458" pin=35"/></net>

<net id="522"><net_src comp="74" pin="0"/><net_sink comp="458" pin=36"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="458" pin=37"/></net>

<net id="524"><net_src comp="78" pin="0"/><net_sink comp="458" pin=38"/></net>

<net id="525"><net_src comp="80" pin="0"/><net_sink comp="458" pin=39"/></net>

<net id="526"><net_src comp="82" pin="0"/><net_sink comp="458" pin=40"/></net>

<net id="527"><net_src comp="84" pin="0"/><net_sink comp="458" pin=41"/></net>

<net id="528"><net_src comp="86" pin="0"/><net_sink comp="458" pin=42"/></net>

<net id="529"><net_src comp="88" pin="0"/><net_sink comp="458" pin=43"/></net>

<net id="530"><net_src comp="90" pin="0"/><net_sink comp="458" pin=44"/></net>

<net id="531"><net_src comp="92" pin="0"/><net_sink comp="458" pin=45"/></net>

<net id="532"><net_src comp="94" pin="0"/><net_sink comp="458" pin=46"/></net>

<net id="533"><net_src comp="96" pin="0"/><net_sink comp="458" pin=47"/></net>

<net id="534"><net_src comp="98" pin="0"/><net_sink comp="458" pin=48"/></net>

<net id="535"><net_src comp="100" pin="0"/><net_sink comp="458" pin=49"/></net>

<net id="536"><net_src comp="102" pin="0"/><net_sink comp="458" pin=50"/></net>

<net id="537"><net_src comp="104" pin="0"/><net_sink comp="458" pin=51"/></net>

<net id="538"><net_src comp="106" pin="0"/><net_sink comp="458" pin=52"/></net>

<net id="539"><net_src comp="108" pin="0"/><net_sink comp="458" pin=53"/></net>

<net id="540"><net_src comp="110" pin="0"/><net_sink comp="458" pin=54"/></net>

<net id="544"><net_src comp="428" pin="6"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="428" pin="6"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="322" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="442" pin=5"/></net>

<net id="557"><net_src comp="328" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="442" pin=4"/></net>

<net id="562"><net_src comp="334" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="567"><net_src comp="340" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="428" pin=3"/></net>

<net id="572"><net_src comp="346" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="577"><net_src comp="214" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="352" pin=48"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="458" pin=30"/></net>

<net id="583"><net_src comp="218" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="352" pin=46"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="458" pin=29"/></net>

<net id="589"><net_src comp="222" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="352" pin=44"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="458" pin=28"/></net>

<net id="595"><net_src comp="226" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="352" pin=42"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="458" pin=27"/></net>

<net id="601"><net_src comp="230" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="352" pin=40"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="458" pin=26"/></net>

<net id="607"><net_src comp="234" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="352" pin=38"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="458" pin=25"/></net>

<net id="613"><net_src comp="238" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="352" pin=36"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="458" pin=24"/></net>

<net id="619"><net_src comp="242" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="352" pin=34"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="458" pin=23"/></net>

<net id="625"><net_src comp="246" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="352" pin=32"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="458" pin=22"/></net>

<net id="631"><net_src comp="250" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="352" pin=30"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="458" pin=21"/></net>

<net id="637"><net_src comp="254" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="352" pin=28"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="458" pin=20"/></net>

<net id="643"><net_src comp="258" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="352" pin=26"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="458" pin=19"/></net>

<net id="649"><net_src comp="262" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="352" pin=24"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="458" pin=18"/></net>

<net id="655"><net_src comp="266" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="352" pin=22"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="458" pin=17"/></net>

<net id="661"><net_src comp="270" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="352" pin=20"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="458" pin=16"/></net>

<net id="667"><net_src comp="274" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="352" pin=18"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="458" pin=15"/></net>

<net id="673"><net_src comp="278" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="352" pin=16"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="458" pin=14"/></net>

<net id="679"><net_src comp="282" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="352" pin=14"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="458" pin=13"/></net>

<net id="685"><net_src comp="286" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="352" pin=12"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="458" pin=12"/></net>

<net id="691"><net_src comp="290" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="352" pin=10"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="458" pin=11"/></net>

<net id="697"><net_src comp="294" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="352" pin=8"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="458" pin=10"/></net>

<net id="703"><net_src comp="298" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="352" pin=6"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="458" pin=9"/></net>

<net id="709"><net_src comp="302" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="352" pin=4"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="458" pin=8"/></net>

<net id="715"><net_src comp="306" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="458" pin=7"/></net>

<net id="721"><net_src comp="541" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="458" pin=5"/></net>

<net id="726"><net_src comp="545" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="458" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ps | {3 4 }
	Port: mac_fifo | {}
	Port: fifo_axi_full | {}
	Port: logger_vlan_enable_mask | {}
	Port: multicast_recv_enable | {}
	Port: unicast_filter_enable | {}
	Port: unicast_vlan100_macaddr_lsb | {}
	Port: unicast_vlan100_macaddr_msb | {}
	Port: unicast_vlan101_macaddr_lsb | {}
	Port: unicast_vlan101_macaddr_msb | {}
	Port: unicast_vlan102_macaddr_lsb | {}
	Port: unicast_vlan102_macaddr_msb | {}
	Port: unicast_vlan103_macaddr_lsb | {}
	Port: unicast_vlan103_macaddr_msb | {}
	Port: unicast_vlan104_macaddr_lsb | {}
	Port: unicast_vlan104_macaddr_msb | {}
	Port: unicast_vlan105_macaddr_lsb | {}
	Port: unicast_vlan105_macaddr_msb | {}
	Port: unicast_vlan106_macaddr_lsb | {}
	Port: unicast_vlan106_macaddr_msb | {}
	Port: unicast_vlan107_macaddr_lsb | {}
	Port: unicast_vlan107_macaddr_msb | {}
	Port: unicast_vlan108_macaddr_lsb | {}
	Port: unicast_vlan108_macaddr_msb | {}
	Port: unicast_vlan109_macaddr_lsb | {}
	Port: unicast_vlan109_macaddr_msb | {}
	Port: log_all_mask | {}
	Port: vlan100_received | {3 4 }
	Port: vlan101_received | {3 4 }
	Port: vlan102_received | {3 4 }
	Port: vlan103_received | {3 4 }
	Port: vlan104_received | {3 4 }
	Port: vlan105_received | {3 4 }
	Port: vlan106_received | {3 4 }
	Port: vlan107_received | {3 4 }
	Port: vlan108_received | {3 4 }
	Port: vlan109_received | {3 4 }
	Port: droped | {3 4 }
	Port: counter_vlan100 | {3 4 }
	Port: counter_vlan101 | {3 4 }
	Port: counter_vlan102 | {3 4 }
	Port: counter_vlan103 | {3 4 }
	Port: counter_vlan104 | {3 4 }
	Port: counter_vlan105 | {3 4 }
	Port: counter_vlan106 | {3 4 }
	Port: counter_vlan107 | {3 4 }
	Port: counter_vlan108 | {3 4 }
	Port: counter_vlan109 | {3 4 }
	Port: counter_droped | {3 4 }
	Port: last_log_tx_index | {3 4 }
	Port: last_tap_tx_index | {3 4 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : ps | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : ddr | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : driver | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : mac_fifo | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : fifo | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : fifo_axi_full | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : fifo_axi_full_offset | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : timestamp | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : logger_vlan_enable_mask | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : multicast_recv_enable | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_filter_enable | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan100_macaddr_lsb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan100_macaddr_msb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan101_macaddr_lsb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan101_macaddr_msb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan102_macaddr_lsb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan102_macaddr_msb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan103_macaddr_lsb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan103_macaddr_msb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan104_macaddr_lsb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan104_macaddr_msb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan105_macaddr_lsb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan105_macaddr_msb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan106_macaddr_lsb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan106_macaddr_msb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan107_macaddr_lsb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan107_macaddr_msb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan108_macaddr_lsb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan108_macaddr_msb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan109_macaddr_lsb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : unicast_vlan109_macaddr_msb | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : log_all_mask | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : vlan100_received | {}
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : vlan101_received | {}
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : vlan102_received | {}
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : vlan103_received | {}
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : vlan104_received | {}
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : vlan105_received | {}
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : vlan106_received | {}
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : vlan107_received | {}
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : vlan108_received | {}
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : vlan109_received | {}
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : droped | {}
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : counter_vlan100 | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : counter_vlan101 | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : counter_vlan102 | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : counter_vlan103 | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : counter_vlan104 | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : counter_vlan105 | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : counter_vlan106 | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : counter_vlan107 | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : counter_vlan108 | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : counter_vlan109 | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : counter_droped | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : last_log_tx_index | {3 4 }
	Port: dataflow_in_loop_VITIS_LOOP_697_1 : last_tap_tx_index | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ret : 1
		call_ln706 : 1
	State 2
		ddr_c_channel : 1
		driver_c_channel : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|          |       call_ln0_entry_proc_fu_352      |    0    |    0    |    0    |    0    |    0    |    0    |
|   call   |    grp_rx_ringbuffer_header_fu_428    |    0    |    0    |  0.854  |   522   |    54   |    0    |
|          |           grp_rx_fifo_fu_442          |    0    |    0    |  5.333  |   753   |   987   |    0    |
|          |           grp_tx_ddr_fu_458           |    0    |    6    | 10.3915 |   4003  |   3296  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|          |       timestamp_read_read_fu_322      |    0    |    0    |    0    |    0    |    0    |    0    |
|          | fifo_axi_full_offset_read_read_fu_328 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |         fifo_read_read_fu_334         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        driver_read_read_fu_340        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          ddr_read_read_fu_346         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|extractvalue|          ddr_c_channel_fu_541         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        driver_c_channel_fu_545        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                       |    0    |    6    | 16.5785 |   5278  |   4337  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| data_buf3|    4   |    0   |    0   |    0   |
|log_header|    0   |   32   |    7   |    0   |
|tap_header|    0   |   32   |    7   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    4   |   64   |   14   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|        ddr_c_channel_reg_718        |   64   |
|           ddr_read_reg_569          |   64   |
|       driver_c_channel_reg_723      |   64   |
|         driver_read_reg_564         |   64   |
|  fifo_axi_full_offset_read_reg_554  |   64   |
|          fifo_read_reg_559          |   64   |
|        log_all_mask_c_reg_574       |   32   |
|  logger_vlan_enable_mask_c_reg_712  |   32   |
|   multicast_recv_enable_c_reg_706   |   32   |
|        timestamp_read_reg_549       |   64   |
|   unicast_filter_enable_c_reg_700   |   32   |
|unicast_vlan100_macaddr_lsb_c_reg_694|   32   |
|unicast_vlan100_macaddr_msb_c_reg_688|   16   |
|unicast_vlan101_macaddr_lsb_c_reg_682|   32   |
|unicast_vlan101_macaddr_msb_c_reg_676|   16   |
|unicast_vlan102_macaddr_lsb_c_reg_670|   32   |
|unicast_vlan102_macaddr_msb_c_reg_664|   16   |
|unicast_vlan103_macaddr_lsb_c_reg_658|   32   |
|unicast_vlan103_macaddr_msb_c_reg_652|   16   |
|unicast_vlan104_macaddr_lsb_c_reg_646|   32   |
|unicast_vlan104_macaddr_msb_c_reg_640|   16   |
|unicast_vlan105_macaddr_lsb_c_reg_634|   32   |
|unicast_vlan105_macaddr_msb_c_reg_628|   16   |
|unicast_vlan106_macaddr_lsb_c_reg_622|   32   |
|unicast_vlan106_macaddr_msb_c_reg_616|   16   |
|unicast_vlan107_macaddr_lsb_c_reg_610|   32   |
|unicast_vlan107_macaddr_msb_c_reg_604|   16   |
|unicast_vlan108_macaddr_lsb_c_reg_598|   32   |
|unicast_vlan108_macaddr_msb_c_reg_592|   16   |
|unicast_vlan109_macaddr_lsb_c_reg_586|   32   |
|unicast_vlan109_macaddr_msb_c_reg_580|   16   |
+-------------------------------------+--------+
|                Total                |  1056  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_rx_ringbuffer_header_fu_428 |  p2  |   2  |  64  |   128  ||    9    |
| grp_rx_ringbuffer_header_fu_428 |  p3  |   2  |  64  |   128  ||    9    |
|        grp_rx_fifo_fu_442       |  p2  |   2  |  64  |   128  ||    9    |
|        grp_rx_fifo_fu_442       |  p4  |   2  |  64  |   128  ||    9    |
|        grp_rx_fifo_fu_442       |  p5  |   2  |  64  |   128  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   640  ||  2.135  ||    45   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    6   |   16   |  5278  |  4337  |    0   |
|   Memory  |    4   |    -   |    -   |   64   |   14   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |  1056  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   18   |  6398  |  4396  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
