#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep  4 20:40:10 2019
# Process ID: 5054
# Current directory: /home/user/my_projects
# Command line: vivado
# Log file: /home/user/my_projects/vivado.log
# Journal file: /home/user/my_projects/vivado.jou
#-----------------------------------------------------------
start_gui
create_project ZYBO_getting_started /home/user/my_projects/ZYBO_getting_started -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado/2018.2/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
create_bd_design "design_1"
Wrote  : </home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {785 -401} [get_bd_intf_ports DDR]
set_property location {683 -391} [get_bd_intf_ports DDR]
set_property location {1.5 715 -232} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_IS_DUAL {1}] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {2 746 -60} [get_bd_cells axi_gpio_1]
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO2'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO2'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO2'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO2'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO2'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_1/GPIO'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_4bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE sws_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /sws_4bits /axi_gpio_0/GPIO2
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_4bits [get_bd_cells /axi_gpio_1]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /leds_4bits /axi_gpio_1/GPIO
endgroup
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
make_wrapper -files [get_files /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Sep  4 20:58:02 2019] Launched design_1_rst_ps7_0_100M_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_axi_gpio_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_rst_ps7_0_100M_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_axi_gpio_1_0_synth_1/runme.log
synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/synth_1/runme.log
[Wed Sep  4 20:58:03 2019] Launched impl_1...
Run output will be captured here: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6805.152 ; gain = 168.543 ; free physical = 12205 ; free virtual = 29172
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Sep  4 20:58:48 2019] Launched design_1_rst_ps7_0_100M_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_axi_gpio_1_0_synth_1, synth_1...
Run output will be captured here:
design_1_rst_ps7_0_100M_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_axi_gpio_1_0_synth_1/runme.log
synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/synth_1/runme.log
[Wed Sep  4 20:58:48 2019] Launched impl_1...
Run output will be captured here: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/impl_1/runme.log
regenerate_bd_layout
save_bd_design
Wrote  : </home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design -force
save_bd_design
Wrote  : </home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Sep  4 21:00:43 2019] Launched design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_auto_pc_0_synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/synth_1/runme.log
[Wed Sep  4 21:00:43 2019] Launched impl_1...
Run output will be captured here: /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/impl_1/runme.log
make_wrapper -files [get_files /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {/home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/design_1.bd}
open_run impl_1
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 7397.770 ; gain = 0.000 ; free physical = 11379 ; free virtual = 28444
Restored from archive | CPU: 0.150000 secs | Memory: 1.786285 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 7397.770 ; gain = 0.000 ; free physical = 11379 ; free virtual = 28444
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 7554.547 ; gain = 568.801 ; free physical = 11304 ; free virtual = 28372
file mkdir /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.sdk
file copy -force /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.runs/impl_1/design_1_wrapper.sysdef /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.sdk -hwspec /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.sdk -hwspec /home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/user/my_projects/ZYBO_getting_started/ZYBO_getting_started.srcs/sources_1/bd/design_1/design_1.bd}
