{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608563582009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608563582016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 23:13:01 2020 " "Processing started: Mon Dec 21 23:13:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608563582016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563582016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563582016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608563582417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608563582417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "finalproject.v(26) " "Verilog HDL information at finalproject.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608563593343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608563593345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608563593368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 finalproject.v(38) " "Verilog HDL assignment warning at finalproject.v(38): truncated value with size 16 to match size of target (1)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 finalproject.v(107) " "Verilog HDL assignment warning at finalproject.v(107): truncated value with size 32 to match size of target (3)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keypad_buf finalproject.v(124) " "Verilog HDL Always Construct warning at finalproject.v(124): inferring latch(es) for variable \"keypad_buf\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keypad_row 0 finalproject.v(3) " "Net \"keypad_row\" at finalproject.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1111 finalproject.v(124) " "Inferred latch for \"keypad_buf.1111\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1110 finalproject.v(124) " "Inferred latch for \"keypad_buf.1110\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1101 finalproject.v(124) " "Inferred latch for \"keypad_buf.1101\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1100 finalproject.v(124) " "Inferred latch for \"keypad_buf.1100\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1011 finalproject.v(124) " "Inferred latch for \"keypad_buf.1011\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1010 finalproject.v(124) " "Inferred latch for \"keypad_buf.1010\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1001 finalproject.v(124) " "Inferred latch for \"keypad_buf.1001\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.1000 finalproject.v(124) " "Inferred latch for \"keypad_buf.1000\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0111 finalproject.v(124) " "Inferred latch for \"keypad_buf.0111\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0110 finalproject.v(124) " "Inferred latch for \"keypad_buf.0110\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0101 finalproject.v(124) " "Inferred latch for \"keypad_buf.0101\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593464 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0100 finalproject.v(124) " "Inferred latch for \"keypad_buf.0100\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0011 finalproject.v(124) " "Inferred latch for \"keypad_buf.0011\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0010 finalproject.v(124) " "Inferred latch for \"keypad_buf.0010\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0001 finalproject.v(124) " "Inferred latch for \"keypad_buf.0001\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypad_buf.0000 finalproject.v(124) " "Inferred latch for \"keypad_buf.0000\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[7\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[7\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[6\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[6\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[5\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[5\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[4\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[4\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[3\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[3\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[2\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[2\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593465 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593466 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593466 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593466 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593466 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[1\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[1\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593466 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[2\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[2\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593466 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[3\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[3\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593466 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[4\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[4\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593466 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[5\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[5\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593466 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[6\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[6\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593466 "|finalproject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buf\[0\]\[7\] finalproject.v(124) " "Inferred latch for \"dot_col_buf\[0\]\[7\]\" at finalproject.v(124)" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563593466 "|finalproject"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "keypad_buf.1111_4139 " "LATCH primitive \"keypad_buf.1111_4139\" is permanently disabled" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 124 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608563593808 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[0\] GND " "Pin \"keypad_row\[0\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|keypad_row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[1\] GND " "Pin \"keypad_row\[1\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|keypad_row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[2\] GND " "Pin \"keypad_row\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|keypad_row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_row\[3\] GND " "Pin \"keypad_row\[3\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|keypad_row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[2\] GND " "Pin \"dot_col\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|dot_col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[3\] GND " "Pin \"dot_col\[3\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|dot_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[4\] GND " "Pin \"dot_col\[4\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|dot_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[5\] GND " "Pin \"dot_col\[5\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|dot_col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[6\] GND " "Pin \"dot_col\[6\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|dot_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[7\] GND " "Pin \"dot_col\[7\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|dot_col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[0\] GND " "Pin \"seven_seg\[0\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|seven_seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[1\] GND " "Pin \"seven_seg\[1\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|seven_seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[2\] GND " "Pin \"seven_seg\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|seven_seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[3\] VCC " "Pin \"seven_seg\[3\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|seven_seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[4\] VCC " "Pin \"seven_seg\[4\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|seven_seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[5\] VCC " "Pin \"seven_seg\[5\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|seven_seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[6\] VCC " "Pin \"seven_seg\[6\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608563593961 "|finalproject|seven_seg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608563593961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608563594022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusPrimeLite/projects/finalproject/output_files/finalproject.map.smsg " "Generated suppressed messages file D:/QuartusPrimeLite/projects/finalproject/output_files/finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563594276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608563594409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608563594409 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[0\] " "No output dependent on input pin \"keypad_col\[0\]\"" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608563594515 "|finalproject|keypad_col[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[1\] " "No output dependent on input pin \"keypad_col\[1\]\"" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608563594515 "|finalproject|keypad_col[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[2\] " "No output dependent on input pin \"keypad_col\[2\]\"" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608563594515 "|finalproject|keypad_col[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_col\[3\] " "No output dependent on input pin \"keypad_col\[3\]\"" {  } { { "finalproject.v" "" { Text "D:/QuartusPrimeLite/projects/finalproject/finalproject.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608563594515 "|finalproject|keypad_col[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608563594515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608563594516 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608563594516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "319 " "Implemented 319 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608563594516 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1608563594516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608563594516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608563594557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 23:13:14 2020 " "Processing ended: Mon Dec 21 23:13:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608563594557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608563594557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608563594557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608563594557 ""}
