<stg><name>compute_skip_Pipeline_VITIS_LOOP_584_3</name>


<trans_list>

<trans id="176" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten61 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten61"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten128 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten128"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %buffer_result_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %buffer_result

]]></Node>
<StgValue><ssdm name="buffer_result_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %afterAct_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterAct

]]></Node>
<StgValue><ssdm name="afterAct_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:9 %bound21_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %bound21

]]></Node>
<StgValue><ssdm name="bound21_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %bound66_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bound66

]]></Node>
<StgValue><ssdm name="bound66_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %zext_ln580_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln580

]]></Node>
<StgValue><ssdm name="zext_ln580_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:12 %zext_ln580_cast = zext i8 %zext_ln580_read

]]></Node>
<StgValue><ssdm name="zext_ln580_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i16 0, i16 %indvar_flatten128

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i3 0, i3 %n

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i14 0, i14 %indvar_flatten61

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i8 0, i8 %c

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i6 0, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i3 0, i3 %h

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i3 0, i3 %w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:21 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:3 %n_2 = load i3 %n

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc:4 %indvar_flatten128_load = load i16 %indvar_flatten128

]]></Node>
<StgValue><ssdm name="indvar_flatten128_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="3">
<![CDATA[
for.inc:5 %zext_ln580_1 = zext i3 %n_2

]]></Node>
<StgValue><ssdm name="zext_ln580_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:6 %mul_ln580 = mul i10 %zext_ln580_1, i10 %zext_ln580_cast

]]></Node>
<StgValue><ssdm name="mul_ln580"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:19 %icmp_ln578 = icmp_eq  i16 %indvar_flatten128_load, i16 %bound66_read

]]></Node>
<StgValue><ssdm name="icmp_ln578"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:20 %add_ln578 = add i16 %indvar_flatten128_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln578"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:21 %br_ln578 = br i1 %icmp_ln578, void %for.inc83.loopexit, void %for.end85.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln578"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc83.loopexit:2 %indvar_flatten61_load_1 = load i14 %indvar_flatten61

]]></Node>
<StgValue><ssdm name="indvar_flatten61_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc83.loopexit:5 %icmp_ln580 = icmp_eq  i14 %indvar_flatten61_load_1, i14 %bound21_read

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
new.latch.for.inc.split:1 %indvar_flatten61_load = load i14 %indvar_flatten61

]]></Node>
<StgValue><ssdm name="indvar_flatten61_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
new.latch.for.inc.split:4 %add_ln580_1 = add i14 %indvar_flatten61_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln580_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
new.latch.for.inc.split:5 %select_ln580_8 = select i1 %icmp_ln580, i14 1, i14 %add_ln580_1

]]></Node>
<StgValue><ssdm name="select_ln580_8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split:6 %store_ln584 = store i16 %add_ln578, i16 %indvar_flatten128

]]></Node>
<StgValue><ssdm name="store_ln584"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
new.latch.for.inc.split:8 %store_ln584 = store i14 %select_ln580_8, i14 %indvar_flatten61

]]></Node>
<StgValue><ssdm name="store_ln584"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc.split:13 %br_ln584 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln584"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.split

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:1 %h_4 = load i3 %h

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:2 %c_4 = load i8 %c

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="8">
<![CDATA[
for.inc:7 %zext_ln580_2 = zext i8 %c_4

]]></Node>
<StgValue><ssdm name="zext_ln580_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:8 %tmp2 = add i10 %zext_ln580_2, i10 %mul_ln580

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="10">
<![CDATA[
for.inc:9 %tmp2_cast1 = zext i10 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.inc:10 %p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp2, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="13">
<![CDATA[
for.inc:11 %p_shl_cast = zext i13 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:12 %tmp3 = sub i14 %p_shl_cast, i14 %tmp2_cast1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="3">
<![CDATA[
for.inc:13 %h_cast = zext i3 %h_4

]]></Node>
<StgValue><ssdm name="h_cast"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:14 %empty = add i14 %h_cast, i14 %tmp3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="14">
<![CDATA[
for.inc:15 %p_cast2 = sext i14 %empty

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
for.inc:16 %p_shl1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:17 %empty_143 = sub i17 %p_shl1, i17 %p_cast2

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:18 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc83.loopexit:0 %w_load_1 = load i3 %w

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc83.loopexit:1 %indvar_flatten_load_2 = load i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc83.loopexit:6 %select_ln580 = select i1 %icmp_ln580, i8 0, i8 %c_4

]]></Node>
<StgValue><ssdm name="select_ln580"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83.loopexit:7 %or_ln580 = or i1 %icmp_ln580, i1 %first_iter_0

]]></Node>
<StgValue><ssdm name="or_ln580"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc83.loopexit:8 %add_ln578_1 = add i3 %n_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln578_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="3">
<![CDATA[
for.inc83.loopexit:9 %zext_ln580_3 = zext i3 %add_ln578_1

]]></Node>
<StgValue><ssdm name="zext_ln580_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc83.loopexit:10 %mul_ln580_1 = mul i10 %zext_ln580_3, i10 %zext_ln580_cast

]]></Node>
<StgValue><ssdm name="mul_ln580_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc83.loopexit:11 %select_ln580_1 = select i1 %icmp_ln580, i10 %mul_ln580_1, i10 %mul_ln580

]]></Node>
<StgValue><ssdm name="select_ln580_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="10">
<![CDATA[
for.inc83.loopexit:12 %tmp2_cast1_mid178 = zext i10 %mul_ln580_1

]]></Node>
<StgValue><ssdm name="tmp2_cast1_mid178"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.inc83.loopexit:13 %p_shl_mid = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %mul_ln580_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_mid"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="13">
<![CDATA[
for.inc83.loopexit:14 %p_shl_cast_mid184 = zext i13 %p_shl_mid

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid184"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc83.loopexit:15 %tmp3_mid186 = sub i14 %p_shl_cast_mid184, i14 %tmp2_cast1_mid178

]]></Node>
<StgValue><ssdm name="tmp3_mid186"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc83.loopexit:16 %select_ln580_2 = select i1 %icmp_ln580, i14 %tmp3_mid186, i14 %tmp3

]]></Node>
<StgValue><ssdm name="select_ln580_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="icmp_ln580" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="14">
<![CDATA[
for.inc83.loopexit:17 %p_cast2_mid194 = sext i14 %tmp3_mid186

]]></Node>
<StgValue><ssdm name="p_cast2_mid194"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="icmp_ln580" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
for.inc83.loopexit:18 %p_shl1_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp3_mid186, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1_mid"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="icmp_ln580" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc83.loopexit:19 %p_mid198 = sub i17 %p_shl1_mid, i17 %p_cast2_mid194

]]></Node>
<StgValue><ssdm name="p_mid198"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc83.loopexit:20 %select_ln580_3 = select i1 %icmp_ln580, i17 %p_mid198, i17 %empty_143

]]></Node>
<StgValue><ssdm name="select_ln580_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83.loopexit:22 %xor_ln580 = xor i1 %icmp_ln580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc83.loopexit:23 %icmp_ln584 = icmp_eq  i3 %w_load_1, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln584"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83.loopexit:24 %and_ln580 = and i1 %icmp_ln584, i1 %xor_ln580

]]></Node>
<StgValue><ssdm name="and_ln580"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc83.loopexit:25 %icmp_ln582 = icmp_eq  i6 %indvar_flatten_load_2, i6 49

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83.loopexit:26 %and_ln580_1 = and i1 %icmp_ln582, i1 %xor_ln580

]]></Node>
<StgValue><ssdm name="and_ln580_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc83.loopexit:27 %select_ln578 = select i1 %icmp_ln580, i3 %add_ln578_1, i3 %n_2

]]></Node>
<StgValue><ssdm name="select_ln578"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc83.loopexit:28 %add_ln580 = add i8 %select_ln580, i8 1

]]></Node>
<StgValue><ssdm name="add_ln580"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83.loopexit:30 %or_ln580_1 = or i1 %and_ln580_1, i1 %icmp_ln580

]]></Node>
<StgValue><ssdm name="or_ln580_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc83.loopexit:31 %select_ln580_4 = select i1 %or_ln580_1, i3 0, i3 %h_4

]]></Node>
<StgValue><ssdm name="select_ln580_4"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83.loopexit:32 %or_ln580_2 = or i1 %and_ln580_1, i1 %or_ln580

]]></Node>
<StgValue><ssdm name="or_ln580_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="8">
<![CDATA[
for.inc83.loopexit:33 %zext_ln580_4 = zext i8 %add_ln580

]]></Node>
<StgValue><ssdm name="zext_ln580_4"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc83.loopexit:34 %tmp2_mid1 = add i10 %zext_ln580_4, i10 %select_ln580_1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="10">
<![CDATA[
for.inc83.loopexit:35 %tmp2_cast1_mid1 = zext i10 %tmp2_mid1

]]></Node>
<StgValue><ssdm name="tmp2_cast1_mid1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.inc83.loopexit:36 %p_shl_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp2_mid1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="13">
<![CDATA[
for.inc83.loopexit:37 %p_shl_cast_mid1 = zext i13 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc83.loopexit:38 %tmp3_mid1 = sub i14 %p_shl_cast_mid1, i14 %tmp2_cast1_mid1

]]></Node>
<StgValue><ssdm name="tmp3_mid1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc83.loopexit:39 %select_ln580_5 = select i1 %and_ln580_1, i14 %tmp3_mid1, i14 %select_ln580_2

]]></Node>
<StgValue><ssdm name="select_ln580_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="14">
<![CDATA[
for.inc83.loopexit:40 %p_cast2_mid131 = sext i14 %tmp3_mid1

]]></Node>
<StgValue><ssdm name="p_cast2_mid131"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
for.inc83.loopexit:41 %p_shl1_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %tmp3_mid1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1_mid2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc83.loopexit:42 %p_mid135 = sub i17 %p_shl1_mid2, i17 %p_cast2_mid131

]]></Node>
<StgValue><ssdm name="p_mid135"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc83.loopexit:43 %select_ln580_6 = select i1 %and_ln580_1, i17 %p_mid135, i17 %select_ln580_3

]]></Node>
<StgValue><ssdm name="select_ln580_6"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83.loopexit:45 %xor_ln580_1 = xor i1 %icmp_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln580_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83.loopexit:46 %or_ln580_3 = or i1 %icmp_ln580, i1 %xor_ln580_1

]]></Node>
<StgValue><ssdm name="or_ln580_3"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83.loopexit:47 %and_ln580_2 = and i1 %and_ln580, i1 %or_ln580_3

]]></Node>
<StgValue><ssdm name="and_ln580_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc83.loopexit:48 %select_ln580_7 = select i1 %and_ln580_1, i8 %add_ln580, i8 %select_ln580

]]></Node>
<StgValue><ssdm name="select_ln580_7"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc83.loopexit:49 %add_ln582 = add i3 %select_ln580_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln582"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc83.loopexit:51 %or_ln582 = or i1 %and_ln580_2, i1 %or_ln580_2

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="3">
<![CDATA[
for.inc83.loopexit:52 %h_cast_mid1 = zext i3 %add_ln582

]]></Node>
<StgValue><ssdm name="h_cast_mid1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc83.loopexit:53 %p_mid1 = add i14 %h_cast_mid1, i14 %select_ln580_5

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="14">
<![CDATA[
for.inc83.loopexit:54 %p_cast2_mid1 = sext i14 %p_mid1

]]></Node>
<StgValue><ssdm name="p_cast2_mid1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
for.inc83.loopexit:55 %p_shl1_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %p_mid1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc83.loopexit:56 %p_mid111 = sub i17 %p_shl1_mid1, i17 %p_cast2_mid1

]]></Node>
<StgValue><ssdm name="p_mid111"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc83.loopexit:57 %select_ln582 = select i1 %and_ln580_2, i17 %p_mid111, i17 %select_ln580_6

]]></Node>
<StgValue><ssdm name="select_ln582"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc83.loopexit:58 %tmp_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %select_ln582, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="19">
<![CDATA[
for.inc83.loopexit:59 %sext_ln582 = sext i19 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln582"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.loopexit:60 %add_ln582_1 = add i64 %sext_ln582, i64 %afterAct_read

]]></Node>
<StgValue><ssdm name="add_ln582_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83.loopexit:61 %sext_ln584_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln582_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln584_mid2_v"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc83.loopexit:63 %add_ln582_2 = add i64 %sext_ln582, i64 %buffer_result_read

]]></Node>
<StgValue><ssdm name="add_ln582_2"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc83.loopexit:64 %sext_ln584_1_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln582_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln584_1_mid2_v"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc83.loopexit:67 %select_ln582_1 = select i1 %and_ln580_2, i3 %add_ln582, i3 %select_ln580_4

]]></Node>
<StgValue><ssdm name="select_ln582_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc83.loopexit:68 %br_ln584 = br i1 %or_ln582, void %for.inc.split, void %for.first.iter.for.inc

]]></Node>
<StgValue><ssdm name="br_ln584"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.split:0 %w_load = load i3 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.split:6 %add_ln584 = add i3 %w_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln584"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:7 %or_ln584 = or i1 %and_ln580_2, i1 %and_ln580_1

]]></Node>
<StgValue><ssdm name="or_ln584"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:8 %or_ln584_1 = or i1 %or_ln584, i1 %icmp_ln580

]]></Node>
<StgValue><ssdm name="or_ln584_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.split:9 %select_ln584 = select i1 %or_ln584_1, i3 1, i3 %add_ln584

]]></Node>
<StgValue><ssdm name="select_ln584"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.split:10 %icmp_ln584_1 = icmp_eq  i3 %select_ln584, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln584_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:11 %br_ln584 = br i1 %icmp_ln584_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln584"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
new.latch.for.inc.split:0 %indvar_flatten_load = load i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
new.latch.for.inc.split:2 %add_ln582_3 = add i6 %indvar_flatten_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln582_3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
new.latch.for.inc.split:3 %select_ln582_2 = select i1 %or_ln580_1, i6 1, i6 %add_ln582_3

]]></Node>
<StgValue><ssdm name="select_ln582_2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split:7 %store_ln584 = store i3 %select_ln578, i3 %n

]]></Node>
<StgValue><ssdm name="store_ln584"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split:9 %store_ln584 = store i8 %select_ln580_7, i8 %c

]]></Node>
<StgValue><ssdm name="store_ln584"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
new.latch.for.inc.split:10 %store_ln584 = store i6 %select_ln582_2, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln584"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.split:11 %store_ln584 = store i3 %select_ln582_1, i3 %h

]]></Node>
<StgValue><ssdm name="store_ln584"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
new.latch.for.inc.split:12 %store_ln584 = store i3 %select_ln584, i3 %w

]]></Node>
<StgValue><ssdm name="store_ln584"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
for.end85.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc83.loopexit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc83.loopexit:4 %empty_147 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31360, i64 47040, i64 0

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc83.loopexit:21 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc83.loopexit:29 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_580_1_VITIS_LOOP_582_2_VITIS_LOOP_584_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc83.loopexit:44 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc83.loopexit:50 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_582_2_VITIS_LOOP_584_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="62">
<![CDATA[
for.inc83.loopexit:62 %sext_ln582_1 = sext i62 %sext_ln584_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln582_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="62">
<![CDATA[
for.inc83.loopexit:65 %sext_ln582_2 = sext i62 %sext_ln584_1_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln582_2"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc83.loopexit:66 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln582_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc:1 %empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.first.iter.for.inc:2 %gmem_addr_78 = getelementptr i32 %gmem, i64 %sext_ln582_2

]]></Node>
<StgValue><ssdm name="gmem_addr_78"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc:3 %empty_146 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_78, i32 7

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:2 %gmem_addr_79 = getelementptr i32 %gmem, i64 %sext_ln582_1

]]></Node>
<StgValue><ssdm name="gmem_addr_79"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:4 %gmem_addr_80 = getelementptr i32 %gmem, i64 %sext_ln582_2

]]></Node>
<StgValue><ssdm name="gmem_addr_80"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="159" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc:1 %empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="160" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc:1 %empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="161" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc:1 %empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="162" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc:1 %empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="163" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc:1 %empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.for.inc:1 %empty_145 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="or_ln582" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc:4 %br_ln584 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln584"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:3 %gmem_addr_79_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_79

]]></Node>
<StgValue><ssdm name="gmem_addr_79_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln584 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln584"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.split:5 %write_ln589 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_80, i32 %gmem_addr_79_read, i4 15

]]></Node>
<StgValue><ssdm name="write_ln589"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="169" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="icmp_ln584_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split:0 %empty_144 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_80

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="170" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="icmp_ln584_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split:0 %empty_144 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_80

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="171" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln578" val="0"/>
<literal name="icmp_ln584_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split:0 %empty_144 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_80

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="172" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split:0 %empty_144 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_80

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="173" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.for.inc.split:0 %empty_144 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_80

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln584_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc.split:1 %br_ln584 = br void %new.latch.for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln584"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
