// Seed: 3883824449
module module_0;
  id_1 :
  assert property (@(negedge -1) id_1) foreach (id_2) id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  logic id_3;
endmodule
module module_2 #(
    parameter id_24 = 32'd32
) (
    output tri id_0,
    input tri id_1,
    output tri0 id_2,
    input wire id_3
    , id_28 = 1,
    output supply0 id_4["" : id_24],
    input supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wand id_10
    , id_29 = -1'b0 == 1 == -1,
    output tri1 id_11,
    input tri id_12,
    input tri id_13
    , id_30,
    output wand id_14,
    output tri0 id_15,
    input uwire id_16,
    output uwire id_17,
    output tri1 id_18,
    output wire id_19
    , id_31,
    output wire id_20,
    output tri id_21,
    output supply1 id_22,
    output tri id_23,
    input uwire _id_24,
    input wire id_25,
    output tri1 id_26
);
  logic id_32;
  ;
  module_0 modCall_1 ();
  assign id_28 = (1'b0);
  assign id_30 = -1'h0;
endmodule
