// Seed: 1188107107
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    output supply1 id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wire id_9,
    output wor id_10,
    output wire id_11,
    input tri id_12,
    input supply1 id_13
    , id_23,
    input wand id_14,
    input tri0 id_15,
    output tri1 id_16,
    input wand id_17
    , id_24,
    input tri1 id_18,
    input uwire id_19,
    input wire id_20,
    output uwire id_21
);
  assign id_2  = 1;
  assign id_24 = id_8;
  assign id_0  = id_24;
  wire id_25;
  wire id_26, id_27, id_28, id_29, id_30;
  module_0(
      id_28, id_28, id_27, id_26, id_28, id_26, id_26
  );
endmodule
