

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13'
================================================================
* Date:           Sun Sep  7 15:34:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.430 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_2 = alloca i32 1" [fmm_hls_greedy_potential.cpp:206->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 5 'alloca' 'p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_3 = alloca i32 1" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 6 'alloca' 'c_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %j_1"   --->   Operation 7 'read' 'j_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln118_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln118"   --->   Operation 8 'read' 'mul_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cols_non_t_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_non_t"   --->   Operation 9 'read' 'cols_non_t_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.14ns)   --->   "%store_ln116 = store i31 0, i31 %c_3" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 10 'store' 'store_ln116' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 11 [1/1] (1.14ns)   --->   "%store_ln206 = store i32 0, i32 %p_2" [fmm_hls_greedy_potential.cpp:206->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 11 'store' 'store_ln206' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i81.i.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c = load i31 %c_3" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 13 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %c" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 14 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%icmp_ln116 = icmp_slt  i32 %zext_ln116, i32 %cols_non_t_read" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 15 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.89ns)   --->   "%add_ln116 = add i31 %c, i31 1" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 16 'add' 'add_ln116' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i136.i.i.exitStub, void %for.body.i.i81.i.split.i_ifconv" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 17 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i31 %c" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 18 'trunc' 'trunc_ln118' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.65ns)   --->   "%add_ln118 = add i17 %mul_ln118_read, i17 %trunc_ln118" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 19 'add' 'add_ln118' <Predicate = (icmp_ln116)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i17 %add_ln118" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 20 'zext' 'zext_ln118' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%M_e_addr_8 = getelementptr i32 %M_e, i64 0, i64 %zext_ln118" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 21 'getelementptr' 'M_e_addr_8' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln120 = shl i17 %j_1_read, i17 8" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 22 'shl' 'shl_ln120' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln120_2 = shl i17 %j_1_read, i17 6" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 23 'shl' 'shl_ln120_2' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120 = add i17 %shl_ln120, i17 %shl_ln120_2" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:228->fmm_hls_greedy_potential.cpp:262]   --->   Operation 24 'add' 'add_ln120' <Predicate = (icmp_ln116)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (2.86ns) (root node of TernaryAdder)   --->   "%add_ln120_1 = add i17 %add_ln120, i17 %trunc_ln118" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 25 'add' 'add_ln120_1' <Predicate = (icmp_ln116)> <Delay = 2.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i17 %add_ln120_1" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 26 'zext' 'zext_ln120' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%M_e_addr_9 = getelementptr i32 %M_e, i64 0, i64 %zext_ln120" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 27 'getelementptr' 'M_e_addr_9' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.41ns)   --->   "%e1 = load i17 %M_e_addr_8" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 28 'load' 'e1' <Predicate = (icmp_ln116)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_1 : Operation 29 [2/2] (2.41ns)   --->   "%e2 = load i17 %M_e_addr_9" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 29 'load' 'e2' <Predicate = (icmp_ln116)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_1 : Operation 30 [1/1] (1.14ns)   --->   "%store_ln116 = store i31 %add_ln116, i31 %c_3" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 30 'store' 'store_ln116' <Predicate = (icmp_ln116)> <Delay = 1.14>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_2_load_1 = load i32 %p_2"   --->   Operation 45 'load' 'p_2_load_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_2_out, i32 %p_2_load_1"   --->   Operation 46 'write' 'write_ln0' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (!icmp_ln116)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 6.19>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_2_load = load i32 %p_2" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 31 'load' 'p_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:117->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 32 'specpipeline' 'specpipeline_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 33 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e1 = load i17 %M_e_addr_8" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 34 'load' 'e1' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 35 [1/1] (1.91ns)   --->   "%icmp_ln119 = icmp_eq  i32 %e1, i32 0" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 35 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e2 = load i17 %M_e_addr_9" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 36 'load' 'e2' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%icmp_ln121 = icmp_ne  i32 %e2, i32 0" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 37 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.91ns)   --->   "%icmp_ln122 = icmp_eq  i32 %e1, i32 %e2" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 38 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_4)   --->   "%and_ln121 = and i1 %icmp_ln121, i1 %icmp_ln122" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 39 'and' 'and_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln122 = add i32 %p_2_load, i32 1" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 40 'add' 'add_ln122' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_4)   --->   "%select_ln121 = select i1 %and_ln121, i32 %add_ln122, i32 %p_2_load" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 41 'select' 'select_ln121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.71ns) (out node of the LUT)   --->   "%p_4 = select i1 %icmp_ln119, i32 %p_2_load, i32 %select_ln121" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 42 'select' 'p_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.14ns)   --->   "%store_ln206 = store i32 %p_4, i32 %p_2" [fmm_hls_greedy_potential.cpp:206->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 43 'store' 'store_ln206' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.body.i.i81.i.i" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:207->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 44 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols_non_t]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln118]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ j_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_2                (alloca       ) [ 011]
c_3                (alloca       ) [ 010]
j_1_read           (read         ) [ 000]
mul_ln118_read     (read         ) [ 000]
cols_non_t_read    (read         ) [ 000]
store_ln116        (store        ) [ 000]
store_ln206        (store        ) [ 000]
br_ln0             (br           ) [ 000]
c                  (load         ) [ 000]
zext_ln116         (zext         ) [ 000]
icmp_ln116         (icmp         ) [ 010]
add_ln116          (add          ) [ 000]
br_ln116           (br           ) [ 000]
trunc_ln118        (trunc        ) [ 000]
add_ln118          (add          ) [ 000]
zext_ln118         (zext         ) [ 000]
M_e_addr_8         (getelementptr) [ 011]
shl_ln120          (shl          ) [ 000]
shl_ln120_2        (shl          ) [ 000]
add_ln120          (add          ) [ 000]
add_ln120_1        (add          ) [ 000]
zext_ln120         (zext         ) [ 000]
M_e_addr_9         (getelementptr) [ 011]
store_ln116        (store        ) [ 000]
p_2_load           (load         ) [ 000]
specpipeline_ln117 (specpipeline ) [ 000]
specloopname_ln116 (specloopname ) [ 000]
e1                 (load         ) [ 000]
icmp_ln119         (icmp         ) [ 000]
e2                 (load         ) [ 000]
icmp_ln121         (icmp         ) [ 000]
icmp_ln122         (icmp         ) [ 000]
and_ln121          (and          ) [ 000]
add_ln122          (add          ) [ 000]
select_ln121       (select       ) [ 000]
p_4                (select       ) [ 000]
store_ln206        (store        ) [ 000]
br_ln116           (br           ) [ 000]
p_2_load_1         (load         ) [ 000]
write_ln0          (write        ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols_non_t">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_non_t"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln118">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="j_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="p_2_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="c_3_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="j_1_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="17" slack="0"/>
<pin id="48" dir="0" index="1" bw="17" slack="0"/>
<pin id="49" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_1_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mul_ln118_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="17" slack="0"/>
<pin id="54" dir="0" index="1" bw="17" slack="0"/>
<pin id="55" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln118_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="cols_non_t_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_non_t_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="M_e_addr_8_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="17" slack="0"/>
<pin id="75" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_8/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="M_e_addr_9_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="17" slack="0"/>
<pin id="82" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_9/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="17" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="0"/>
<pin id="93" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e1/1 e2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln116_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="31" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln206_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln116_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="31" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln116_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="31" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln116_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln118_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="31" slack="0"/>
<pin id="127" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln118_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="17" slack="0"/>
<pin id="131" dir="0" index="1" bw="17" slack="0"/>
<pin id="132" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln118_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="17" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="shl_ln120_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="17" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln120/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="shl_ln120_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln120_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln120_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="17" slack="0"/>
<pin id="154" dir="0" index="1" bw="17" slack="0"/>
<pin id="155" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln120_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="0" index="1" bw="17" slack="0"/>
<pin id="161" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln120_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="17" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln116_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="0" index="1" bw="31" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_2_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_2_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln119_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln121_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln122_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="and_ln121_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln121/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln122_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln121_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_4/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln206_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_2_load_1_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_2_load_1/1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="p_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="c_3_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="0"/>
<pin id="242" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="M_e_addr_8_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="17" slack="1"/>
<pin id="252" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr_8 "/>
</bind>
</comp>

<comp id="255" class="1005" name="M_e_addr_9_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="17" slack="1"/>
<pin id="257" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="71" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="95"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="58" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="106" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="106" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="52" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="144"><net_src comp="46" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="46" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="140" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="125" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="173"><net_src comp="119" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="85" pin="7"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="85" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="85" pin="7"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="85" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="183" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="174" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="195" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="201" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="174" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="177" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="174" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="207" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="235"><net_src comp="38" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="243"><net_src comp="42" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="253"><net_src comp="71" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="258"><net_src comp="78" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_2_out | {1 }
 - Input state : 
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 : cols_non_t | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 : mul_ln118 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 : M_e | {1 2 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 : j_1 | {1 }
  - Chain level:
	State 1
		store_ln116 : 1
		store_ln206 : 1
		c : 1
		zext_ln116 : 2
		icmp_ln116 : 3
		add_ln116 : 2
		br_ln116 : 4
		trunc_ln118 : 2
		add_ln118 : 3
		zext_ln118 : 4
		M_e_addr_8 : 5
		add_ln120_1 : 1
		zext_ln120 : 2
		M_e_addr_9 : 3
		e1 : 6
		e2 : 4
		store_ln116 : 3
		p_2_load_1 : 1
		write_ln0 : 2
	State 2
		icmp_ln119 : 1
		icmp_ln121 : 1
		icmp_ln122 : 1
		and_ln121 : 2
		add_ln122 : 1
		select_ln121 : 2
		p_4 : 3
		store_ln206 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln116_fu_113     |    0    |    39   |
|   icmp   |      icmp_ln119_fu_177     |    0    |    39   |
|          |      icmp_ln121_fu_183     |    0    |    39   |
|          |      icmp_ln122_fu_189     |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |      add_ln116_fu_119      |    0    |    38   |
|          |      add_ln118_fu_129      |    0    |    24   |
|    add   |      add_ln120_fu_152      |    0    |    17   |
|          |     add_ln120_1_fu_158     |    0    |    17   |
|          |      add_ln122_fu_201      |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln121_fu_207    |    0    |    32   |
|          |         p_4_fu_215         |    0    |    32   |
|----------|----------------------------|---------|---------|
|    and   |      and_ln121_fu_195      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |     j_1_read_read_fu_46    |    0    |    0    |
|   read   |  mul_ln118_read_read_fu_52 |    0    |    0    |
|          | cols_non_t_read_read_fu_58 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_64   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln116_fu_109     |    0    |    0    |
|   zext   |      zext_ln118_fu_135     |    0    |    0    |
|          |      zext_ln120_fu_164     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln118_fu_125     |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln120_fu_140      |    0    |    0    |
|          |     shl_ln120_2_fu_146     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   357   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|M_e_addr_8_reg_250|   17   |
|M_e_addr_9_reg_255|   17   |
|    c_3_reg_240   |   31   |
|    p_2_reg_232   |   32   |
+------------------+--------+
|       Total      |   97   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
| grp_access_fu_85 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   34   ||  2.292  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   357  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   18   |
|  Register |    -   |   97   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   97   |   375  |
+-----------+--------+--------+--------+
