<title>All Implementation Messages</title><table width=100%>
<tr><td align=LEFT cellspacing=0 cellpadding=0><b>All Implementation Messages</b></td><td><b>Mon Sep 21 15:35:05 2015</b></td></tr></table><hr><br><table border cellspacing='0' cellpadding='0'><tr bgcolor='#DDDDDD'><td>Program</td><td> </td><td>All Implementation Messages - Errors, Warnings, and Infos</td><td>New</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:905 - "Jump_Control_Block.v" line 38: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
&lt;addr&gt;</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2211 - "ipcore_dir/Instruction_Memory.v" line 37: Instantiating black box module &lt;Instruction_Memory&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:905 - "Dependancy_Check_Block.v" line 61: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
&lt;Qbar&gt;, &lt;Qbar1&gt;, &lt;Qbar2&gt;</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2211 - "ipcore_dir/Data_Memory.v" line 36: Instantiating black box module &lt;Data_Memory&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;ins&lt;14:8&gt;&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;f&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:737 - Found 8-bit latch for signal &lt;addr&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:737 - Found 8-bit latch for signal &lt;jmp_loc&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;Register4&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;RegB&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;RegA&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;Q2&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;Q1&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;Q&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;Load1&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;Ins&lt;19:10&gt;&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;X&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;Se_Lastbit&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;Cin&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;Ins&lt;14:0&gt;&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;qbar9&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;qbar8&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;qbar7&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;qbar6&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;qbar5&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;qbar3&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;q4&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;q2&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:646 - Signal &lt;q1&gt; is assigned but never used. This unconnected signal will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;D9/qbar&gt; of sequential type is unconnected in block &lt;Clock_Control_Block&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;D8/qbar&gt; of sequential type is unconnected in block &lt;Clock_Control_Block&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;D7/qbar&gt; of sequential type is unconnected in block &lt;Clock_Control_Block&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;D6/qbar&gt; of sequential type is unconnected in block &lt;Clock_Control_Block&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;D5/qbar&gt; of sequential type is unconnected in block &lt;Clock_Control_Block&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;D4/q&gt; of sequential type is unconnected in block &lt;Clock_Control_Block&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;D3/qbar&gt; of sequential type is unconnected in block &lt;Clock_Control_Block&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;D2/q&gt; of sequential type is unconnected in block &lt;Clock_Control_Block&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;D1/q&gt; of sequential type is unconnected in block &lt;Clock_Control_Block&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;E1/Flag_3&gt; of sequential type is unconnected in block &lt;MIPS&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;E1/Flag_2&gt; of sequential type is unconnected in block &lt;MIPS&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net Clk1 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net Clk4 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net J1/jmp_loc_cmp_eq0000 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net C1/AND1 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net Clk2 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB3&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB4&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB5&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB6&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB7&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB10&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB11&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB12&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB13&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB14&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB15&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB19&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB20&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB21&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB22&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB23&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB26&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB27&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB28&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB29&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB30&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB31&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA1&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA2&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA3&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA4&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA5&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA6&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA7&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA9&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA10&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA11&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA12&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA13&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA14&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA15&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA17&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA18&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA19&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA20&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA21&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA22&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA23&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA25&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA26&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA27&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA28&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA29&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA30&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA31&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB1&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB2&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB3&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB4&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB5&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB6&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB7&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB9&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB10&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB11&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB12&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB13&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB14&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB15&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB17&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB18&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB19&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB20&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB21&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB22&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB23&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB25&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB26&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB27&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB28&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB29&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB30&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB31&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>par</td><td>WARNING&nbsp;</td><td>Route:455 - CLK Net:Clk1 may have excessive skew because 
   4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.</td><td>New</td></tr>
<tr><td>par</td><td>WARNING&nbsp;</td><td>Route:455 - CLK Net:Clk4 may have excessive skew because 
   3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.</td><td>New</td></tr>
<tr><td>par</td><td>WARNING&nbsp;</td><td>Route:455 - CLK Net:J1/jmp_loc_cmp_eq0000 may have excessive skew because 
   3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.</td><td>New</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net Clk1 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net Clk4 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net J1/jmp_loc_cmp_eq0000 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net C1/AND1 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:372 - Gated clock. Clock net Clk2 is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB3&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB4&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB5&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB6&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB7&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB10&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB11&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB12&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB13&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB14&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB15&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB19&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB20&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB21&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB22&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB23&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB26&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB27&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB28&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB29&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB30&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB31&gt; on block:&lt;P1/y/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA1&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA2&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA3&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA4&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA5&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA6&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA7&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA9&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA10&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA11&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA12&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA13&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA14&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA15&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA17&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA18&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA19&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA20&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA21&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA22&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA23&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA25&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA26&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA27&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA28&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA29&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA30&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOA31&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A&gt;:&lt;RAMB16_RAMB16A&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB1&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB2&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB3&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB4&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB5&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB6&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB7&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB9&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB10&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB11&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB12&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB13&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB14&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB15&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB17&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB18&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB19&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB20&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB21&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB22&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB23&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB25&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB26&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB27&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB28&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB29&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB30&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>bitgen</td><td>WARNING&nbsp;</td><td>PhysDesignRules:812 - Dangling pin &lt;DOB31&gt; on block:&lt;D1/DM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B&gt;:&lt;RAMB16_RAMB16B&gt;.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Register1_0&gt; in Unit &lt;DCB1&gt; is equivalent to the following FF/Latch, which will be removed : &lt;RW_dec_0&gt;</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Register1_1&gt; in Unit &lt;DCB1&gt; is equivalent to the following FF/Latch, which will be removed : &lt;RW_dec_1&gt;</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Register1_2&gt; in Unit &lt;DCB1&gt; is equivalent to the following FF/Latch, which will be removed : &lt;RW_dec_2&gt;</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Register1_3&gt; in Unit &lt;DCB1&gt; is equivalent to the following FF/Latch, which will be removed : &lt;RW_dec_3&gt;</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Register1_4&gt; in Unit &lt;DCB1&gt; is equivalent to the following FF/Latch, which will be removed : &lt;RW_dec_4&gt;</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3231 - The small RAM &lt;Mram_Register_Bank_ren&gt; will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:3231 - The small RAM &lt;Mram_Register_Bank&gt; will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.</td><td>&nbsp;</td></tr>
<tr><td>xst</td><td>INFO&nbsp;</td><td>Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>LIT:243 - Logical network R1/Mram_Register_Bank_ren16/SPO has no load.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>LIT:395 - The above info message is repeated 31 more times for the following (max. 5 shown):
R1/Mram_Register_Bank_ren15/SPO,
R1/Mram_Register_Bank_ren14/SPO,
R1/Mram_Register_Bank_ren13/SPO,
R1/Mram_Register_Bank_ren12/SPO,
R1/Mram_Register_Bank_ren10/SPO
To see the details of these info messages, please use the -detail switch.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>MapLib:562 - No environment variables are currently set.</td><td>&nbsp;</td></tr>
<tr><td>map</td><td>INFO&nbsp;</td><td>LIT:244 - All of the single ended outputs in this design are using slew rate limited output drivers. The delay on speed critical single ended outputs can be dramatically reduced by designating them as fast outputs.</td><td>&nbsp;</td></tr>
<tr><td>par</td><td>INFO&nbsp;</td><td>Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all internal clocks in this design. Because there are not defined timing requirements, a timing score will not be reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock. Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".</td><td>&nbsp;</td></tr>
<tr><td>par</td><td>INFO&nbsp;</td><td>Timing:2761 - N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control. Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.</td><td>&nbsp;</td></tr>
<tr><td>trce</td><td>INFO&nbsp;</td><td>Timing:2698 - No timing constraints found, doing default enumeration.</td><td>&nbsp;</td></tr>
<tr><td>trce</td><td>INFO&nbsp;</td><td>Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</td><td>&nbsp;</td></tr>
<tr><td>trce</td><td>INFO&nbsp;</td><td>Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</td><td>&nbsp;</td></tr>
<tr><td>trce</td><td>INFO&nbsp;</td><td>Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</td><td>&nbsp;</td></tr>
<tr><td>trce</td><td>INFO&nbsp;</td><td>Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</td><td>&nbsp;</td></tr>
<tr><td>trce</td><td>INFO&nbsp;</td><td>Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</td><td>&nbsp;</td></tr></table>