

================================================================
== Vitis HLS Report for 'gen4'
================================================================
* Date:           Fri Jul 14 17:20:38 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_gen4
* Solution:       solution (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku15p-ffva1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.772 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  27.500 ns|  27.500 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_gen_puppi_fu_785  |gen_puppi  |        4|        4|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_gen_puppi_fu_792  |gen_puppi  |        4|        4|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_gen_puppi_fu_799  |gen_puppi  |        4|        4|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_gen_puppi_fu_806  |gen_puppi  |        4|        4|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.60>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%set_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %set" [gen4.cc:93]   --->   Operation 13 'read' 'set_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%valid_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %valid" [gen4.cc:93]   --->   Operation 14 'read' 'valid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.28ns)   --->   "%and_ln128 = and i1 %valid_read, i1 %set_read" [gen4.cc:128]   --->   Operation 15 'and' 'and_ln128' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_s = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_0"   --->   Operation 16 'read' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i64 %p_Val2_s" [gen4.cc:128]   --->   Operation 17 'trunc' 'trunc_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%irow_V_load = load i8 %irow_V"   --->   Operation 18 'load' 'irow_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%running_load = load i1 %running" [gen4.cc:135]   --->   Operation 19 'load' 'running_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %and_ln128, void, void" [gen4.cc:128]   --->   Operation 20 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%br_ln135 = br i1 %running_load, void %mergeST60, void" [gen4.cc:135]   --->   Operation 21 'br' 'br_ln135' <Predicate = (!and_ln128)> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%icmp_ln1064 = icmp_eq  i8 %irow_V_load, i8 0"   --->   Operation 22 'icmp' 'icmp_ln1064' <Predicate = (!and_ln128 & running_load)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_idxs_1_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_1" [gen4.cc:140]   --->   Operation 23 'read' 'p_idxs_1_read' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i64 %p_idxs_1_read" [gen4.cc:140]   --->   Operation 24 'trunc' 'trunc_ln140' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_idxs_2_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_2" [gen4.cc:140]   --->   Operation 25 'read' 'p_idxs_2_read' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i64 %p_idxs_2_read" [gen4.cc:140]   --->   Operation 26 'trunc' 'trunc_ln140_1' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_idxs_3_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_idxs_3" [gen4.cc:140]   --->   Operation 27 'read' 'p_idxs_3_read' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i64 %p_idxs_3_read" [gen4.cc:136]   --->   Operation 28 'trunc' 'trunc_ln136' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%wptr_load = load i10 %wptr"   --->   Operation 29 'load' 'wptr_load' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln1064, void, void" [gen4.cc:136]   --->   Operation 30 'br' 'br_ln136' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%icmp_ln1064_1 = icmp_eq  i8 %irow_V_load, i8 53"   --->   Operation 31 'icmp' 'icmp_ln1064_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln1064_1, void, void" [gen4.cc:162]   --->   Operation 32 'br' 'br_ln162' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.76ns)   --->   "%add_ln885 = add i8 %irow_V_load, i8 1"   --->   Operation 33 'add' 'add_ln885' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.47ns)   --->   "%store_ln885 = store i8 %add_ln885, i8 %irow_V"   --->   Operation 34 'store' 'store_ln885' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.47>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.47ns)   --->   "%store_ln163 = store i8 0, i8 %irow_V" [gen4.cc:163]   --->   Operation 36 'store' 'store_ln163' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.47>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rptr_load = load i10 %rptr"   --->   Operation 37 'load' 'rptr_load' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.91ns)   --->   "%icmp_ln1068 = icmp_eq  i10 %rptr_load, i10 %wptr_load"   --->   Operation 38 'icmp' 'icmp_ln1068' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln1068, void, void" [gen4.cc:166]   --->   Operation 39 'br' 'br_ln166' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln885_1 = add i10 %rptr_load, i10 1"   --->   Operation 40 'add' 'add_ln885_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln885 = store i10 %add_ln885_1, i10 %rptr"   --->   Operation 41 'store' 'store_ln885' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i64 %p_Val2_s"   --->   Operation 42 'trunc' 'trunc_ln674_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i11 %trunc_ln674_1"   --->   Operation 43 'zext' 'zext_ln587_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%NLUT_V_addr_1 = getelementptr i11 %NLUT_V, i64 0, i64 %zext_ln587_1"   --->   Operation 44 'getelementptr' 'NLUT_V_addr_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%NLUT_V_load_1 = load i11 %NLUT_V_addr_1"   --->   Operation 45 'load' 'NLUT_V_load_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2047> <ROM>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln171 = store i1 0, i1 %running" [gen4.cc:171]   --->   Operation 46 'store' 'store_ln171' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & icmp_ln1068)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & icmp_ln1068)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln172 = br void" [gen4.cc:172]   --->   Operation 48 'br' 'br_ln172' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.47ns)   --->   "%store_ln147 = store i8 1, i8 %irow_V" [gen4.cc:147]   --->   Operation 49 'store' 'store_ln147' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.47>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %valid_read, void %._crit_edge4, void" [gen4.cc:175]   --->   Operation 50 'br' 'br_ln175' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln885_2 = add i10 %wptr_load, i10 1"   --->   Operation 51 'add' 'add_ln885_2' <Predicate = (!and_ln128 & running_load & valid_read)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln885 = store i10 %add_ln885_2, i10 %wptr"   --->   Operation 52 'store' 'store_ln885' <Predicate = (!and_ln128 & running_load & valid_read)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln177 = br void %._crit_edge4" [gen4.cc:177]   --->   Operation 53 'br' 'br_ln177' <Predicate = (!and_ln128 & running_load & valid_read)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.47ns)   --->   "%store_ln130 = store i8 0, i8 %irow_V" [gen4.cc:130]   --->   Operation 54 'store' 'store_ln130' <Predicate = (and_ln128)> <Delay = 0.47>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln131 = store i1 1, i1 %running" [gen4.cc:131]   --->   Operation 55 'store' 'store_ln131' <Predicate = (and_ln128)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %p_Val2_s"   --->   Operation 56 'trunc' 'trunc_ln674' <Predicate = (and_ln128)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i11 %trunc_ln674"   --->   Operation 57 'zext' 'zext_ln587' <Predicate = (and_ln128)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%NLUT_V_addr = getelementptr i11 %NLUT_V, i64 0, i64 %zext_ln587"   --->   Operation 58 'getelementptr' 'NLUT_V_addr' <Predicate = (and_ln128)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%NLUT_V_load = load i11 %NLUT_V_addr"   --->   Operation 59 'load' 'NLUT_V_load' <Predicate = (and_ln128)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2047> <ROM>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln135 = br void %mergeST60" [gen4.cc:135]   --->   Operation 60 'br' 'br_ln135' <Predicate = (and_ln128)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%NLUT_V_load_1 = load i11 %NLUT_V_addr_1"   --->   Operation 61 'load' 'NLUT_V_load_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2047> <ROM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i11 %NLUT_V_load_1"   --->   Operation 62 'zext' 'zext_ln1171_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_2 : Operation 63 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i18 %zext_ln1171_1, i18 114"   --->   Operation 63 'mul' 'r_V_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%NLUT_V_load = load i11 %NLUT_V_addr"   --->   Operation 64 'load' 'NLUT_V_load' <Predicate = (and_ln128)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 2047> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i11 %NLUT_V_load"   --->   Operation 65 'zext' 'zext_ln1171' <Predicate = (and_ln128)> <Delay = 0.00>
ST_2 : Operation 66 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i18 %zext_ln1171, i18 114"   --->   Operation 66 'mul' 'r_V' <Predicate = (and_ln128)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 67 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i18 %zext_ln1171_1, i18 114"   --->   Operation 67 'mul' 'r_V_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i18 %zext_ln1171, i18 114"   --->   Operation 68 'mul' 'r_V' <Predicate = (and_ln128)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 69 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i18 %zext_ln1171_1, i18 114"   --->   Operation 69 'mul' 'r_V_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i18 %zext_ln1171, i18 114"   --->   Operation 70 'mul' 'r_V' <Predicate = (and_ln128)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.77>
ST_5 : Operation 71 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1 = mul i18 %zext_ln1171_1, i18 114"   --->   Operation 71 'mul' 'r_V_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%N_2 = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %r_V_1, i32 11, i32 17"   --->   Operation 72 'partselect' 'N_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %r_V_1, i32 10"   --->   Operation 73 'bitselect' 'tmp_6' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_6"   --->   Operation 74 'zext' 'zext_ln415_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.77ns)   --->   "%N_5 = add i7 %zext_ln415_1, i7 %N_2"   --->   Operation 75 'add' 'N_5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i18 %zext_ln1171, i18 114"   --->   Operation 76 'mul' 'r_V' <Predicate = (and_ln128)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%N = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %r_V, i32 11, i32 17"   --->   Operation 77 'partselect' 'N' <Predicate = (and_ln128)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %r_V, i32 10"   --->   Operation 78 'bitselect' 'tmp' <Predicate = (and_ln128)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp"   --->   Operation 79 'zext' 'zext_ln415' <Predicate = (and_ln128)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.77ns)   --->   "%N_4 = add i7 %zext_ln415, i7 %N"   --->   Operation 80 'add' 'N_4' <Predicate = (and_ln128)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.66>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 82 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %set"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %set, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_0"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_1"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_2"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_idxs_3"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_idxs_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_0"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_1"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_2"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_3"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_0"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_1"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_2"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %orbit_out_3"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %orbit_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_0"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_1"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_2"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_out_3"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_0"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_1"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_2"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %end_out_3"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_0"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_1"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_2"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %valid_out_3"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %valid_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %CLOCK_RATIO_MINUS_ONE"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %CLOCK_RATIO_MINUS_ONE, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%npuppi_V_load = load i7 %npuppi_V" [gen4.cc:128]   --->   Operation 137 'load' 'npuppi_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1064 = zext i7 %npuppi_V_load"   --->   Operation 138 'zext' 'zext_ln1064' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%lhs = load i8 %nremaining_V" [gen4.cc:136]   --->   Operation 139 'load' 'lhs' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%nremaining_V_load_cast = zext i8 %lhs" [gen4.cc:136]   --->   Operation 140 'zext' 'nremaining_V_load_cast' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.76ns)   --->   "%ret = add i9 %nremaining_V_load_cast, i9 508" [gen4.cc:136]   --->   Operation 141 'add' 'ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.84ns)   --->   "%icmp_ln1072 = icmp_ne  i8 %lhs, i8 0"   --->   Operation 142 'icmp' 'icmp_ln1072' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.42ns)   --->   "%br_ln155 = br i1 %icmp_ln1072, void, void" [gen4.cc:155]   --->   Operation 143 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 144 [1/1] (0.88ns)   --->   "%icmp_ln1076 = icmp_slt  i9 %ret, i9 1"   --->   Operation 144 'icmp' 'icmp_ln1076' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lhs, i32 1, i32 7"   --->   Operation 145 'partselect' 'tmp_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.81ns)   --->   "%icmp_ln1072_1 = icmp_ne  i7 %tmp_2, i7 0"   --->   Operation 146 'icmp' 'icmp_ln1072_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.42ns)   --->   "%br_ln155 = br i1 %icmp_ln1072_1, void, void" [gen4.cc:155]   --->   Operation 147 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %ret, i32 1, i32 8"   --->   Operation 148 'partselect' 'tmp_3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.84ns)   --->   "%icmp_ln1076_1 = icmp_slt  i8 %tmp_3, i8 1"   --->   Operation 149 'icmp' 'icmp_ln1076_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.84ns)   --->   "%icmp_ln1072_2 = icmp_ugt  i8 %lhs, i8 2"   --->   Operation 150 'icmp' 'icmp_ln1072_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.42ns)   --->   "%br_ln155 = br i1 %icmp_ln1072_2, void, void" [gen4.cc:155]   --->   Operation 151 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 152 [1/1] (0.88ns)   --->   "%icmp_ln1076_2 = icmp_slt  i9 %ret, i9 3"   --->   Operation 152 'icmp' 'icmp_ln1076_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %lhs, i32 2, i32 7"   --->   Operation 153 'partselect' 'tmp_4' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.78ns)   --->   "%icmp_ln1072_3 = icmp_ne  i6 %tmp_4, i6 0"   --->   Operation 154 'icmp' 'icmp_ln1072_3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln155 = br i1 %icmp_ln1072_3, void, void" [gen4.cc:155]   --->   Operation 155 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %ret, i32 2, i32 8"   --->   Operation 156 'partselect' 'tmp_5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.81ns)   --->   "%icmp_ln1076_3 = icmp_slt  i7 %tmp_5, i7 1"   --->   Operation 157 'icmp' 'icmp_ln1076_3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.84ns)   --->   "%icmp_ln1084_6 = icmp_ult  i8 %lhs, i8 5"   --->   Operation 158 'icmp' 'icmp_ln1084_6' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln229_1 = add i8 %lhs, i8 252"   --->   Operation 159 'add' 'add_ln229_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.38ns)   --->   "%select_ln161 = select i1 %icmp_ln1084_6, i8 0, i8 %add_ln229_1" [gen4.cc:161]   --->   Operation 160 'select' 'select_ln161' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln161 = store i8 %select_ln161, i8 %nremaining_V" [gen4.cc:161]   --->   Operation 161 'store' 'store_ln161' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln169 = store i7 %N_5, i7 %npuppi_V" [gen4.cc:169]   --->   Operation 162 'store' 'store_ln169' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.42>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln170 = br void" [gen4.cc:170]   --->   Operation 163 'br' 'br_ln170' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1 & !icmp_ln1068)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.81ns)   --->   "%icmp_ln1084 = icmp_ult  i7 %npuppi_V_load, i7 5"   --->   Operation 164 'icmp' 'icmp_ln1084' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.81ns)   --->   "%icmp_ln1084_3 = icmp_ult  i7 %npuppi_V_load, i7 6"   --->   Operation 165 'icmp' 'icmp_ln1084_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.81ns)   --->   "%icmp_ln1084_4 = icmp_ult  i7 %npuppi_V_load, i7 7"   --->   Operation 166 'icmp' 'icmp_ln1084_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %npuppi_V_load, i32 3, i32 6"   --->   Operation 167 'partselect' 'tmp_1' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.72ns)   --->   "%icmp_ln1084_5 = icmp_eq  i4 %tmp_1, i4 0"   --->   Operation 168 'icmp' 'icmp_ln1084_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.77ns)   --->   "%add_ln229 = add i8 %zext_ln1064, i8 252"   --->   Operation 169 'add' 'add_ln229' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.38ns)   --->   "%select_ln148 = select i1 %icmp_ln1084, i8 0, i8 %add_ln229" [gen4.cc:148]   --->   Operation 170 'select' 'select_ln148' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln148 = store i8 %select_ln148, i8 %nremaining_V" [gen4.cc:148]   --->   Operation 171 'store' 'store_ln148' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.42>
ST_6 : Operation 172 [1/1] (0.42ns)   --->   "%store_ln134 = store i7 %N_4, i7 %npuppi_V" [gen4.cc:134]   --->   Operation 172 'store' 'store_ln134' <Predicate = (and_ln128)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 173 [5/5] (1.23ns)   --->   "%call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 173 'call' 'call_ret7' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [5/5] (1.23ns)   --->   "%call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 174 'call' 'call_ret5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [5/5] (1.23ns)   --->   "%call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 175 'call' 'call_ret3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 176 [5/5] (1.23ns)   --->   "%call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 176 'call' 'call_ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [5/5] (1.23ns)   --->   "%ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 177 'call' 'ref_tmp22_assign_6' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 178 [5/5] (1.23ns)   --->   "%ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 178 'call' 'ref_tmp22_assign_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 179 [5/5] (1.23ns)   --->   "%ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 179 'call' 'ref_tmp22_assign_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 180 [5/5] (1.23ns)   --->   "%ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 180 'call' 'ref_tmp22_assign_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 181 [4/5] (1.23ns)   --->   "%call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 181 'call' 'call_ret7' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [4/5] (1.23ns)   --->   "%call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 182 'call' 'call_ret5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [4/5] (1.23ns)   --->   "%call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 183 'call' 'call_ret3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [4/5] (1.23ns)   --->   "%call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 184 'call' 'call_ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [4/5] (1.23ns)   --->   "%ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 185 'call' 'ref_tmp22_assign_6' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [4/5] (1.23ns)   --->   "%ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 186 'call' 'ref_tmp22_assign_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [4/5] (1.23ns)   --->   "%ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 187 'call' 'ref_tmp22_assign_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 188 [4/5] (1.23ns)   --->   "%ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 188 'call' 'ref_tmp22_assign_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 189 [3/5] (1.23ns)   --->   "%call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 189 'call' 'call_ret7' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 190 [3/5] (1.23ns)   --->   "%call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 190 'call' 'call_ret5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 191 [3/5] (1.23ns)   --->   "%call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 191 'call' 'call_ret3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 192 [3/5] (1.23ns)   --->   "%call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 192 'call' 'call_ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 193 [3/5] (1.23ns)   --->   "%ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 193 'call' 'ref_tmp22_assign_6' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 194 [3/5] (1.23ns)   --->   "%ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 194 'call' 'ref_tmp22_assign_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 195 [3/5] (1.23ns)   --->   "%ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 195 'call' 'ref_tmp22_assign_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 196 [3/5] (1.23ns)   --->   "%ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 196 'call' 'ref_tmp22_assign_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 197 [2/5] (1.23ns)   --->   "%call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 197 'call' 'call_ret7' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 198 [2/5] (1.23ns)   --->   "%call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 198 'call' 'call_ret5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 199 [2/5] (1.23ns)   --->   "%call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 199 'call' 'call_ret3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 200 [2/5] (1.23ns)   --->   "%call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 200 'call' 'call_ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 201 [1/1] (0.42ns)   --->   "%store_ln164 = store i1 0, i1 %orbit" [gen4.cc:164]   --->   Operation 201 'store' 'store_ln164' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.42>
ST_10 : Operation 202 [2/5] (1.23ns)   --->   "%ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 202 'call' 'ref_tmp22_assign_6' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 203 [2/5] (1.23ns)   --->   "%ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 203 'call' 'ref_tmp22_assign_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 204 [2/5] (1.23ns)   --->   "%ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 204 'call' 'ref_tmp22_assign_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 205 [2/5] (1.23ns)   --->   "%ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 205 'call' 'ref_tmp22_assign_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 206 [1/1] (0.42ns)   --->   "%store_ln132 = store i1 1, i1 %orbit" [gen4.cc:132]   --->   Operation 206 'store' 'store_ln132' <Predicate = (and_ln128)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.33>
ST_11 : Operation 207 [1/5] (1.33ns)   --->   "%call_ret7 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 207 'call' 'call_ret7' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 208 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [gen4.cc:155]   --->   Operation 208 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072)> <Delay = 0.42>
ST_11 : Operation 209 [1/5] (1.33ns)   --->   "%call_ret5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 209 'call' 'call_ret5' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 210 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [gen4.cc:155]   --->   Operation 210 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_1)> <Delay = 0.42>
ST_11 : Operation 211 [1/5] (1.33ns)   --->   "%call_ret3 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 211 'call' 'call_ret3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 212 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [gen4.cc:155]   --->   Operation 212 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_2)> <Delay = 0.42>
ST_11 : Operation 213 [1/5] (1.33ns)   --->   "%call_ret = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:155]   --->   Operation 213 'call' 'call_ret' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 214 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [gen4.cc:155]   --->   Operation 214 'br' 'br_ln155' <Predicate = (!and_ln128 & running_load & !icmp_ln1064 & icmp_ln1072_3)> <Delay = 0.42>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%orbit_load = load i1 %orbit"   --->   Operation 215 'load' 'orbit_load' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.00>
ST_11 : Operation 216 [1/5] (1.33ns)   --->   "%ref_tmp22_assign_6 = call i64 @gen_puppi, i34 %trunc_ln128, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 216 'call' 'ref_tmp22_assign_6' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 217 [1/5] (1.33ns)   --->   "%ref_tmp22_assign_5 = call i64 @gen_puppi, i34 %trunc_ln140, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 217 'call' 'ref_tmp22_assign_5' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 218 [1/5] (1.33ns)   --->   "%ref_tmp22_assign_4 = call i64 @gen_puppi, i34 %trunc_ln140_1, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 218 'call' 'ref_tmp22_assign_4' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 219 [1/5] (1.33ns)   --->   "%ref_tmp22_assign_3 = call i64 @gen_puppi, i34 %trunc_ln136, i8 %ptLUT_V" [gen4.cc:140]   --->   Operation 219 'call' 'ref_tmp22_assign_3' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 220 [1/1] (0.42ns)   --->   "%br_ln149 = br void" [gen4.cc:149]   --->   Operation 220 'br' 'br_ln149' <Predicate = (!and_ln128 & running_load & icmp_ln1064)> <Delay = 0.42>

State 12 <SV = 11> <Delay = 1.13>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%ref_tmp46_0 = phi i64 %call_ret7, void, i64 0, void" [gen4.cc:155]   --->   Operation 221 'phi' 'ref_tmp46_0' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.28ns)   --->   "%and_ln159 = and i1 %icmp_ln1072, i1 %icmp_ln1076" [gen4.cc:159]   --->   Operation 222 'and' 'and_ln159' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%ref_tmp46_1 = phi i64 %call_ret5, void, i64 0, void" [gen4.cc:155]   --->   Operation 223 'phi' 'ref_tmp46_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.28ns)   --->   "%and_ln159_1 = and i1 %icmp_ln1072_1, i1 %icmp_ln1076_1" [gen4.cc:159]   --->   Operation 224 'and' 'and_ln159_1' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%ref_tmp46_2 = phi i64 %call_ret3, void, i64 0, void" [gen4.cc:155]   --->   Operation 225 'phi' 'ref_tmp46_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.28ns)   --->   "%and_ln159_2 = and i1 %icmp_ln1072_2, i1 %icmp_ln1076_2" [gen4.cc:159]   --->   Operation 226 'and' 'and_ln159_2' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%ref_tmp46_3 = phi i64 %call_ret, void, i64 0, void" [gen4.cc:155]   --->   Operation 227 'phi' 'ref_tmp46_3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.28ns)   --->   "%and_ln159_3 = and i1 %icmp_ln1072_3, i1 %icmp_ln1076_3" [gen4.cc:159]   --->   Operation 228 'and' 'and_ln159_3' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 229 'br' 'br_ln0' <Predicate = (!and_ln128 & running_load & !icmp_ln1064)> <Delay = 0.42>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%valid_out_0_new_0 = phi i1 1, void, i1 %icmp_ln1072, void"   --->   Operation 230 'phi' 'valid_out_0_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%orbit_out_0_new_0 = phi i1 %orbit_load, void, i1 0, void"   --->   Operation 231 'phi' 'orbit_out_0_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%start_out_0_new_0 = phi i1 1, void, i1 0, void"   --->   Operation 232 'phi' 'start_out_0_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%end_out_0_new_0 = phi i1 %icmp_ln1084, void, i1 %and_ln159, void"   --->   Operation 233 'phi' 'end_out_0_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%data_out_1_new_0 = phi i64 %ref_tmp22_assign_5, void, i64 %ref_tmp46_1, void" [gen4.cc:140]   --->   Operation 234 'phi' 'data_out_1_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%valid_out_1_new_0 = phi i1 1, void, i1 %icmp_ln1072_1, void"   --->   Operation 235 'phi' 'valid_out_1_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%end_out_1_new_0 = phi i1 %icmp_ln1084_3, void, i1 %and_ln159_1, void"   --->   Operation 236 'phi' 'end_out_1_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%data_out_2_new_0 = phi i64 %ref_tmp22_assign_4, void, i64 %ref_tmp46_2, void" [gen4.cc:140]   --->   Operation 237 'phi' 'data_out_2_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%valid_out_2_new_0 = phi i1 1, void, i1 %icmp_ln1072_2, void"   --->   Operation 238 'phi' 'valid_out_2_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%end_out_2_new_0 = phi i1 %icmp_ln1084_4, void, i1 %and_ln159_2, void"   --->   Operation 239 'phi' 'end_out_2_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%data_out_3_new_0 = phi i64 %ref_tmp22_assign_3, void, i64 %ref_tmp46_3, void" [gen4.cc:140]   --->   Operation 240 'phi' 'data_out_3_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%valid_out_3_new_0 = phi i1 1, void, i1 %icmp_ln1072_3, void"   --->   Operation 241 'phi' 'valid_out_3_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%end_out_3_new_0 = phi i1 %icmp_ln1084_5, void, i1 %and_ln159_3, void"   --->   Operation 242 'phi' 'end_out_3_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%data_out_0_new_0 = phi i64 %ref_tmp22_assign_6, void, i64 %ref_tmp46_0, void" [gen4.cc:140]   --->   Operation 243 'phi' 'data_out_0_new_0' <Predicate = (!and_ln128 & running_load)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.42ns)   --->   "%br_ln178 = br void %mergeST60" [gen4.cc:178]   --->   Operation 244 'br' 'br_ln178' <Predicate = (!and_ln128 & running_load)> <Delay = 0.42>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%valid_out_0_new_2 = phi i1 0, void, i1 %valid_out_0_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 245 'phi' 'valid_out_0_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%orbit_out_0_new_2 = phi i1 0, void, i1 %orbit_out_0_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 246 'phi' 'orbit_out_0_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%start_out_0_new_2 = phi i1 0, void, i1 %start_out_0_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 247 'phi' 'start_out_0_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%end_out_0_new_2 = phi i1 0, void, i1 %end_out_0_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 248 'phi' 'end_out_0_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%data_out_1_new_2 = phi i64 0, void, i64 %data_out_1_new_0, void %._crit_edge4, i64 0, void" [gen4.cc:140]   --->   Operation 249 'phi' 'data_out_1_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%valid_out_1_new_2 = phi i1 0, void, i1 %valid_out_1_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 250 'phi' 'valid_out_1_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%end_out_1_new_2 = phi i1 0, void, i1 %end_out_1_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 251 'phi' 'end_out_1_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%data_out_2_new_2 = phi i64 0, void, i64 %data_out_2_new_0, void %._crit_edge4, i64 0, void" [gen4.cc:140]   --->   Operation 252 'phi' 'data_out_2_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%valid_out_2_new_2 = phi i1 0, void, i1 %valid_out_2_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 253 'phi' 'valid_out_2_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%end_out_2_new_2 = phi i1 0, void, i1 %end_out_2_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 254 'phi' 'end_out_2_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%data_out_3_new_2 = phi i64 0, void, i64 %data_out_3_new_0, void %._crit_edge4, i64 0, void" [gen4.cc:140]   --->   Operation 255 'phi' 'data_out_3_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%valid_out_3_new_2 = phi i1 0, void, i1 %valid_out_3_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 256 'phi' 'valid_out_3_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%end_out_3_new_2 = phi i1 0, void, i1 %end_out_3_new_0, void %._crit_edge4, i1 0, void"   --->   Operation 257 'phi' 'end_out_3_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%data_out_0_new_2 = phi i64 0, void, i64 %data_out_0_new_0, void %._crit_edge4, i64 0, void" [gen4.cc:140]   --->   Operation 258 'phi' 'data_out_0_new_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_3, i1 %end_out_3_new_2" [gen4.cc:125]   --->   Operation 259 'write' 'write_ln125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_3, i1 %start_out_0_new_2" [gen4.cc:124]   --->   Operation 260 'write' 'write_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_3, i1 %orbit_out_0_new_2" [gen4.cc:123]   --->   Operation 261 'write' 'write_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_3, i1 %valid_out_3_new_2" [gen4.cc:122]   --->   Operation 262 'write' 'write_ln122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_3, i64 %data_out_3_new_2" [gen4.cc:121]   --->   Operation 263 'write' 'write_ln121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_2, i1 %end_out_2_new_2" [gen4.cc:125]   --->   Operation 264 'write' 'write_ln125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_2, i1 %start_out_0_new_2" [gen4.cc:124]   --->   Operation 265 'write' 'write_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_2, i1 %orbit_out_0_new_2" [gen4.cc:123]   --->   Operation 266 'write' 'write_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_2, i1 %valid_out_2_new_2" [gen4.cc:122]   --->   Operation 267 'write' 'write_ln122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_2, i64 %data_out_2_new_2" [gen4.cc:121]   --->   Operation 268 'write' 'write_ln121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_1, i1 %end_out_1_new_2" [gen4.cc:125]   --->   Operation 269 'write' 'write_ln125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_1, i1 %start_out_0_new_2" [gen4.cc:124]   --->   Operation 270 'write' 'write_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_1, i1 %orbit_out_0_new_2" [gen4.cc:123]   --->   Operation 271 'write' 'write_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_1, i1 %valid_out_1_new_2" [gen4.cc:122]   --->   Operation 272 'write' 'write_ln122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_1, i64 %data_out_1_new_2" [gen4.cc:121]   --->   Operation 273 'write' 'write_ln121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %end_out_0, i1 %end_out_0_new_2" [gen4.cc:125]   --->   Operation 274 'write' 'write_ln125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %start_out_0, i1 %start_out_0_new_2" [gen4.cc:124]   --->   Operation 275 'write' 'write_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %orbit_out_0, i1 %orbit_out_0_new_2" [gen4.cc:123]   --->   Operation 276 'write' 'write_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %valid_out_0, i1 %valid_out_0_new_2" [gen4.cc:122]   --->   Operation 277 'write' 'write_ln122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %data_out_0, i64 %data_out_0_new_2" [gen4.cc:121]   --->   Operation 278 'write' 'write_ln121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%ret_ln179 = ret" [gen4.cc:179]   --->   Operation 279 'ret' 'ret_ln179' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ set]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_idxs_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_idxs_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_idxs_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_idxs_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ data_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ data_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ data_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ orbit_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ orbit_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ orbit_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ orbit_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ start_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ start_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ start_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ start_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ end_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ end_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ end_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ end_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ valid_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ valid_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ valid_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ valid_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ CLOCK_RATIO_MINUS_ONE]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ npuppi_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ irow_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ running]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ orbit]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ NLUT_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ nremaining_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ wptr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ptLUT_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rptr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
set_read               (read         ) [ 0000000000000]
valid_read             (read         ) [ 0100000000000]
and_ln128              (and          ) [ 0111111111111]
p_Val2_s               (read         ) [ 0000000000000]
trunc_ln128            (trunc        ) [ 0111111100000]
irow_V_load            (load         ) [ 0000000000000]
running_load           (load         ) [ 0111111111111]
br_ln128               (br           ) [ 0000000000000]
br_ln135               (br           ) [ 0111111111111]
icmp_ln1064            (icmp         ) [ 0111111111111]
p_idxs_1_read          (read         ) [ 0000000000000]
trunc_ln140            (trunc        ) [ 0111111100000]
p_idxs_2_read          (read         ) [ 0000000000000]
trunc_ln140_1          (trunc        ) [ 0111111100000]
p_idxs_3_read          (read         ) [ 0000000000000]
trunc_ln136            (trunc        ) [ 0111111100000]
wptr_load              (load         ) [ 0000000000000]
br_ln136               (br           ) [ 0000000000000]
icmp_ln1064_1          (icmp         ) [ 0111111111100]
br_ln162               (br           ) [ 0000000000000]
add_ln885              (add          ) [ 0000000000000]
store_ln885            (store        ) [ 0000000000000]
br_ln0                 (br           ) [ 0000000000000]
store_ln163            (store        ) [ 0000000000000]
rptr_load              (load         ) [ 0000000000000]
icmp_ln1068            (icmp         ) [ 0111111000000]
br_ln166               (br           ) [ 0000000000000]
add_ln885_1            (add          ) [ 0000000000000]
store_ln885            (store        ) [ 0000000000000]
trunc_ln674_1          (trunc        ) [ 0000000000000]
zext_ln587_1           (zext         ) [ 0000000000000]
NLUT_V_addr_1          (getelementptr) [ 0110000000000]
store_ln171            (store        ) [ 0000000000000]
br_ln0                 (br           ) [ 0000000000000]
br_ln172               (br           ) [ 0000000000000]
store_ln147            (store        ) [ 0000000000000]
br_ln175               (br           ) [ 0000000000000]
add_ln885_2            (add          ) [ 0000000000000]
store_ln885            (store        ) [ 0000000000000]
br_ln177               (br           ) [ 0000000000000]
store_ln130            (store        ) [ 0000000000000]
store_ln131            (store        ) [ 0000000000000]
trunc_ln674            (trunc        ) [ 0000000000000]
zext_ln587             (zext         ) [ 0000000000000]
NLUT_V_addr            (getelementptr) [ 0110000000000]
br_ln135               (br           ) [ 0111111111111]
NLUT_V_load_1          (load         ) [ 0000000000000]
zext_ln1171_1          (zext         ) [ 0101110000000]
NLUT_V_load            (load         ) [ 0000000000000]
zext_ln1171            (zext         ) [ 0101110000000]
r_V_1                  (mul          ) [ 0000000000000]
N_2                    (partselect   ) [ 0000000000000]
tmp_6                  (bitselect    ) [ 0000000000000]
zext_ln415_1           (zext         ) [ 0000000000000]
N_5                    (add          ) [ 0100001000000]
r_V                    (mul          ) [ 0000000000000]
N                      (partselect   ) [ 0000000000000]
tmp                    (bitselect    ) [ 0000000000000]
zext_ln415             (zext         ) [ 0000000000000]
N_4                    (add          ) [ 0100001000000]
specpipeline_ln0       (specpipeline ) [ 0000000000000]
spectopmodule_ln0      (spectopmodule) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000]
specinterface_ln0      (specinterface) [ 0000000000000]
npuppi_V_load          (load         ) [ 0000000000000]
zext_ln1064            (zext         ) [ 0000000000000]
lhs                    (load         ) [ 0000000000000]
nremaining_V_load_cast (zext         ) [ 0000000000000]
ret                    (add          ) [ 0000000000000]
icmp_ln1072            (icmp         ) [ 0100000111111]
br_ln155               (br           ) [ 0100001111111]
icmp_ln1076            (icmp         ) [ 0100000111111]
tmp_2                  (partselect   ) [ 0000000000000]
icmp_ln1072_1          (icmp         ) [ 0100000111111]
br_ln155               (br           ) [ 0100001111111]
tmp_3                  (partselect   ) [ 0000000000000]
icmp_ln1076_1          (icmp         ) [ 0100000111111]
icmp_ln1072_2          (icmp         ) [ 0100000111111]
br_ln155               (br           ) [ 0100001111111]
icmp_ln1076_2          (icmp         ) [ 0100000111111]
tmp_4                  (partselect   ) [ 0000000000000]
icmp_ln1072_3          (icmp         ) [ 0100000111111]
br_ln155               (br           ) [ 0100001111111]
tmp_5                  (partselect   ) [ 0000000000000]
icmp_ln1076_3          (icmp         ) [ 0100000111111]
icmp_ln1084_6          (icmp         ) [ 0000000000000]
add_ln229_1            (add          ) [ 0000000000000]
select_ln161           (select       ) [ 0000000000000]
store_ln161            (store        ) [ 0000000000000]
store_ln169            (store        ) [ 0000000000000]
br_ln170               (br           ) [ 0000000000000]
icmp_ln1084            (icmp         ) [ 0100000111111]
icmp_ln1084_3          (icmp         ) [ 0100000111111]
icmp_ln1084_4          (icmp         ) [ 0100000111111]
tmp_1                  (partselect   ) [ 0000000000000]
icmp_ln1084_5          (icmp         ) [ 0100000111111]
add_ln229              (add          ) [ 0000000000000]
select_ln148           (select       ) [ 0000000000000]
store_ln148            (store        ) [ 0000000000000]
store_ln134            (store        ) [ 0000000000000]
store_ln164            (store        ) [ 0000000000000]
store_ln132            (store        ) [ 0000000000000]
call_ret7              (call         ) [ 0100001000011]
br_ln155               (br           ) [ 0100001000011]
call_ret5              (call         ) [ 0100001000011]
br_ln155               (br           ) [ 0100001000011]
call_ret3              (call         ) [ 0100001000011]
br_ln155               (br           ) [ 0100001000011]
call_ret               (call         ) [ 0100001000011]
br_ln155               (br           ) [ 0100001000011]
orbit_load             (load         ) [ 0100000000011]
ref_tmp22_assign_6     (call         ) [ 0100000000011]
ref_tmp22_assign_5     (call         ) [ 0100000000011]
ref_tmp22_assign_4     (call         ) [ 0100000000011]
ref_tmp22_assign_3     (call         ) [ 0100000000011]
br_ln149               (br           ) [ 0100000000011]
ref_tmp46_0            (phi          ) [ 0100000000001]
and_ln159              (and          ) [ 0000000000000]
ref_tmp46_1            (phi          ) [ 0100000000001]
and_ln159_1            (and          ) [ 0000000000000]
ref_tmp46_2            (phi          ) [ 0100000000001]
and_ln159_2            (and          ) [ 0000000000000]
ref_tmp46_3            (phi          ) [ 0100000000001]
and_ln159_3            (and          ) [ 0000000000000]
br_ln0                 (br           ) [ 0000000000000]
valid_out_0_new_0      (phi          ) [ 0100000000001]
orbit_out_0_new_0      (phi          ) [ 0100000000001]
start_out_0_new_0      (phi          ) [ 0100000000001]
end_out_0_new_0        (phi          ) [ 0100000000001]
data_out_1_new_0       (phi          ) [ 0100000000001]
valid_out_1_new_0      (phi          ) [ 0100000000001]
end_out_1_new_0        (phi          ) [ 0100000000001]
data_out_2_new_0       (phi          ) [ 0100000000001]
valid_out_2_new_0      (phi          ) [ 0100000000001]
end_out_2_new_0        (phi          ) [ 0100000000001]
data_out_3_new_0       (phi          ) [ 0100000000001]
valid_out_3_new_0      (phi          ) [ 0100000000001]
end_out_3_new_0        (phi          ) [ 0100000000001]
data_out_0_new_0       (phi          ) [ 0100000000001]
br_ln178               (br           ) [ 0000000000000]
valid_out_0_new_2      (phi          ) [ 0111111111111]
orbit_out_0_new_2      (phi          ) [ 0111111111111]
start_out_0_new_2      (phi          ) [ 0111111111111]
end_out_0_new_2        (phi          ) [ 0111111111111]
data_out_1_new_2       (phi          ) [ 0111111111111]
valid_out_1_new_2      (phi          ) [ 0111111111111]
end_out_1_new_2        (phi          ) [ 0111111111111]
data_out_2_new_2       (phi          ) [ 0111111111111]
valid_out_2_new_2      (phi          ) [ 0111111111111]
end_out_2_new_2        (phi          ) [ 0111111111111]
data_out_3_new_2       (phi          ) [ 0111111111111]
valid_out_3_new_2      (phi          ) [ 0111111111111]
end_out_3_new_2        (phi          ) [ 0111111111111]
data_out_0_new_2       (phi          ) [ 0111111111111]
write_ln125            (write        ) [ 0000000000000]
write_ln124            (write        ) [ 0000000000000]
write_ln123            (write        ) [ 0000000000000]
write_ln122            (write        ) [ 0000000000000]
write_ln121            (write        ) [ 0000000000000]
write_ln125            (write        ) [ 0000000000000]
write_ln124            (write        ) [ 0000000000000]
write_ln123            (write        ) [ 0000000000000]
write_ln122            (write        ) [ 0000000000000]
write_ln121            (write        ) [ 0000000000000]
write_ln125            (write        ) [ 0000000000000]
write_ln124            (write        ) [ 0000000000000]
write_ln123            (write        ) [ 0000000000000]
write_ln122            (write        ) [ 0000000000000]
write_ln121            (write        ) [ 0000000000000]
write_ln125            (write        ) [ 0000000000000]
write_ln124            (write        ) [ 0000000000000]
write_ln123            (write        ) [ 0000000000000]
write_ln122            (write        ) [ 0000000000000]
write_ln121            (write        ) [ 0000000000000]
ret_ln179              (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="valid">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valid"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="set">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_idxs_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_idxs_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_idxs_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_idxs_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_idxs_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_idxs_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_idxs_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_idxs_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_out_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_out_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_out_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_out_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="orbit_out_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orbit_out_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="orbit_out_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orbit_out_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="orbit_out_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orbit_out_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="orbit_out_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orbit_out_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="start_out_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_out_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="start_out_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_out_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="start_out_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_out_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="start_out_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_out_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="end_out_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_out_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="end_out_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_out_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="end_out_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_out_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="end_out_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_out_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="valid_out_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valid_out_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="valid_out_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valid_out_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="valid_out_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valid_out_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="valid_out_3">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valid_out_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="CLOCK_RATIO_MINUS_ONE">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CLOCK_RATIO_MINUS_ONE"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="npuppi_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="npuppi_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="irow_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="irow_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="running">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="running"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="orbit">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orbit"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="NLUT_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NLUT_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="nremaining_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nremaining_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="wptr">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wptr"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="ptLUT_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptLUT_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="rptr">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rptr"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gen_puppi"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="set_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="set_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="valid_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valid_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_Val2_s_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_idxs_1_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_idxs_1_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_idxs_2_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_idxs_2_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_idxs_3_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_idxs_3_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="write_ln125_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/12 "/>
</bind>
</comp>

<comp id="215" class="1004" name="write_ln124_write_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln123_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/12 "/>
</bind>
</comp>

<comp id="229" class="1004" name="write_ln122_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln121_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="64" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln121/12 "/>
</bind>
</comp>

<comp id="243" class="1004" name="write_ln125_write_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="write_ln124_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="257" class="1004" name="write_ln123_write_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="write_ln122_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/12 "/>
</bind>
</comp>

<comp id="271" class="1004" name="write_ln121_write_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="64" slack="0"/>
<pin id="275" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln121/12 "/>
</bind>
</comp>

<comp id="278" class="1004" name="write_ln125_write_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="write_ln124_write_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="292" class="1004" name="write_ln123_write_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/12 "/>
</bind>
</comp>

<comp id="299" class="1004" name="write_ln122_write_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="0" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="write_ln121_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="0" index="2" bw="64" slack="0"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln121/12 "/>
</bind>
</comp>

<comp id="313" class="1004" name="write_ln125_write_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/12 "/>
</bind>
</comp>

<comp id="320" class="1004" name="write_ln124_write_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/12 "/>
</bind>
</comp>

<comp id="327" class="1004" name="write_ln123_write_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="0" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/12 "/>
</bind>
</comp>

<comp id="334" class="1004" name="write_ln122_write_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/12 "/>
</bind>
</comp>

<comp id="341" class="1004" name="write_ln121_write_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="0" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="0" index="2" bw="64" slack="0"/>
<pin id="345" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln121/12 "/>
</bind>
</comp>

<comp id="348" class="1004" name="NLUT_V_addr_1_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="11" slack="0"/>
<pin id="352" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NLUT_V_addr_1/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NLUT_V_load_1/1 NLUT_V_load/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="NLUT_V_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="11" slack="0"/>
<pin id="365" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NLUT_V_addr/1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="ref_tmp46_0_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="6"/>
<pin id="371" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="ref_tmp46_0 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="ref_tmp46_0_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="6"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp46_0/12 "/>
</bind>
</comp>

<comp id="380" class="1005" name="ref_tmp46_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="6"/>
<pin id="382" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="ref_tmp46_1 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="ref_tmp46_1_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="6"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp46_1/12 "/>
</bind>
</comp>

<comp id="391" class="1005" name="ref_tmp46_2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="6"/>
<pin id="393" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="ref_tmp46_2 (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="ref_tmp46_2_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="6"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp46_2/12 "/>
</bind>
</comp>

<comp id="402" class="1005" name="ref_tmp46_3_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="6"/>
<pin id="404" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="ref_tmp46_3 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="ref_tmp46_3_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="1" slack="6"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ref_tmp46_3/12 "/>
</bind>
</comp>

<comp id="413" class="1005" name="valid_out_0_new_0_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valid_out_0_new_0 (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="valid_out_0_new_0_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="1" slack="6"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_out_0_new_0/12 "/>
</bind>
</comp>

<comp id="424" class="1005" name="orbit_out_0_new_0_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="orbit_out_0_new_0 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="orbit_out_0_new_0_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="orbit_out_0_new_0/12 "/>
</bind>
</comp>

<comp id="434" class="1005" name="start_out_0_new_0_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="start_out_0_new_0 (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="start_out_0_new_0_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="start_out_0_new_0/12 "/>
</bind>
</comp>

<comp id="446" class="1005" name="end_out_0_new_0_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="end_out_0_new_0 (phireg) "/>
</bind>
</comp>

<comp id="449" class="1004" name="end_out_0_new_0_phi_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="6"/>
<pin id="451" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_out_0_new_0/12 "/>
</bind>
</comp>

<comp id="455" class="1005" name="data_out_1_new_0_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="457" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_out_1_new_0 (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="data_out_1_new_0_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="64" slack="0"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_out_1_new_0/12 "/>
</bind>
</comp>

<comp id="465" class="1005" name="valid_out_1_new_0_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valid_out_1_new_0 (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="valid_out_1_new_0_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="1" slack="6"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_out_1_new_0/12 "/>
</bind>
</comp>

<comp id="476" class="1005" name="end_out_1_new_0_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="end_out_1_new_0 (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="end_out_1_new_0_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="6"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_out_1_new_0/12 "/>
</bind>
</comp>

<comp id="485" class="1005" name="data_out_2_new_0_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="487" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_out_2_new_0 (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="data_out_2_new_0_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="1"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="64" slack="0"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_out_2_new_0/12 "/>
</bind>
</comp>

<comp id="495" class="1005" name="valid_out_2_new_0_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valid_out_2_new_0 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="valid_out_2_new_0_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="1" slack="6"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_out_2_new_0/12 "/>
</bind>
</comp>

<comp id="506" class="1005" name="end_out_2_new_0_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="508" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="end_out_2_new_0 (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="end_out_2_new_0_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="6"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_out_2_new_0/12 "/>
</bind>
</comp>

<comp id="515" class="1005" name="data_out_3_new_0_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="517" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_out_3_new_0 (phireg) "/>
</bind>
</comp>

<comp id="518" class="1004" name="data_out_3_new_0_phi_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="1"/>
<pin id="520" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="2" bw="64" slack="0"/>
<pin id="522" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_out_3_new_0/12 "/>
</bind>
</comp>

<comp id="525" class="1005" name="valid_out_3_new_0_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valid_out_3_new_0 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="valid_out_3_new_0_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="1" slack="6"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_out_3_new_0/12 "/>
</bind>
</comp>

<comp id="536" class="1005" name="end_out_3_new_0_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="end_out_3_new_0 (phireg) "/>
</bind>
</comp>

<comp id="539" class="1004" name="end_out_3_new_0_phi_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="6"/>
<pin id="541" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_out_3_new_0/12 "/>
</bind>
</comp>

<comp id="545" class="1005" name="data_out_0_new_0_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="547" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_out_0_new_0 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="data_out_0_new_0_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="1"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="64" slack="0"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_out_0_new_0/12 "/>
</bind>
</comp>

<comp id="555" class="1005" name="valid_out_0_new_2_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="11"/>
<pin id="557" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="valid_out_0_new_2 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="valid_out_0_new_2_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="11"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="4" bw="1" slack="11"/>
<pin id="565" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_out_0_new_2/12 "/>
</bind>
</comp>

<comp id="571" class="1005" name="orbit_out_0_new_2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="11"/>
<pin id="573" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="orbit_out_0_new_2 (phireg) "/>
</bind>
</comp>

<comp id="575" class="1004" name="orbit_out_0_new_2_phi_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="11"/>
<pin id="577" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="4" bw="1" slack="11"/>
<pin id="581" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="orbit_out_0_new_2/12 "/>
</bind>
</comp>

<comp id="590" class="1005" name="start_out_0_new_2_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="11"/>
<pin id="592" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="start_out_0_new_2 (phireg) "/>
</bind>
</comp>

<comp id="594" class="1004" name="start_out_0_new_2_phi_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="11"/>
<pin id="596" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="4" bw="1" slack="11"/>
<pin id="600" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="601" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="start_out_0_new_2/12 "/>
</bind>
</comp>

<comp id="609" class="1005" name="end_out_0_new_2_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="11"/>
<pin id="611" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="end_out_0_new_2 (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="end_out_0_new_2_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="11"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="0" index="4" bw="1" slack="11"/>
<pin id="619" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="620" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_out_0_new_2/12 "/>
</bind>
</comp>

<comp id="625" class="1005" name="data_out_1_new_2_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="11"/>
<pin id="627" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="data_out_1_new_2 (phireg) "/>
</bind>
</comp>

<comp id="629" class="1004" name="data_out_1_new_2_phi_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="11"/>
<pin id="631" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="632" dir="0" index="2" bw="64" slack="0"/>
<pin id="633" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="634" dir="0" index="4" bw="1" slack="11"/>
<pin id="635" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="636" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_out_1_new_2/12 "/>
</bind>
</comp>

<comp id="641" class="1005" name="valid_out_1_new_2_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="11"/>
<pin id="643" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="valid_out_1_new_2 (phireg) "/>
</bind>
</comp>

<comp id="645" class="1004" name="valid_out_1_new_2_phi_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="11"/>
<pin id="647" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="650" dir="0" index="4" bw="1" slack="11"/>
<pin id="651" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="652" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_out_1_new_2/12 "/>
</bind>
</comp>

<comp id="657" class="1005" name="end_out_1_new_2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="11"/>
<pin id="659" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="end_out_1_new_2 (phireg) "/>
</bind>
</comp>

<comp id="661" class="1004" name="end_out_1_new_2_phi_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="11"/>
<pin id="663" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="666" dir="0" index="4" bw="1" slack="11"/>
<pin id="667" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="668" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_out_1_new_2/12 "/>
</bind>
</comp>

<comp id="673" class="1005" name="data_out_2_new_2_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="11"/>
<pin id="675" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="data_out_2_new_2 (phireg) "/>
</bind>
</comp>

<comp id="677" class="1004" name="data_out_2_new_2_phi_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="11"/>
<pin id="679" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="680" dir="0" index="2" bw="64" slack="0"/>
<pin id="681" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="682" dir="0" index="4" bw="1" slack="11"/>
<pin id="683" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="684" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_out_2_new_2/12 "/>
</bind>
</comp>

<comp id="689" class="1005" name="valid_out_2_new_2_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="11"/>
<pin id="691" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="valid_out_2_new_2 (phireg) "/>
</bind>
</comp>

<comp id="693" class="1004" name="valid_out_2_new_2_phi_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="11"/>
<pin id="695" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="698" dir="0" index="4" bw="1" slack="11"/>
<pin id="699" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="700" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_out_2_new_2/12 "/>
</bind>
</comp>

<comp id="705" class="1005" name="end_out_2_new_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="11"/>
<pin id="707" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="end_out_2_new_2 (phireg) "/>
</bind>
</comp>

<comp id="709" class="1004" name="end_out_2_new_2_phi_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="11"/>
<pin id="711" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="714" dir="0" index="4" bw="1" slack="11"/>
<pin id="715" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="716" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_out_2_new_2/12 "/>
</bind>
</comp>

<comp id="721" class="1005" name="data_out_3_new_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="64" slack="11"/>
<pin id="723" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="data_out_3_new_2 (phireg) "/>
</bind>
</comp>

<comp id="725" class="1004" name="data_out_3_new_2_phi_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="11"/>
<pin id="727" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="728" dir="0" index="2" bw="64" slack="0"/>
<pin id="729" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="730" dir="0" index="4" bw="1" slack="11"/>
<pin id="731" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="732" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_out_3_new_2/12 "/>
</bind>
</comp>

<comp id="737" class="1005" name="valid_out_3_new_2_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="11"/>
<pin id="739" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="valid_out_3_new_2 (phireg) "/>
</bind>
</comp>

<comp id="741" class="1004" name="valid_out_3_new_2_phi_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="11"/>
<pin id="743" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="746" dir="0" index="4" bw="1" slack="11"/>
<pin id="747" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="748" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_out_3_new_2/12 "/>
</bind>
</comp>

<comp id="753" class="1005" name="end_out_3_new_2_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="11"/>
<pin id="755" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="end_out_3_new_2 (phireg) "/>
</bind>
</comp>

<comp id="757" class="1004" name="end_out_3_new_2_phi_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="11"/>
<pin id="759" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="762" dir="0" index="4" bw="1" slack="11"/>
<pin id="763" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="764" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="end_out_3_new_2/12 "/>
</bind>
</comp>

<comp id="769" class="1005" name="data_out_0_new_2_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="11"/>
<pin id="771" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="data_out_0_new_2 (phireg) "/>
</bind>
</comp>

<comp id="773" class="1004" name="data_out_0_new_2_phi_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="11"/>
<pin id="775" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="776" dir="0" index="2" bw="64" slack="0"/>
<pin id="777" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="778" dir="0" index="4" bw="1" slack="11"/>
<pin id="779" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="780" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_out_0_new_2/12 "/>
</bind>
</comp>

<comp id="785" class="1004" name="grp_gen_puppi_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="64" slack="0"/>
<pin id="787" dir="0" index="1" bw="34" slack="6"/>
<pin id="788" dir="0" index="2" bw="8" slack="0"/>
<pin id="789" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret7/7 ref_tmp22_assign_6/7 "/>
</bind>
</comp>

<comp id="792" class="1004" name="grp_gen_puppi_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="64" slack="0"/>
<pin id="794" dir="0" index="1" bw="34" slack="6"/>
<pin id="795" dir="0" index="2" bw="8" slack="0"/>
<pin id="796" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret5/7 ref_tmp22_assign_5/7 "/>
</bind>
</comp>

<comp id="799" class="1004" name="grp_gen_puppi_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="0"/>
<pin id="801" dir="0" index="1" bw="34" slack="6"/>
<pin id="802" dir="0" index="2" bw="8" slack="0"/>
<pin id="803" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/7 ref_tmp22_assign_4/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="grp_gen_puppi_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="0"/>
<pin id="808" dir="0" index="1" bw="34" slack="6"/>
<pin id="809" dir="0" index="2" bw="8" slack="0"/>
<pin id="810" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/7 ref_tmp22_assign_3/7 "/>
</bind>
</comp>

<comp id="813" class="1005" name="reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="call_ret7 ref_tmp22_assign_6 "/>
</bind>
</comp>

<comp id="819" class="1005" name="reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="64" slack="1"/>
<pin id="821" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="call_ret5 ref_tmp22_assign_5 "/>
</bind>
</comp>

<comp id="825" class="1005" name="reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="64" slack="1"/>
<pin id="827" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="call_ret3 ref_tmp22_assign_4 "/>
</bind>
</comp>

<comp id="831" class="1005" name="reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="64" slack="1"/>
<pin id="833" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="call_ret ref_tmp22_assign_3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="and_ln128_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln128/1 "/>
</bind>
</comp>

<comp id="843" class="1004" name="trunc_ln128_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="0"/>
<pin id="845" dir="1" index="1" bw="34" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/1 "/>
</bind>
</comp>

<comp id="847" class="1004" name="irow_V_load_load_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="irow_V_load/1 "/>
</bind>
</comp>

<comp id="851" class="1004" name="running_load_load_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="running_load/1 "/>
</bind>
</comp>

<comp id="855" class="1004" name="icmp_ln1064_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="861" class="1004" name="trunc_ln140_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="64" slack="0"/>
<pin id="863" dir="1" index="1" bw="34" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/1 "/>
</bind>
</comp>

<comp id="865" class="1004" name="trunc_ln140_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="0"/>
<pin id="867" dir="1" index="1" bw="34" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140_1/1 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln136_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="0"/>
<pin id="871" dir="1" index="1" bw="34" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln136/1 "/>
</bind>
</comp>

<comp id="873" class="1004" name="wptr_load_load_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="10" slack="0"/>
<pin id="875" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wptr_load/1 "/>
</bind>
</comp>

<comp id="877" class="1004" name="icmp_ln1064_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="0"/>
<pin id="879" dir="0" index="1" bw="7" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_1/1 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln885_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/1 "/>
</bind>
</comp>

<comp id="889" class="1004" name="store_ln885_store_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="0"/>
<pin id="892" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="895" class="1004" name="store_ln163_store_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="901" class="1004" name="rptr_load_load_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="10" slack="0"/>
<pin id="903" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rptr_load/1 "/>
</bind>
</comp>

<comp id="905" class="1004" name="icmp_ln1068_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="10" slack="0"/>
<pin id="907" dir="0" index="1" bw="10" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068/1 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln885_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="10" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_1/1 "/>
</bind>
</comp>

<comp id="917" class="1004" name="store_ln885_store_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="10" slack="0"/>
<pin id="919" dir="0" index="1" bw="10" slack="0"/>
<pin id="920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="923" class="1004" name="trunc_ln674_1_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="0"/>
<pin id="925" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/1 "/>
</bind>
</comp>

<comp id="927" class="1004" name="zext_ln587_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="11" slack="0"/>
<pin id="929" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="store_ln171_store_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="store_ln147_store_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="8" slack="0"/>
<pin id="941" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="944" class="1004" name="add_ln885_2_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="10" slack="0"/>
<pin id="946" dir="0" index="1" bw="1" slack="0"/>
<pin id="947" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_2/1 "/>
</bind>
</comp>

<comp id="950" class="1004" name="store_ln885_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="10" slack="0"/>
<pin id="952" dir="0" index="1" bw="10" slack="0"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="store_ln130_store_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="8" slack="0"/>
<pin id="959" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="962" class="1004" name="store_ln131_store_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/1 "/>
</bind>
</comp>

<comp id="968" class="1004" name="trunc_ln674_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="64" slack="0"/>
<pin id="970" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln587_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="11" slack="0"/>
<pin id="974" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln1171_1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="11" slack="0"/>
<pin id="979" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_1/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln1171_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="11" slack="0"/>
<pin id="983" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/2 "/>
</bind>
</comp>

<comp id="985" class="1004" name="N_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="7" slack="0"/>
<pin id="987" dir="0" index="1" bw="18" slack="0"/>
<pin id="988" dir="0" index="2" bw="5" slack="0"/>
<pin id="989" dir="0" index="3" bw="6" slack="0"/>
<pin id="990" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="N_2/5 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_6_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="0"/>
<pin id="996" dir="0" index="1" bw="18" slack="0"/>
<pin id="997" dir="0" index="2" bw="5" slack="0"/>
<pin id="998" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln415_1_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/5 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="N_5_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="7" slack="0"/>
<pin id="1008" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="N_5/5 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="N_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="0"/>
<pin id="1013" dir="0" index="1" bw="18" slack="0"/>
<pin id="1014" dir="0" index="2" bw="5" slack="0"/>
<pin id="1015" dir="0" index="3" bw="6" slack="0"/>
<pin id="1016" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="N/5 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="18" slack="0"/>
<pin id="1023" dir="0" index="2" bw="5" slack="0"/>
<pin id="1024" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="zext_ln415_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/5 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="N_4_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="7" slack="0"/>
<pin id="1034" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="N_4/5 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="npuppi_V_load_load_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="7" slack="0"/>
<pin id="1039" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="npuppi_V_load/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="zext_ln1064_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="7" slack="0"/>
<pin id="1043" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1064/6 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="lhs_load_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="0"/>
<pin id="1047" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/6 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="nremaining_V_load_cast_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="0"/>
<pin id="1051" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="nremaining_V_load_cast/6 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="ret_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="0"/>
<pin id="1055" dir="0" index="1" bw="3" slack="0"/>
<pin id="1056" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/6 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="icmp_ln1072_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="8" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072/6 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="icmp_ln1076_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="9" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="0"/>
<pin id="1068" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076/6 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_2_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="7" slack="0"/>
<pin id="1073" dir="0" index="1" bw="8" slack="0"/>
<pin id="1074" dir="0" index="2" bw="1" slack="0"/>
<pin id="1075" dir="0" index="3" bw="4" slack="0"/>
<pin id="1076" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="icmp_ln1072_1_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="7" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072_1/6 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_3_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="0"/>
<pin id="1089" dir="0" index="1" bw="9" slack="0"/>
<pin id="1090" dir="0" index="2" bw="1" slack="0"/>
<pin id="1091" dir="0" index="3" bw="5" slack="0"/>
<pin id="1092" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="icmp_ln1076_1_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="8" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076_1/6 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="icmp_ln1072_2_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="0"/>
<pin id="1105" dir="0" index="1" bw="3" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072_2/6 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="icmp_ln1076_2_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="9" slack="0"/>
<pin id="1111" dir="0" index="1" bw="3" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076_2/6 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_4_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="6" slack="0"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="0" index="2" bw="3" slack="0"/>
<pin id="1119" dir="0" index="3" bw="4" slack="0"/>
<pin id="1120" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="icmp_ln1072_3_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="6" slack="0"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072_3/6 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_5_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="7" slack="0"/>
<pin id="1133" dir="0" index="1" bw="9" slack="0"/>
<pin id="1134" dir="0" index="2" bw="3" slack="0"/>
<pin id="1135" dir="0" index="3" bw="5" slack="0"/>
<pin id="1136" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="icmp_ln1076_3_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="7" slack="0"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1076_3/6 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="icmp_ln1084_6_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="0"/>
<pin id="1149" dir="0" index="1" bw="4" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084_6/6 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="add_ln229_1_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="8" slack="0"/>
<pin id="1155" dir="0" index="1" bw="3" slack="0"/>
<pin id="1156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229_1/6 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="select_ln161_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="0" index="2" bw="8" slack="0"/>
<pin id="1163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln161/6 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="store_ln161_store_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="0"/>
<pin id="1169" dir="0" index="1" bw="8" slack="0"/>
<pin id="1170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/6 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="store_ln169_store_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="7" slack="1"/>
<pin id="1175" dir="0" index="1" bw="7" slack="0"/>
<pin id="1176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/6 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="icmp_ln1084_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="7" slack="0"/>
<pin id="1180" dir="0" index="1" bw="4" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084/6 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="icmp_ln1084_3_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="7" slack="0"/>
<pin id="1186" dir="0" index="1" bw="4" slack="0"/>
<pin id="1187" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084_3/6 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="icmp_ln1084_4_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="7" slack="0"/>
<pin id="1192" dir="0" index="1" bw="4" slack="0"/>
<pin id="1193" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084_4/6 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_1_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="4" slack="0"/>
<pin id="1198" dir="0" index="1" bw="7" slack="0"/>
<pin id="1199" dir="0" index="2" bw="3" slack="0"/>
<pin id="1200" dir="0" index="3" bw="4" slack="0"/>
<pin id="1201" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="icmp_ln1084_5_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="4" slack="0"/>
<pin id="1208" dir="0" index="1" bw="1" slack="0"/>
<pin id="1209" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084_5/6 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="add_ln229_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="7" slack="0"/>
<pin id="1214" dir="0" index="1" bw="3" slack="0"/>
<pin id="1215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/6 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="select_ln148_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="0" index="2" bw="8" slack="0"/>
<pin id="1222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/6 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="store_ln148_store_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="0"/>
<pin id="1228" dir="0" index="1" bw="8" slack="0"/>
<pin id="1229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/6 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="store_ln134_store_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="7" slack="1"/>
<pin id="1234" dir="0" index="1" bw="7" slack="0"/>
<pin id="1235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/6 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="store_ln164_store_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/10 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="store_ln132_store_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="0"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/10 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="orbit_load_load_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1251" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orbit_load/11 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="and_ln159_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="6"/>
<pin id="1255" dir="0" index="1" bw="1" slack="6"/>
<pin id="1256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln159/12 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="and_ln159_1_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="6"/>
<pin id="1260" dir="0" index="1" bw="1" slack="6"/>
<pin id="1261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln159_1/12 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="and_ln159_2_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="6"/>
<pin id="1265" dir="0" index="1" bw="1" slack="6"/>
<pin id="1266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln159_2/12 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="and_ln159_3_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="6"/>
<pin id="1270" dir="0" index="1" bw="1" slack="6"/>
<pin id="1271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln159_3/12 "/>
</bind>
</comp>

<comp id="1273" class="1007" name="grp_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="11" slack="0"/>
<pin id="1275" dir="0" index="1" bw="7" slack="0"/>
<pin id="1276" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="1281" class="1007" name="grp_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="11" slack="0"/>
<pin id="1283" dir="0" index="1" bw="7" slack="0"/>
<pin id="1284" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="and_ln128_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="1"/>
<pin id="1294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln128 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="trunc_ln128_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="34" slack="6"/>
<pin id="1298" dir="1" index="1" bw="34" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln128 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="running_load_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="1"/>
<pin id="1303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="running_load "/>
</bind>
</comp>

<comp id="1305" class="1005" name="icmp_ln1064_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="trunc_ln140_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="34" slack="6"/>
<pin id="1311" dir="1" index="1" bw="34" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln140 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="trunc_ln140_1_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="34" slack="6"/>
<pin id="1316" dir="1" index="1" bw="34" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln140_1 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="trunc_ln136_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="34" slack="6"/>
<pin id="1321" dir="1" index="1" bw="34" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln136 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="icmp_ln1064_1_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="1"/>
<pin id="1326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1064_1 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="icmp_ln1068_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1068 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="NLUT_V_addr_1_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="11" slack="1"/>
<pin id="1334" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="NLUT_V_addr_1 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="NLUT_V_addr_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="11" slack="1"/>
<pin id="1339" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="NLUT_V_addr "/>
</bind>
</comp>

<comp id="1342" class="1005" name="zext_ln1171_1_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="18" slack="1"/>
<pin id="1344" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171_1 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="zext_ln1171_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="18" slack="1"/>
<pin id="1349" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="N_5_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="7" slack="1"/>
<pin id="1354" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="N_5 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="N_4_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="7" slack="1"/>
<pin id="1359" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="N_4 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="icmp_ln1072_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1072 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="icmp_ln1076_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="6"/>
<pin id="1370" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1076 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="icmp_ln1072_1_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="1"/>
<pin id="1375" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1072_1 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="icmp_ln1076_1_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="6"/>
<pin id="1381" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1076_1 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="icmp_ln1072_2_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="1"/>
<pin id="1386" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1072_2 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="icmp_ln1076_2_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="6"/>
<pin id="1392" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1076_2 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="icmp_ln1072_3_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="1"/>
<pin id="1397" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1072_3 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="icmp_ln1076_3_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="6"/>
<pin id="1403" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1076_3 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="icmp_ln1084_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="6"/>
<pin id="1408" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1084 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="icmp_ln1084_3_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="6"/>
<pin id="1413" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1084_3 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="icmp_ln1084_4_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="6"/>
<pin id="1418" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1084_4 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="icmp_ln1084_5_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="6"/>
<pin id="1423" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln1084_5 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="orbit_load_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="1"/>
<pin id="1428" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="orbit_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="176"><net_src comp="72" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="74" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="74" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="74" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="168" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="168" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="168" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="168" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="170" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="168" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="168" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="168" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="168" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="170" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="168" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="168" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="168" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="168" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="170" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="14" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="168" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="168" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="168" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="168" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="170" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="84" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="84" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="361" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="372"><net_src comp="84" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="84" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="84" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="84" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="416"><net_src comp="88" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="433"><net_src comp="86" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="437"><net_src comp="88" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="86" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="464"><net_src comp="384" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="468"><net_src comp="88" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="494"><net_src comp="395" pin="4"/><net_sink comp="488" pin=2"/></net>

<net id="498"><net_src comp="88" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="524"><net_src comp="406" pin="4"/><net_sink comp="518" pin=2"/></net>

<net id="528"><net_src comp="88" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="554"><net_src comp="373" pin="4"/><net_sink comp="548" pin=2"/></net>

<net id="558"><net_src comp="86" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="567"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="417" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="569"><net_src comp="555" pin="1"/><net_sink comp="559" pin=4"/></net>

<net id="570"><net_src comp="559" pin="6"/><net_sink comp="334" pin=2"/></net>

<net id="574"><net_src comp="86" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="583"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="427" pin="4"/><net_sink comp="575" pin=2"/></net>

<net id="585"><net_src comp="571" pin="1"/><net_sink comp="575" pin=4"/></net>

<net id="586"><net_src comp="575" pin="6"/><net_sink comp="222" pin=2"/></net>

<net id="587"><net_src comp="575" pin="6"/><net_sink comp="257" pin=2"/></net>

<net id="588"><net_src comp="575" pin="6"/><net_sink comp="292" pin=2"/></net>

<net id="589"><net_src comp="575" pin="6"/><net_sink comp="327" pin=2"/></net>

<net id="593"><net_src comp="86" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="602"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="438" pin="4"/><net_sink comp="594" pin=2"/></net>

<net id="604"><net_src comp="590" pin="1"/><net_sink comp="594" pin=4"/></net>

<net id="605"><net_src comp="594" pin="6"/><net_sink comp="215" pin=2"/></net>

<net id="606"><net_src comp="594" pin="6"/><net_sink comp="250" pin=2"/></net>

<net id="607"><net_src comp="594" pin="6"/><net_sink comp="285" pin=2"/></net>

<net id="608"><net_src comp="594" pin="6"/><net_sink comp="320" pin=2"/></net>

<net id="612"><net_src comp="86" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="621"><net_src comp="609" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="449" pin="4"/><net_sink comp="613" pin=2"/></net>

<net id="623"><net_src comp="609" pin="1"/><net_sink comp="613" pin=4"/></net>

<net id="624"><net_src comp="613" pin="6"/><net_sink comp="313" pin=2"/></net>

<net id="628"><net_src comp="84" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="637"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="458" pin="4"/><net_sink comp="629" pin=2"/></net>

<net id="639"><net_src comp="625" pin="1"/><net_sink comp="629" pin=4"/></net>

<net id="640"><net_src comp="629" pin="6"/><net_sink comp="306" pin=2"/></net>

<net id="644"><net_src comp="86" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="653"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="469" pin="4"/><net_sink comp="645" pin=2"/></net>

<net id="655"><net_src comp="641" pin="1"/><net_sink comp="645" pin=4"/></net>

<net id="656"><net_src comp="645" pin="6"/><net_sink comp="299" pin=2"/></net>

<net id="660"><net_src comp="86" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="669"><net_src comp="657" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="479" pin="4"/><net_sink comp="661" pin=2"/></net>

<net id="671"><net_src comp="657" pin="1"/><net_sink comp="661" pin=4"/></net>

<net id="672"><net_src comp="661" pin="6"/><net_sink comp="278" pin=2"/></net>

<net id="676"><net_src comp="84" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="685"><net_src comp="673" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="488" pin="4"/><net_sink comp="677" pin=2"/></net>

<net id="687"><net_src comp="673" pin="1"/><net_sink comp="677" pin=4"/></net>

<net id="688"><net_src comp="677" pin="6"/><net_sink comp="271" pin=2"/></net>

<net id="692"><net_src comp="86" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="701"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="499" pin="4"/><net_sink comp="693" pin=2"/></net>

<net id="703"><net_src comp="689" pin="1"/><net_sink comp="693" pin=4"/></net>

<net id="704"><net_src comp="693" pin="6"/><net_sink comp="264" pin=2"/></net>

<net id="708"><net_src comp="86" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="717"><net_src comp="705" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="509" pin="4"/><net_sink comp="709" pin=2"/></net>

<net id="719"><net_src comp="705" pin="1"/><net_sink comp="709" pin=4"/></net>

<net id="720"><net_src comp="709" pin="6"/><net_sink comp="243" pin=2"/></net>

<net id="724"><net_src comp="84" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="733"><net_src comp="721" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="518" pin="4"/><net_sink comp="725" pin=2"/></net>

<net id="735"><net_src comp="721" pin="1"/><net_sink comp="725" pin=4"/></net>

<net id="736"><net_src comp="725" pin="6"/><net_sink comp="236" pin=2"/></net>

<net id="740"><net_src comp="86" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="749"><net_src comp="737" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="750"><net_src comp="529" pin="4"/><net_sink comp="741" pin=2"/></net>

<net id="751"><net_src comp="737" pin="1"/><net_sink comp="741" pin=4"/></net>

<net id="752"><net_src comp="741" pin="6"/><net_sink comp="229" pin=2"/></net>

<net id="756"><net_src comp="86" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="765"><net_src comp="753" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="539" pin="4"/><net_sink comp="757" pin=2"/></net>

<net id="767"><net_src comp="753" pin="1"/><net_sink comp="757" pin=4"/></net>

<net id="768"><net_src comp="757" pin="6"/><net_sink comp="208" pin=2"/></net>

<net id="772"><net_src comp="84" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="781"><net_src comp="769" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="548" pin="4"/><net_sink comp="773" pin=2"/></net>

<net id="783"><net_src comp="769" pin="1"/><net_sink comp="773" pin=4"/></net>

<net id="784"><net_src comp="773" pin="6"/><net_sink comp="341" pin=2"/></net>

<net id="790"><net_src comp="166" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="68" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="797"><net_src comp="166" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="68" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="804"><net_src comp="166" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="68" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="166" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="68" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="816"><net_src comp="785" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="822"><net_src comp="792" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="828"><net_src comp="799" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="834"><net_src comp="806" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="841"><net_src comp="178" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="172" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="184" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="56" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="58" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="847" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="76" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="190" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="196" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="202" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="66" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="847" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="78" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="847" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="80" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="56" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="76" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="56" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="70" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="873" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="901" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="82" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="70" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="184" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="923" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="936"><net_src comp="86" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="58" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="80" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="56" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="873" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="82" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="944" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="66" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="76" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="56" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="88" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="58" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="971"><net_src comp="184" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="968" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="980"><net_src comp="355" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="355" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="991"><net_src comp="92" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="94" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="993"><net_src comp="96" pin="0"/><net_sink comp="985" pin=3"/></net>

<net id="999"><net_src comp="98" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1000"><net_src comp="100" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1004"><net_src comp="994" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1009"><net_src comp="1001" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="985" pin="4"/><net_sink comp="1005" pin=1"/></net>

<net id="1017"><net_src comp="92" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="94" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1019"><net_src comp="96" pin="0"/><net_sink comp="1011" pin=3"/></net>

<net id="1025"><net_src comp="98" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="100" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1030"><net_src comp="1020" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1035"><net_src comp="1027" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1011" pin="4"/><net_sink comp="1031" pin=1"/></net>

<net id="1040"><net_src comp="54" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="1037" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="64" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="1045" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1049" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="120" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="1045" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="76" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1069"><net_src comp="1053" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="122" pin="0"/><net_sink comp="1065" pin=1"/></net>

<net id="1077"><net_src comp="124" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="1045" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1079"><net_src comp="104" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1080"><net_src comp="126" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1085"><net_src comp="1071" pin="4"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="128" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1093"><net_src comp="130" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="1053" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1095"><net_src comp="104" pin="0"/><net_sink comp="1087" pin=2"/></net>

<net id="1096"><net_src comp="132" pin="0"/><net_sink comp="1087" pin=3"/></net>

<net id="1101"><net_src comp="1087" pin="4"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="80" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1045" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="134" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1053" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="136" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1121"><net_src comp="138" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="1045" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1123"><net_src comp="140" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1124"><net_src comp="126" pin="0"/><net_sink comp="1115" pin=3"/></net>

<net id="1129"><net_src comp="1115" pin="4"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="142" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1137"><net_src comp="144" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="1053" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1139"><net_src comp="140" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1140"><net_src comp="132" pin="0"/><net_sink comp="1131" pin=3"/></net>

<net id="1145"><net_src comp="1131" pin="4"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="146" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="1045" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="148" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1157"><net_src comp="1045" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="150" pin="0"/><net_sink comp="1153" pin=1"/></net>

<net id="1164"><net_src comp="1147" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1165"><net_src comp="76" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1166"><net_src comp="1153" pin="2"/><net_sink comp="1159" pin=2"/></net>

<net id="1171"><net_src comp="1159" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="64" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1177"><net_src comp="54" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1182"><net_src comp="1037" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="152" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="1037" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="154" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1194"><net_src comp="1037" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="156" pin="0"/><net_sink comp="1190" pin=1"/></net>

<net id="1202"><net_src comp="158" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1203"><net_src comp="1037" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1204"><net_src comp="160" pin="0"/><net_sink comp="1196" pin=2"/></net>

<net id="1205"><net_src comp="162" pin="0"/><net_sink comp="1196" pin=3"/></net>

<net id="1210"><net_src comp="1196" pin="4"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="164" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1216"><net_src comp="1041" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="150" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1223"><net_src comp="1178" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="76" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="1212" pin="2"/><net_sink comp="1218" pin=2"/></net>

<net id="1230"><net_src comp="1218" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="64" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1236"><net_src comp="54" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1241"><net_src comp="86" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="60" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="88" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="60" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1252"><net_src comp="60" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="2"/><net_sink comp="449" pin=2"/></net>

<net id="1262"><net_src comp="1258" pin="2"/><net_sink comp="479" pin=2"/></net>

<net id="1267"><net_src comp="1263" pin="2"/><net_sink comp="509" pin=2"/></net>

<net id="1272"><net_src comp="1268" pin="2"/><net_sink comp="539" pin=2"/></net>

<net id="1277"><net_src comp="977" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="90" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1279"><net_src comp="1273" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="1280"><net_src comp="1273" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1285"><net_src comp="981" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="90" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1287"><net_src comp="1281" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1288"><net_src comp="1281" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1295"><net_src comp="837" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1299"><net_src comp="843" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1304"><net_src comp="851" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1308"><net_src comp="855" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1312"><net_src comp="861" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1317"><net_src comp="865" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1322"><net_src comp="869" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1327"><net_src comp="877" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1331"><net_src comp="905" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1335"><net_src comp="348" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1340"><net_src comp="361" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1345"><net_src comp="977" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1350"><net_src comp="981" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1355"><net_src comp="1005" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1360"><net_src comp="1031" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1365"><net_src comp="1059" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1371"><net_src comp="1065" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1376"><net_src comp="1081" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1382"><net_src comp="1097" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1387"><net_src comp="1103" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1393"><net_src comp="1109" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1398"><net_src comp="1125" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1404"><net_src comp="1141" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1409"><net_src comp="1178" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1414"><net_src comp="1184" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1419"><net_src comp="1190" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1424"><net_src comp="1206" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1429"><net_src comp="1249" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="427" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_0 | {12 }
	Port: data_out_1 | {12 }
	Port: data_out_2 | {12 }
	Port: data_out_3 | {12 }
	Port: orbit_out_0 | {12 }
	Port: orbit_out_1 | {12 }
	Port: orbit_out_2 | {12 }
	Port: orbit_out_3 | {12 }
	Port: start_out_0 | {12 }
	Port: start_out_1 | {12 }
	Port: start_out_2 | {12 }
	Port: start_out_3 | {12 }
	Port: end_out_0 | {12 }
	Port: end_out_1 | {12 }
	Port: end_out_2 | {12 }
	Port: end_out_3 | {12 }
	Port: valid_out_0 | {12 }
	Port: valid_out_1 | {12 }
	Port: valid_out_2 | {12 }
	Port: valid_out_3 | {12 }
	Port: npuppi_V | {6 }
	Port: irow_V | {1 }
	Port: running | {1 }
	Port: orbit | {10 }
	Port: nremaining_V | {6 }
	Port: wptr | {1 }
	Port: rptr | {1 }
 - Input state : 
	Port: gen4 : valid | {1 }
	Port: gen4 : set | {1 }
	Port: gen4 : p_idxs_0 | {1 }
	Port: gen4 : p_idxs_1 | {1 }
	Port: gen4 : p_idxs_2 | {1 }
	Port: gen4 : p_idxs_3 | {1 }
	Port: gen4 : npuppi_V | {6 }
	Port: gen4 : irow_V | {1 }
	Port: gen4 : running | {1 }
	Port: gen4 : orbit | {11 }
	Port: gen4 : NLUT_V | {1 2 }
	Port: gen4 : nremaining_V | {6 }
	Port: gen4 : wptr | {1 }
	Port: gen4 : ptLUT_V | {7 8 }
	Port: gen4 : rptr | {1 }
  - Chain level:
	State 1
		br_ln135 : 1
		icmp_ln1064 : 1
		br_ln136 : 2
		icmp_ln1064_1 : 1
		br_ln162 : 2
		add_ln885 : 1
		store_ln885 : 2
		icmp_ln1068 : 1
		br_ln166 : 2
		add_ln885_1 : 1
		store_ln885 : 2
		zext_ln587_1 : 1
		NLUT_V_addr_1 : 2
		NLUT_V_load_1 : 3
		add_ln885_2 : 1
		store_ln885 : 2
		zext_ln587 : 1
		NLUT_V_addr : 2
		NLUT_V_load : 3
	State 2
		zext_ln1171_1 : 1
		r_V_1 : 2
		zext_ln1171 : 1
		r_V : 2
	State 3
	State 4
	State 5
		N_2 : 1
		tmp_6 : 1
		zext_ln415_1 : 2
		N_5 : 3
		N : 1
		tmp : 1
		zext_ln415 : 2
		N_4 : 3
	State 6
		zext_ln1064 : 1
		nremaining_V_load_cast : 1
		ret : 2
		icmp_ln1072 : 1
		br_ln155 : 2
		icmp_ln1076 : 3
		tmp_2 : 1
		icmp_ln1072_1 : 2
		br_ln155 : 3
		tmp_3 : 3
		icmp_ln1076_1 : 4
		icmp_ln1072_2 : 1
		br_ln155 : 2
		icmp_ln1076_2 : 3
		tmp_4 : 1
		icmp_ln1072_3 : 2
		br_ln155 : 3
		tmp_5 : 3
		icmp_ln1076_3 : 4
		icmp_ln1084_6 : 1
		add_ln229_1 : 1
		select_ln161 : 2
		store_ln161 : 3
		icmp_ln1084 : 1
		icmp_ln1084_3 : 1
		icmp_ln1084_4 : 1
		tmp_1 : 1
		icmp_ln1084_5 : 2
		add_ln229 : 2
		select_ln148 : 3
		store_ln148 : 4
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		valid_out_0_new_0 : 1
		orbit_out_0_new_0 : 1
		start_out_0_new_0 : 1
		end_out_0_new_0 : 1
		data_out_1_new_0 : 1
		valid_out_1_new_0 : 1
		end_out_1_new_0 : 1
		data_out_2_new_0 : 1
		valid_out_2_new_0 : 1
		end_out_2_new_0 : 1
		data_out_3_new_0 : 1
		valid_out_3_new_0 : 1
		end_out_3_new_0 : 1
		data_out_0_new_0 : 1
		valid_out_0_new_2 : 2
		orbit_out_0_new_2 : 2
		start_out_0_new_2 : 2
		end_out_0_new_2 : 2
		data_out_1_new_2 : 2
		valid_out_1_new_2 : 2
		end_out_1_new_2 : 2
		data_out_2_new_2 : 2
		valid_out_2_new_2 : 2
		end_out_2_new_2 : 2
		data_out_3_new_2 : 2
		valid_out_3_new_2 : 2
		end_out_3_new_2 : 2
		data_out_0_new_2 : 2
		write_ln125 : 3
		write_ln124 : 3
		write_ln123 : 3
		write_ln122 : 3
		write_ln121 : 3
		write_ln125 : 3
		write_ln124 : 3
		write_ln123 : 3
		write_ln122 : 3
		write_ln121 : 3
		write_ln125 : 3
		write_ln124 : 3
		write_ln123 : 3
		write_ln122 : 3
		write_ln121 : 3
		write_ln125 : 3
		write_ln124 : 3
		write_ln123 : 3
		write_ln122 : 3
		write_ln121 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |      grp_gen_puppi_fu_785      |    3    |  1.708  |   137   |   176   |
|   call   |      grp_gen_puppi_fu_792      |    3    |  1.708  |   137   |   176   |
|          |      grp_gen_puppi_fu_799      |    3    |  1.708  |   137   |   176   |
|          |      grp_gen_puppi_fu_806      |    3    |  1.708  |   137   |   176   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       icmp_ln1064_fu_855       |    0    |    0    |    0    |    11   |
|          |      icmp_ln1064_1_fu_877      |    0    |    0    |    0    |    11   |
|          |       icmp_ln1068_fu_905       |    0    |    0    |    0    |    11   |
|          |       icmp_ln1072_fu_1059      |    0    |    0    |    0    |    11   |
|          |       icmp_ln1076_fu_1065      |    0    |    0    |    0    |    11   |
|          |      icmp_ln1072_1_fu_1081     |    0    |    0    |    0    |    10   |
|          |      icmp_ln1076_1_fu_1097     |    0    |    0    |    0    |    11   |
|   icmp   |      icmp_ln1072_2_fu_1103     |    0    |    0    |    0    |    11   |
|          |      icmp_ln1076_2_fu_1109     |    0    |    0    |    0    |    11   |
|          |      icmp_ln1072_3_fu_1125     |    0    |    0    |    0    |    10   |
|          |      icmp_ln1076_3_fu_1141     |    0    |    0    |    0    |    10   |
|          |      icmp_ln1084_6_fu_1147     |    0    |    0    |    0    |    11   |
|          |       icmp_ln1084_fu_1178      |    0    |    0    |    0    |    10   |
|          |      icmp_ln1084_3_fu_1184     |    0    |    0    |    0    |    10   |
|          |      icmp_ln1084_4_fu_1190     |    0    |    0    |    0    |    10   |
|          |      icmp_ln1084_5_fu_1206     |    0    |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        add_ln885_fu_883        |    0    |    0    |    0    |    15   |
|          |       add_ln885_1_fu_911       |    0    |    0    |    0    |    17   |
|          |       add_ln885_2_fu_944       |    0    |    0    |    0    |    17   |
|    add   |           N_5_fu_1005          |    0    |    0    |    0    |    14   |
|          |           N_4_fu_1031          |    0    |    0    |    0    |    14   |
|          |           ret_fu_1053          |    0    |    0    |    0    |    15   |
|          |       add_ln229_1_fu_1153      |    0    |    0    |    0    |    15   |
|          |        add_ln229_fu_1212       |    0    |    0    |    0    |    14   |
|----------|--------------------------------|---------|---------|---------|---------|
|  select  |      select_ln161_fu_1159      |    0    |    0    |    0    |    8    |
|          |      select_ln148_fu_1218      |    0    |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        and_ln128_fu_837        |    0    |    0    |    0    |    2    |
|          |        and_ln159_fu_1253       |    0    |    0    |    0    |    2    |
|    and   |       and_ln159_1_fu_1258      |    0    |    0    |    0    |    2    |
|          |       and_ln159_2_fu_1263      |    0    |    0    |    0    |    2    |
|          |       and_ln159_3_fu_1268      |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|    mul   |           grp_fu_1273          |    1    |    0    |    0    |    0    |
|          |           grp_fu_1281          |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |      set_read_read_fu_172      |    0    |    0    |    0    |    0    |
|          |     valid_read_read_fu_178     |    0    |    0    |    0    |    0    |
|   read   |      p_Val2_s_read_fu_184      |    0    |    0    |    0    |    0    |
|          |    p_idxs_1_read_read_fu_190   |    0    |    0    |    0    |    0    |
|          |    p_idxs_2_read_read_fu_196   |    0    |    0    |    0    |    0    |
|          |    p_idxs_3_read_read_fu_202   |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |    write_ln125_write_fu_208    |    0    |    0    |    0    |    0    |
|          |    write_ln124_write_fu_215    |    0    |    0    |    0    |    0    |
|          |    write_ln123_write_fu_222    |    0    |    0    |    0    |    0    |
|          |    write_ln122_write_fu_229    |    0    |    0    |    0    |    0    |
|          |    write_ln121_write_fu_236    |    0    |    0    |    0    |    0    |
|          |    write_ln125_write_fu_243    |    0    |    0    |    0    |    0    |
|          |    write_ln124_write_fu_250    |    0    |    0    |    0    |    0    |
|          |    write_ln123_write_fu_257    |    0    |    0    |    0    |    0    |
|          |    write_ln122_write_fu_264    |    0    |    0    |    0    |    0    |
|   write  |    write_ln121_write_fu_271    |    0    |    0    |    0    |    0    |
|          |    write_ln125_write_fu_278    |    0    |    0    |    0    |    0    |
|          |    write_ln124_write_fu_285    |    0    |    0    |    0    |    0    |
|          |    write_ln123_write_fu_292    |    0    |    0    |    0    |    0    |
|          |    write_ln122_write_fu_299    |    0    |    0    |    0    |    0    |
|          |    write_ln121_write_fu_306    |    0    |    0    |    0    |    0    |
|          |    write_ln125_write_fu_313    |    0    |    0    |    0    |    0    |
|          |    write_ln124_write_fu_320    |    0    |    0    |    0    |    0    |
|          |    write_ln123_write_fu_327    |    0    |    0    |    0    |    0    |
|          |    write_ln122_write_fu_334    |    0    |    0    |    0    |    0    |
|          |    write_ln121_write_fu_341    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       trunc_ln128_fu_843       |    0    |    0    |    0    |    0    |
|          |       trunc_ln140_fu_861       |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln140_1_fu_865      |    0    |    0    |    0    |    0    |
|          |       trunc_ln136_fu_869       |    0    |    0    |    0    |    0    |
|          |      trunc_ln674_1_fu_923      |    0    |    0    |    0    |    0    |
|          |       trunc_ln674_fu_968       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       zext_ln587_1_fu_927      |    0    |    0    |    0    |    0    |
|          |        zext_ln587_fu_972       |    0    |    0    |    0    |    0    |
|          |      zext_ln1171_1_fu_977      |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln1171_fu_981       |    0    |    0    |    0    |    0    |
|          |      zext_ln415_1_fu_1001      |    0    |    0    |    0    |    0    |
|          |       zext_ln415_fu_1027       |    0    |    0    |    0    |    0    |
|          |       zext_ln1064_fu_1041      |    0    |    0    |    0    |    0    |
|          | nremaining_V_load_cast_fu_1049 |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           N_2_fu_985           |    0    |    0    |    0    |    0    |
|          |            N_fu_1011           |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_1071         |    0    |    0    |    0    |    0    |
|partselect|          tmp_3_fu_1087         |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_1115         |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_1131         |    0    |    0    |    0    |    0    |
|          |          tmp_1_fu_1196         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
| bitselect|          tmp_6_fu_994          |    0    |    0    |    0    |    0    |
|          |           tmp_fu_1020          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    14   |  6.832  |   548   |   1019  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| NLUT_V|    2   |    0   |    0   |
|ptLUT_V|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    3   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  NLUT_V_addr_1_reg_1332 |   11   |
|   NLUT_V_addr_reg_1337  |   11   |
|       N_4_reg_1357      |    7   |
|       N_5_reg_1352      |    7   |
|    and_ln128_reg_1292   |    1   |
| data_out_0_new_0_reg_545|   64   |
| data_out_0_new_2_reg_769|   64   |
| data_out_1_new_0_reg_455|   64   |
| data_out_1_new_2_reg_625|   64   |
| data_out_2_new_0_reg_485|   64   |
| data_out_2_new_2_reg_673|   64   |
| data_out_3_new_0_reg_515|   64   |
| data_out_3_new_2_reg_721|   64   |
| end_out_0_new_0_reg_446 |    1   |
| end_out_0_new_2_reg_609 |    1   |
| end_out_1_new_0_reg_476 |    1   |
| end_out_1_new_2_reg_657 |    1   |
| end_out_2_new_0_reg_506 |    1   |
| end_out_2_new_2_reg_705 |    1   |
| end_out_3_new_0_reg_536 |    1   |
| end_out_3_new_2_reg_753 |    1   |
|  icmp_ln1064_1_reg_1324 |    1   |
|   icmp_ln1064_reg_1305  |    1   |
|   icmp_ln1068_reg_1328  |    1   |
|  icmp_ln1072_1_reg_1373 |    1   |
|  icmp_ln1072_2_reg_1384 |    1   |
|  icmp_ln1072_3_reg_1395 |    1   |
|   icmp_ln1072_reg_1362  |    1   |
|  icmp_ln1076_1_reg_1379 |    1   |
|  icmp_ln1076_2_reg_1390 |    1   |
|  icmp_ln1076_3_reg_1401 |    1   |
|   icmp_ln1076_reg_1368  |    1   |
|  icmp_ln1084_3_reg_1411 |    1   |
|  icmp_ln1084_4_reg_1416 |    1   |
|  icmp_ln1084_5_reg_1421 |    1   |
|   icmp_ln1084_reg_1406  |    1   |
|   orbit_load_reg_1426   |    1   |
|orbit_out_0_new_0_reg_424|    1   |
|orbit_out_0_new_2_reg_571|    1   |
|   ref_tmp46_0_reg_369   |   64   |
|   ref_tmp46_1_reg_380   |   64   |
|   ref_tmp46_2_reg_391   |   64   |
|   ref_tmp46_3_reg_402   |   64   |
|         reg_813         |   64   |
|         reg_819         |   64   |
|         reg_825         |   64   |
|         reg_831         |   64   |
|  running_load_reg_1301  |    1   |
|start_out_0_new_0_reg_434|    1   |
|start_out_0_new_2_reg_590|    1   |
|   trunc_ln128_reg_1296  |   34   |
|   trunc_ln136_reg_1319  |   34   |
|  trunc_ln140_1_reg_1314 |   34   |
|   trunc_ln140_reg_1309  |   34   |
|valid_out_0_new_0_reg_413|    1   |
|valid_out_0_new_2_reg_555|    1   |
|valid_out_1_new_0_reg_465|    1   |
|valid_out_1_new_2_reg_641|    1   |
|valid_out_2_new_0_reg_495|    1   |
|valid_out_2_new_2_reg_689|    1   |
|valid_out_3_new_0_reg_525|    1   |
|valid_out_3_new_2_reg_737|    1   |
|  zext_ln1171_1_reg_1342 |   18   |
|   zext_ln1171_reg_1347  |   18   |
+-------------------------+--------+
|          Total          |  1270  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_355 |  p0  |   4  |  11  |   44   ||    20   |
|    grp_fu_1273    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1281    |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  1.379  ||    38   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |    6   |   548  |  1019  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   38   |
|  Register |    -   |    -   |    -   |  1270  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   14   |    8   |  1818  |  1057  |
+-----------+--------+--------+--------+--------+--------+
