<img width="1486" height="725" alt="image" src="https://github.com/user-attachments/assets/9d1dbb4b-a8a5-4777-bf0a-7c58a92243e4" />
# <mark>Digital VLSI SoC Design and Planning</mark>  
A 2-week Digital VLSI SoC Design and Planning workshop conducted by VSD in collaboration with NASSCOM. The workshop focuses on the end-to-end ASIC design process, beginning with RTL and culminating in the GDS file, implemented through the OpenLane design flow.
