`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Controller Decoder
// Tool Versions: Vivado 2017.4.1
// Description: Controller Decoder Module
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜
    //  å¯¹æŒ‡ä»¤è¿›è¡Œè¯‘ç ï¼Œå°†å…¶ç¿»è¯‘æˆæ§åˆ¶ä¿¡å·ï¼Œä¼ è¾“ç»™å„ä¸ªéƒ¨ï¿?????
// è¾“å…¥
    // Inst              å¾…è¯‘ç æŒ‡ï¿?????
// è¾“å‡º
    // jal               jalè·³è½¬æŒ‡ä»¤
    // jalr              jalrè·³è½¬æŒ‡ä»¤
    // op2_src           ALUçš„ç¬¬äºŒä¸ªæ“ä½œæ•°æ¥æºï¿½?ï¿½ä¸º1æ—¶ï¼Œop2é€‰æ‹©immï¼Œä¸º0æ—¶ï¼Œop2é€‰æ‹©reg2
    // ALU_func          ALUæ‰§è¡Œçš„è¿ç®—ç±»ï¿?????
    // br_type           branchçš„åˆ¤æ–­æ¡ä»¶ï¼Œå¯ä»¥æ˜¯ä¸è¿›è¡Œbranch
    // load_npc          å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆPCæˆ–ï¿½?ï¿½ALUè®¡ç®—ç»“æœï¿?????, load_npc == 1æ—¶ï¿½?ï¿½æ‹©PC
    // wb_select         å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆCacheå†…å®¹æˆ–ï¿½?ï¿½ALUè®¡ç®—ç»“æœï¼‰ï¼Œwb_select == 1æ—¶ï¿½?ï¿½æ‹©cacheå†…å®¹
    // load_type         loadç±»å‹
    // src_reg_en        æŒ‡ä»¤ä¸­src regçš„åœ°ï¿?????æ˜¯å¦æœ‰æ•ˆï¼Œsrc_reg_en[1] == 1è¡¨ç¤ºreg1è¢«ä½¿ç”¨åˆ°äº†ï¼Œsrc_reg_en[0]==1è¡¨ç¤ºreg2è¢«ä½¿ç”¨åˆ°ï¿?????
    // reg_write_en      é€šç”¨å¯„å­˜å™¨å†™ä½¿èƒ½ï¼Œreg_write_en == 1è¡¨ç¤ºï¿?????è¦å†™å›reg
    // cache_write_en    æŒ‰å­—èŠ‚å†™å…¥data cache
    // imm_type          æŒ‡ä»¤ä¸­ç«‹å³æ•°ç±»å‹
    // alu_src1          aluæ“ä½œï¿?????1æ¥æºï¼Œalu_src1 == 0è¡¨ç¤ºæ¥è‡ªreg1ï¼Œalu_src1 == 1è¡¨ç¤ºæ¥è‡ªPC
    // alu_src2          aluæ“ä½œï¿?????2æ¥æºï¼Œalu_src2 == 2â€™b00è¡¨ç¤ºæ¥è‡ªreg2ï¼Œalu_src2 == 2'b01è¡¨ç¤ºæ¥è‡ªreg2åœ°å€ï¼Œalu_src2 == 2'b10è¡¨ç¤ºæ¥è‡ªç«‹å³ï¿?????
// å®éªŒè¦æ±‚
    // è¡¥å…¨æ¨¡å—


`include "Parameters.v"   
module ControllerDecoder(
    input wire [31:0] inst,
    output wire jal,
    output wire jalr,
    output wire op1_src, // csr
    output wire [1:0] op2_src,
    output reg [3:0] ALU_func,
    output reg [2:0] br_type,
    output wire load_npc,
    output wire [1:0] wb_select,
    output reg [2:0] load_type,
    output reg [1:0] src_reg_en,
    output reg reg_write_en,
    output reg csr_write_en,
    output reg [3:0] cache_write_en,
    output wire alu_src1,
    output wire [1:0] alu_src2,
    output reg [2:0] imm_type
    );

    // TODO: Complete this module
    parameter LUI = 7'b0110111, AUIPC = 7'b0010111, JAL = 7'b1101111, JALR = 7'b1100111, BR = 7'b1100011, LOAD = 7'b0000011, STORE = 7'b0100011, I = 7'b0010011, R = 7'b0110011, CSR = 7'b1110011;
    assign jal = (inst[6:0] == JAL)? 1'b1 : 1'b0;
    assign jalr = (inst[6:0] == JALR)? 1'b1 : 1'b0;
    assign op2_src = (inst[6:0] == LUI || inst[6:0] == AUIPC || inst[6:0] == JAL || inst[6:0] == JALR || inst[6:0] == BR || inst[6:0] == LOAD || inst[6:0] == STORE || inst[6:0] == I) ? 2'b01 : 
                     ((inst[6:0] == CSR) ? 2'b10 : 2'b0);
    assign op1_src = (inst[6:0] == CSR && inst[14] == 1'b1)? 1'b1 : 1'b0;
    assign load_npc = (inst[6:0] == JAL || inst[6:0] == JALR)? 1'b1 : 1'b0;
    assign wb_select = (inst[6:0] == CSR) ? 2'b10 : ((inst[6:0] == LOAD) ? 2'b01 : 2'b00);  //å› æ­¤aluçš„æ“ä½œä¸ä¼šå½±å“registerçš„å†™å›?
    assign alu_src1 = (inst[6:0] == AUIPC) ? 1'b1 : 1'b0;
    assign alu_src2 = (inst[6:0] == LUI || inst[6:0] == AUIPC || inst[6:0] == STORE || inst[6:0] == I || inst[6:0] == LOAD || inst[6:0] == BR) ? 2'b10 : 2'b00;
    always @ (*)
    begin
        ALU_func = `ADD;
        br_type = `NOBRANCH;
        load_type = `NOREGWRITE;
        src_reg_en = 2'b0;
        reg_write_en = 1'b0;
        csr_write_en = 1'b0;
        cache_write_en = 4'b0;
        imm_type = `RTYPE;
        case(inst[6:0])
            LUI:  //lui
            begin
              //  op2_src = 1'b0;
                ALU_func = `LUI;
             //   load_npc = 1'b0;
             //   wb_select = 1'b0;
                src_reg_en = 2'b0;
                reg_write_en = 1'b1;
                imm_type = `UTYPE;
            end
            AUIPC:  //auipc
            begin
               // op2_src = 1'b0;
                ALU_func = `ADD;
              //  load_npc = 1'b0;
              //  wb_select = 1'b0;
                src_reg_en = 2'b0;
                reg_write_en = 1'b1;
            //    alu_src1 = 1'b1;  //æ¥è‡ªPC
                imm_type = `UTYPE;
            end
            JAL:  //jal
            begin
             //   jal = 1'b1;
             //   op2_src = 1'b1;  //è®¡ç®—åç§»åœ°å€
              // load_npc = 1'b1;
             //  wb_select = 1'b0;
                src_reg_en = 2'b0;
                reg_write_en = 1'b1;
                imm_type = `JTYPE;
            end
            JALR:  //jalr
            begin
            //    jalr = 1'b1;
             //   op2_src = 1'b1;  //è®¡ç®—åç§»åœ°å€
                ALU_func = `ADD;
             //   load_npc = 1'b1;
             //   wb_select = 1'b0;
                src_reg_en = 2'b10;
                reg_write_en = 1'b1;
                imm_type = `ITYPE;
            end
            BR:  //br
            begin
              //  op2_src = 1'b1;
             //   load_npc = 1'b0;
                src_reg_en = 2'b11;
                imm_type = `BTYPE;
                case(inst[14:12])
                    3'b000: br_type = `BEQ;  //beq
                    3'b001: br_type = `BNE;  //bne
                    3'b100: br_type = `BLT;  //blt
                    3'b101: br_type = `BGE;  //bge
                    3'b110: br_type = `BLTU;  //bltu
                    3'b111: br_type = `BGEU;  //bgeu
                endcase
            end
            LOAD:  //load
            begin
             //   op2_src = 1'b1;
                ALU_func = `ADD;
             //   load_npc = 1'b0;
                //wb_select = 1'b1;
                src_reg_en = 2'b10;
                reg_write_en = 1'b1;
                imm_type = `ITYPE;
                case(inst[14:12])
                    3'b000: load_type = `LB;  //lb
                    3'b001: load_type = `LH;  //lh
                    3'b010: load_type = `LW;  //lw
                    3'b100: load_type = `LBU;  //lbu
                    3'b101: load_type = `LHU;  //lhu
                endcase
            end
            STORE: //store
            begin
               // op2_src = 1'b1;
                ALU_func = `ADD;
             //   load_npc = 1'b0;
                src_reg_en = 2'b11;
                imm_type = `STYPE;
                case(inst[14:12])
                    3'b000: cache_write_en = 4'b0001;  //sb
                    3'b001: cache_write_en = 4'b0011;  //sh
                    3'b010: cache_write_en = 4'b1111;  //sw
                endcase
            end
            I:  //ç«‹å³æ•°æŒ‡ï¿????
            begin
              //  op2_src = 1'b1;
              //  load_npc = 1'b0;
              //  wb_select = 1'b0;
                src_reg_en = 2'b10;   //reg1è¢«ç”¨ï¿???
                reg_write_en = 1'b1;
                imm_type = `ITYPE;
                case(inst[14:12])
                    3'b000: ALU_func = `ADD;  //addi    
                    3'b010: ALU_func = `SLT;  //slti
                    3'b011: ALU_func = `SLTU;  //sltiu
                    3'b100: ALU_func = `XOR;  //xori
                    3'b110: ALU_func = `OR;  //ori
                    3'b111: ALU_func = `AND;  //andi
                    3'b001: ALU_func = `SLL;  //slli
                    3'b101:  
                        if(inst[31:25] == 7'b0)  //srli
                            ALU_func = `SRL; 
                        else 
                            ALU_func = `SRA; 
                endcase
            end
            R:  //RæŒ‡ä»¤
            begin
              //  op2_src = 1'b0;
              //  load_npc = 1'b0;
             //   wb_select = 1'b0;
                src_reg_en = 2'b11;   //reg1,2å‡è¢«ç”¨åˆ°
                reg_write_en = 1'b1;
                imm_type = `RTYPE;
                case(inst[14:12])
                    3'b000:  
                        if(inst[31:25] == 7'b0)  //add
                            ALU_func = `ADD;
                        else  //sub
                            ALU_func = `SUB;
                    3'b001: ALU_func = `SLL;  //sll
                    3'b010: ALU_func = `SLT;  //slt
                    3'b011: ALU_func = `SLTU; //sltu
                    3'b100: ALU_func = `XOR;  //xor
                    3'b101:  
                        if(inst[31:25] == 7'b0)  //srl
                            ALU_func = `SRL; 
                        else ALU_func = `SRA;  //sra

                    3'b110: ALU_func = `OR;  //or
                    3'b111: ALU_func = `AND;  //and 
                endcase
             end
            CSR: //ç‰¹æ®ŠæŒ‡ä»¤
            begin
                if(inst[14] == 1'b1 && inst[19:15] == 5'h0)
                    csr_write_en = 1'b0;
                else
                    csr_write_en = 1'b1;
                if(inst[14] == 1'b1)
                    src_reg_en = 2'b00;
                else
                    src_reg_en = 2'b10;
                reg_write_en = 1'b1;  //å¦‚æœrdæ˜?0ï¼Œç”±registeræœ¬èº«çš„è®¾å®šï¼Œä¸ä¼šå†™å…¥reg
                imm_type = `ZTYPE;
                case(inst[14:12])
                    3'b001: ALU_func = `REG1; //csrrw
                    3'b010: ALU_func = `OR; //csrrs
                    3'b011: ALU_func = `CLR; //csrrc
                    3'b101: ALU_func = `REG1; //csrrwi  op1_srcæ˜¯wireï¼Œå› æ­¤è¿™é‡Œä¸å¿…æŒ‡å®?
                    3'b110: ALU_func = `OR; //csrrsi
                    3'b111: ALU_func = `CLR; //csrrci
                endcase 
            end
            //default:
        endcase
    
    end

endmodule
