// Seed: 2322916399
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output uwire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1'b0;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1
  );
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [-1 : -1] id_5 = id_3(1);
endmodule
