Clock Cycle  1

32 Register Values:
$0=0, $1=101, $2=102, $3=103, $4=104, $5=105, $6=106, $7=107
$8=108, $9=109, $10=10a, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=111, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=118, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = a1020000

IF/ID_Read (read by the ID stage)
Inst = 0

ID/EX_Write (written to by the ID stage)

Control:
RegDst=0, ALUSrc=0, ALUOp=0
MemRead=0, MemWrite=0, MemToReg=0 RegWrite=0

Data Values:
ReadReg1Value=0, ReadReg2Value=0, SEOffset=0
WriteReg_20_16=0, WriteReg_15_11=0, Function=0

ID/EX_Read (read by the EX stage)

Control:
RegDst=0, ALUSrc=0, ALUOp=0
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
ReadReg1Value=0, ReadReg2Value=0, SEOffset=0
WriteReg_20_16=0, WriteReg_15_11=0, Function=0

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
SWValue=0, WriteRegNum=0, ALUResult=0

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
SWValue=0, WriteRegNum=0, ALUResult=0

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=0, RegWrite=0

Data Values:
LWDataValue=0, ALUResult=0, WriteRegNum=0

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=0, RegWrite=0

Data Values:
LWDataValue=0, ALUResult=0, WriteRegNum=0

Clock Cycle  2

32 Register Values:
$0=0, $1=101, $2=102, $3=103, $4=104, $5=105, $6=106, $7=107
$8=108, $9=109, $10=10a, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=111, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=118, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = 810afffc

IF/ID_Read (read by the ID stage)
Inst = a1020000

ID/EX_Write (written to by the ID stage)

Control:
RegDst=0, ALUSrc=1, ALUOp=0
MemRead=0, MemWrite=1, MemToReg=0 RegWrite=0

Data Values:
ReadReg1Value=108, ReadReg2Value=102, SEOffset=0
WriteReg_20_16=2, WriteReg_15_11=0, Function=0

ID/EX_Read (read by the EX stage)

Control:
RegDst=0, ALUSrc=0, ALUOp=0
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
ReadReg1Value=0, ReadReg2Value=0, SEOffset=0
WriteReg_20_16=0, WriteReg_15_11=0, Function=0

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
SWValue=0, WriteRegNum=0, ALUResult=0

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
SWValue=0, WriteRegNum=0, ALUResult=0

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=0, RegWrite=0

Data Values:
LWDataValue=0, ALUResult=0, WriteRegNum=0

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=0, RegWrite=0

Data Values:
LWDataValue=0, ALUResult=0, WriteRegNum=0

Clock Cycle  3

32 Register Values:
$0=0, $1=101, $2=102, $3=103, $4=104, $5=105, $6=106, $7=107
$8=108, $9=109, $10=10a, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=111, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=118, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = 831820

IF/ID_Read (read by the ID stage)
Inst = 810afffc

ID/EX_Write (written to by the ID stage)

Control:
RegDst=0, ALUSrc=1, ALUOp=0
MemRead=1, MemWrite=0, MemToReg=1 RegWrite=1

Data Values:
ReadReg1Value=108, ReadReg2Value=10a, SEOffset=fffffffc
WriteReg_20_16=10, WriteReg_15_11=31, Function=3c

ID/EX_Read (read by the EX stage)

Control:
RegDst=0, ALUSrc=1, ALUOp=0
MemRead=0, MemWrite=1, MemToReg=0, RegWrite=0

Data Values:
ReadReg1Value=108, ReadReg2Value=102, SEOffset=0
WriteReg_20_16=2, WriteReg_15_11=0, Function=0

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=0, MemWrite=1, MemToReg=0, RegWrite=0

Data Values:
SWValue=102, WriteRegNum=2, ALUResult=108

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
SWValue=0, WriteRegNum=0, ALUResult=0

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=0, RegWrite=0

Data Values:
LWDataValue=0, ALUResult=0, WriteRegNum=0

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=0, RegWrite=0

Data Values:
LWDataValue=0, ALUResult=0, WriteRegNum=0

Clock Cycle  4

32 Register Values:
$0=0, $1=101, $2=102, $3=103, $4=104, $5=105, $6=106, $7=107
$8=108, $9=109, $10=10a, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=111, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=118, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = 1263820

IF/ID_Read (read by the ID stage)
Inst = 831820

ID/EX_Write (written to by the ID stage)

Control:
RegDst=1, ALUSrc=0, ALUOp=10
MemRead=0, MemWrite=0, MemToReg=0 RegWrite=1

Data Values:
ReadReg1Value=104, ReadReg2Value=103, SEOffset=1820
WriteReg_20_16=3, WriteReg_15_11=3, Function=20

ID/EX_Read (read by the EX stage)

Control:
RegDst=0, ALUSrc=1, ALUOp=0
MemRead=1, MemWrite=0, MemToReg=1, RegWrite=1

Data Values:
ReadReg1Value=108, ReadReg2Value=10a, SEOffset=fffffffc
WriteReg_20_16=10, WriteReg_15_11=31, Function=3c

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=1, MemWrite=0, MemToReg=1, RegWrite=1

Data Values:
SWValue=10a, WriteRegNum=10, ALUResult=104

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=0, MemWrite=1, MemToReg=0, RegWrite=0

Data Values:
SWValue=102, WriteRegNum=2, ALUResult=108

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=0, RegWrite=0

Data Values:
LWDataValue=0, ALUResult=108, WriteRegNum=2

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=0, RegWrite=0

Data Values:
LWDataValue=0, ALUResult=0, WriteRegNum=0

Clock Cycle  5

32 Register Values:
$0=0, $1=101, $2=102, $3=103, $4=104, $5=105, $6=106, $7=107
$8=108, $9=109, $10=10a, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=111, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=118, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = 1224820

IF/ID_Read (read by the ID stage)
Inst = 1263820

ID/EX_Write (written to by the ID stage)

Control:
RegDst=1, ALUSrc=0, ALUOp=10
MemRead=0, MemWrite=0, MemToReg=0 RegWrite=1

Data Values:
ReadReg1Value=109, ReadReg2Value=106, SEOffset=3820
WriteReg_20_16=6, WriteReg_15_11=7, Function=20

ID/EX_Read (read by the EX stage)

Control:
RegDst=1, ALUSrc=0, ALUOp=10
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
ReadReg1Value=104, ReadReg2Value=103, SEOffset=1820
WriteReg_20_16=3, WriteReg_15_11=3, Function=20

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
SWValue=103, WriteRegNum=3, ALUResult=207

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=1, MemWrite=0, MemToReg=1, RegWrite=1

Data Values:
SWValue=10a, WriteRegNum=10, ALUResult=104

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=1, RegWrite=1

Data Values:
LWDataValue=4, ALUResult=104, WriteRegNum=10

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=0, RegWrite=0

Data Values:
LWDataValue=0, ALUResult=108, WriteRegNum=2

Clock Cycle  6

32 Register Values:
$0=0, $1=101, $2=102, $3=103, $4=104, $5=105, $6=106, $7=107
$8=108, $9=109, $10=4, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=111, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=118, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = 81180000

IF/ID_Read (read by the ID stage)
Inst = 1224820

ID/EX_Write (written to by the ID stage)

Control:
RegDst=1, ALUSrc=0, ALUOp=10
MemRead=0, MemWrite=0, MemToReg=0 RegWrite=1

Data Values:
ReadReg1Value=109, ReadReg2Value=102, SEOffset=4820
WriteReg_20_16=2, WriteReg_15_11=9, Function=20

ID/EX_Read (read by the EX stage)

Control:
RegDst=1, ALUSrc=0, ALUOp=10
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
ReadReg1Value=109, ReadReg2Value=106, SEOffset=3820
WriteReg_20_16=6, WriteReg_15_11=7, Function=20

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
SWValue=106, WriteRegNum=7, ALUResult=20f

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
SWValue=103, WriteRegNum=3, ALUResult=207

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=0, RegWrite=1

Data Values:
LWDataValue=4, ALUResult=207, WriteRegNum=3

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=1, RegWrite=1

Data Values:
LWDataValue=4, ALUResult=104, WriteRegNum=10

Clock Cycle  7

32 Register Values:
$0=0, $1=101, $2=102, $3=207, $4=104, $5=105, $6=106, $7=107
$8=108, $9=109, $10=4, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=111, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=118, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = 81510010

IF/ID_Read (read by the ID stage)
Inst = 81180000

ID/EX_Write (written to by the ID stage)

Control:
RegDst=0, ALUSrc=1, ALUOp=0
MemRead=1, MemWrite=0, MemToReg=1 RegWrite=1

Data Values:
ReadReg1Value=108, ReadReg2Value=118, SEOffset=0
WriteReg_20_16=24, WriteReg_15_11=0, Function=0

ID/EX_Read (read by the EX stage)

Control:
RegDst=1, ALUSrc=0, ALUOp=10
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
ReadReg1Value=109, ReadReg2Value=102, SEOffset=4820
WriteReg_20_16=2, WriteReg_15_11=9, Function=20

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
SWValue=102, WriteRegNum=9, ALUResult=20b

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
SWValue=106, WriteRegNum=7, ALUResult=20f

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=0, RegWrite=1

Data Values:
LWDataValue=4, ALUResult=20f, WriteRegNum=7

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=0, RegWrite=1

Data Values:
LWDataValue=4, ALUResult=207, WriteRegNum=3

Clock Cycle  8

32 Register Values:
$0=0, $1=101, $2=102, $3=207, $4=104, $5=105, $6=106, $7=20f
$8=108, $9=109, $10=4, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=111, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=118, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = 624022

IF/ID_Read (read by the ID stage)
Inst = 81510010

ID/EX_Write (written to by the ID stage)

Control:
RegDst=0, ALUSrc=1, ALUOp=0
MemRead=1, MemWrite=0, MemToReg=1 RegWrite=1

Data Values:
ReadReg1Value=4, ReadReg2Value=111, SEOffset=10
WriteReg_20_16=17, WriteReg_15_11=0, Function=10

ID/EX_Read (read by the EX stage)

Control:
RegDst=0, ALUSrc=1, ALUOp=0
MemRead=1, MemWrite=0, MemToReg=1, RegWrite=1

Data Values:
ReadReg1Value=108, ReadReg2Value=118, SEOffset=0
WriteReg_20_16=24, WriteReg_15_11=0, Function=0

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=1, MemWrite=0, MemToReg=1, RegWrite=1

Data Values:
SWValue=118, WriteRegNum=24, ALUResult=108

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
SWValue=102, WriteRegNum=9, ALUResult=20b

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=0, RegWrite=1

Data Values:
LWDataValue=4, ALUResult=20b, WriteRegNum=9

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=0, RegWrite=1

Data Values:
LWDataValue=4, ALUResult=20f, WriteRegNum=7

Clock Cycle  9

32 Register Values:
$0=0, $1=101, $2=102, $3=207, $4=104, $5=105, $6=106, $7=20f
$8=108, $9=20b, $10=4, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=111, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=118, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = 0

IF/ID_Read (read by the ID stage)
Inst = 624022

ID/EX_Write (written to by the ID stage)

Control:
RegDst=1, ALUSrc=0, ALUOp=10
MemRead=0, MemWrite=0, MemToReg=0 RegWrite=1

Data Values:
ReadReg1Value=207, ReadReg2Value=102, SEOffset=4022
WriteReg_20_16=2, WriteReg_15_11=8, Function=22

ID/EX_Read (read by the EX stage)

Control:
RegDst=0, ALUSrc=1, ALUOp=0
MemRead=1, MemWrite=0, MemToReg=1, RegWrite=1

Data Values:
ReadReg1Value=4, ReadReg2Value=111, SEOffset=10
WriteReg_20_16=17, WriteReg_15_11=0, Function=10

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=1, MemWrite=0, MemToReg=1, RegWrite=1

Data Values:
SWValue=111, WriteRegNum=17, ALUResult=14

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=1, MemWrite=0, MemToReg=1, RegWrite=1

Data Values:
SWValue=118, WriteRegNum=24, ALUResult=108

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=1, RegWrite=1

Data Values:
LWDataValue=102, ALUResult=108, WriteRegNum=24

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=0, RegWrite=1

Data Values:
LWDataValue=4, ALUResult=20b, WriteRegNum=9

Clock Cycle  10

32 Register Values:
$0=0, $1=101, $2=102, $3=207, $4=104, $5=105, $6=106, $7=20f
$8=108, $9=20b, $10=4, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=111, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=102, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = 0

IF/ID_Read (read by the ID stage)
Inst = 0

ID/EX_Write (written to by the ID stage)

Control:
RegDst=0, ALUSrc=0, ALUOp=0
MemRead=0, MemWrite=0, MemToReg=0 RegWrite=0

Data Values:
ReadReg1Value=0, ReadReg2Value=0, SEOffset=0
WriteReg_20_16=0, WriteReg_15_11=0, Function=0

ID/EX_Read (read by the EX stage)

Control:
RegDst=1, ALUSrc=0, ALUOp=10
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
ReadReg1Value=207, ReadReg2Value=102, SEOffset=4022
WriteReg_20_16=2, WriteReg_15_11=8, Function=22

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
SWValue=102, WriteRegNum=8, ALUResult=105

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=1, MemWrite=0, MemToReg=1, RegWrite=1

Data Values:
SWValue=111, WriteRegNum=17, ALUResult=14

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=1, RegWrite=1

Data Values:
LWDataValue=14, ALUResult=14, WriteRegNum=17

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=1, RegWrite=1

Data Values:
LWDataValue=102, ALUResult=108, WriteRegNum=24

Clock Cycle  11

32 Register Values:
$0=0, $1=101, $2=102, $3=207, $4=104, $5=105, $6=106, $7=20f
$8=108, $9=20b, $10=4, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=14, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=102, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = 0

IF/ID_Read (read by the ID stage)
Inst = 0

ID/EX_Write (written to by the ID stage)

Control:
RegDst=0, ALUSrc=0, ALUOp=0
MemRead=0, MemWrite=0, MemToReg=0 RegWrite=0

Data Values:
ReadReg1Value=0, ReadReg2Value=0, SEOffset=0
WriteReg_20_16=0, WriteReg_15_11=0, Function=0

ID/EX_Read (read by the EX stage)

Control:
RegDst=0, ALUSrc=0, ALUOp=0
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
ReadReg1Value=0, ReadReg2Value=0, SEOffset=0
WriteReg_20_16=0, WriteReg_15_11=0, Function=0

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
SWValue=0, WriteRegNum=0, ALUResult=0

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=1

Data Values:
SWValue=102, WriteRegNum=8, ALUResult=105

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=0, RegWrite=1

Data Values:
LWDataValue=14, ALUResult=105, WriteRegNum=8

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=1, RegWrite=1

Data Values:
LWDataValue=14, ALUResult=14, WriteRegNum=17

Clock Cycle  12

32 Register Values:
$0=0, $1=101, $2=102, $3=207, $4=104, $5=105, $6=106, $7=20f
$8=105, $9=20b, $10=4, $11=10b, $12=10c, $13=10d, $14=10e, $15=10f
$16=110, $17=14, $18=112, $19=113, $20=114, $21=115, $22=116, $23=117
$24=102, $25=119, $26=11a, $27=11b, $28=11c, $29=11d, $30=11e, $31=11f

IF/ID_Write (written to by the IF stage)
Inst = 0

IF/ID_Read (read by the ID stage)
Inst = 0

ID/EX_Write (written to by the ID stage)

Control:
RegDst=0, ALUSrc=0, ALUOp=0
MemRead=0, MemWrite=0, MemToReg=0 RegWrite=0

Data Values:
ReadReg1Value=0, ReadReg2Value=0, SEOffset=0
WriteReg_20_16=0, WriteReg_15_11=0, Function=0

ID/EX_Read (read by the EX stage)

Control:
RegDst=0, ALUSrc=0, ALUOp=0
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
ReadReg1Value=0, ReadReg2Value=0, SEOffset=0
WriteReg_20_16=0, WriteReg_15_11=0, Function=0

EX/MEM_Write (written to by the EX stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
SWValue=0, WriteRegNum=0, ALUResult=0

EX/MEM_Read (read by the MEM stage)

Control:
MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0

Data Values:
SWValue=0, WriteRegNum=0, ALUResult=0

MEM/WB_Write (written to by the MEM stage)

Control:
MemToReg=0, RegWrite=0

Data Values:
LWDataValue=14, ALUResult=0, WriteRegNum=0

MEM/WB_Read (read by the WB stage)

Control:
MemToReg=0, RegWrite=1

Data Values:
LWDataValue=14, ALUResult=105, WriteRegNum=8

[Finished in 0.5s]