<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_banked="False" is_stub_entry="False">
      <reg_short_name>CNTNSAR</reg_short_name>
        
        <reg_long_name>Counter-timer Non-secure Access Register</reg_long_name>

        <power_domain_text>It is <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> whether CNTNSAR is implemented in the Core power domain or in the Debug power domain</power_domain_text>


      
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>Timer</reg_component>
    <reg_frame>CNTCTLBase</reg_frame>
    <reg_offset><hexnumber>0x004</hexnumber></reg_offset>
    <reg_instance>CNTNSAR</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_type>RW</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>



          <reg_reset_value>

      </reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Provides the highest-level control of whether frames CNTBaseN and CNTEL0BaseN are accessible by Non-secure accesses.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
          <reg_group>Generic Timer registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>For more information, see <xref browsertext="'Power and reset domains for the system level implementation of the Generic Timer'" filename="I_system_level_implementation_of_the_generic__.fm" linkend="CEGHAIAF"/>.</para>
      </configuration_text>

      </reg_configuration>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>CNTNSAR is a 32-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        






<fields id="fieldset_0" length="32">
  <text_before_fields/>
  <field id="fieldset_0-31_8" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>31</field_msb>
    <field_lsb>8</field_lsb>
    <rel_range>31:8</rel_range>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_0-7_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>NS&lt;n&gt;</field_name>
    <field_msb>7</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>7:0</rel_range>
    <field_description order="before">
      <para>Non-secure access to frame n.</para>
    </field_description>
    <field_description order="after"><para>This bit also determines whether, in the CNTCTLBase frame, <register_link state="ext" id="ext-cntacrn.xml">CNTACR&lt;n&gt;</register_link> and <register_link state="ext" id="ext-cntvoffn.xml">CNTVOFF&lt;n&gt;</register_link> are accessible to Non-secure accesses.</para>
<para>If frame CNTBase&lt;n&gt;:</para>
<list type="unordered">
<listitem><content>Is not implemented, then NS&lt;n&gt; is <arm-defined-word>RES0</arm-defined-word>.</content>
</listitem><listitem><content>Is not Configurable access, and is accessible only by Secure accesses, then NS&lt;n&gt; is <arm-defined-word>RES0</arm-defined-word>.</content>
</listitem><listitem><content>Is not Configurable access, and is accessible by both Secure and Non-secure accesses, then NS&lt;n&gt; is <arm-defined-word>RES1</arm-defined-word>.</content>
</listitem></list></field_description>
    <field_array_indexes index_variable="n" element_size="1" range_specifier="n">
      <field_array_index>
        <field_array_start>7</field_array_start>
        <field_array_end>0</field_array_end>
      </field_array_index>
    </field_array_indexes>
    <field_values>
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>Secure access only. Behaves as <arm-defined-word>RES0</arm-defined-word> to Non-secure accesses.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>Secure and Non-secure accesses permitted.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_resets>
      <field_reset reset_type="Timer">
        <field_reset_standard_text>AU</field_reset_standard_text>
      </field_reset>
    </field_resets>
  </field>
  <text_after_fields/>
</fields>




    
<reg_fieldset length="32">
  <fieldat id="fieldset_0-31_8" msb="31" lsb="8"/>
  <fieldat id="fieldset_0-7_0" label="NS7" msb="7" lsb="7"/>
  <fieldat id="fieldset_0-7_0" label="NS6" msb="6" lsb="6"/>
  <fieldat id="fieldset_0-7_0" label="NS5" msb="5" lsb="5"/>
  <fieldat id="fieldset_0-7_0" label="NS4" msb="4" lsb="4"/>
  <fieldat id="fieldset_0-7_0" label="NS3" msb="3" lsb="3"/>
  <fieldat id="fieldset_0-7_0" label="NS2" msb="2" lsb="2"/>
  <fieldat id="fieldset_0-7_0" label="NS1" msb="1" lsb="1"/>
  <fieldat id="fieldset_0-7_0" label="NS0" msb="0" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          


  
    
      <access_permission_text>
        <para>In a system that recognizes two Security states, this register is only accessible by Secure accesses.</para>
      </access_permission_text>






      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</timestamp>
</register_page>