<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=x-ua-compatible content="IE=edge"><title>5 nm, Volume Production in Early 2020 | NovaVibe</title><meta name=generator content="Hugo 0.98.0"><meta name=description content="TSMC last week held a groundbreaking ceremony for its Fab 18 phase 1 production facility. The fab will produce chips using TSMC’s 5 nm process starting from early 2020. When all three phases of the manufacturing facility are completed, its wafer starts capacity will exceed one million 300-mm wafers per year, comparable with other three GigaFabs operated by TSMC.
TSMC’s Fab 18 will be located in Tainan (in the Southern Taiwan Science Park), and will be built in three phases."><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cayman/css/normalize.css><link href="https://fonts.googleapis.com/css?family=Open+Sans:400,700" rel=stylesheet type=text/css><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cayman/css/cayman.css><link rel=apple-touch-icon sizes=180x180 href=./apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=./favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=./favicon-16x16.png><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/katex.min.css integrity=sha384-yFRtMMDnQtDRO8rLpMIKrtPCD5jdktao2TV19YiZYWMDkUR5GQZR/NOVTdquEx1j crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/katex.min.js integrity=sha384-9Nhn55MVVN0/4OFx7EE5kpFBPsEMZxKTCnA+4fqDmg12eCTqGi6+BB2LjY8brQxJ crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/contrib/auto-render.min.js integrity=sha384-kWPLUVMOks5AQFrykwIup5lo0m3iMkkHrD0uJ4H5cjeGihAutqP0yW0J6dpFiVkI crossorigin=anonymous onload=renderMathInElement(document.body)></script></head><body><section class=page-header><h1 class=project-name>NovaVibe</h1><h2 class=project-tagline></h2><nav><a href=./index.html class=btn>Blog</a>
<a href=./sitemap.xml class=btn>Sitemap</a>
<a href=./index.xml class=btn>RSS</a></nav></section><section class=main-content><h1>5 nm, Volume Production in Early 2020</h1><div><strong>Publish date: </strong>2024-08-17</div><img src=https://cdn.statically.io/img/images.anandtech.com/doci/12377/semiconductor_wafer_678_678x452.jpg style=margin:auto;display:block;text-align:center;max-width:100%;height:auto><p>TSMC last week held a groundbreaking ceremony for its Fab 18 phase 1 production facility. The fab will produce chips using TSMC’s 5 nm process starting from early 2020. When all three phases of the manufacturing facility are completed, its wafer starts capacity will exceed one million 300-mm wafers per year, comparable with other three GigaFabs operated by TSMC.</p><p>TSMC’s Fab 18 will be located in Tainan (in the Southern Taiwan Science Park), and will be built in three phases. The construction of the first phase or segment of the building will be completed in about a year from now, after which TSMC will move in equipment sometime in early 2019. In about two years from now, the company expects to start volume production of chips using its 5 nm process technology at the Fab 18/phase 1. Construction of the second and the third phases will commence in Q3 2018 and Q3 2019. The two phases will start volume production in 2020 and 2021, respectively.</p><table align=center border=0 cellpadding=0 cellspacing=1 width=500><tbody readability=2><tr class=tgrey readability=2><td align=center colspan=6>TSMC's Fab 18: Milestones</td></tr><tr class=tlblue><td width=186>&nbsp;</td><td align=center valign=middle width=137>Phase 1</td><td align=center valign=middle width=136>Phase 2</td><td align=center valign=middle width=136>Phase 3</td></tr><tr><td class=tlgrey>Construction Start</td><td align=center valign=middle>Early 2018</td><td align=center valign=middle>Q3 2018</td><td align=center valign=middle>Q3 2019</td></tr><tr><td class=tlgrey>Equipment Move-In</td><td align=center valign=middle>Early 2019</td><td align=center valign=middle>?</td><td align=center valign=middle>?</td></tr><tr readability=2><td class=tlgrey>High-Volume Manufacturing Start</td><td align=center valign=middle>Early 2020</td><td align=center valign=middle>2020</td><td align=center valign=middle>2021</td></tr></tbody></table><p>The Fab 18 will have a total floor area of 950,000 square meters and its cleanroom area will exceed 160,000 square meters, the contract maker of semiconductors said. TSMC estimates that the combined production capacity of all three phases of the Fab 18 will exceed one million 300-mm wafer starts per year, which is comparable to the capacities of the other GigaFabs that TSMC operates — Fab 12, Fab 14, and Fab 15. It is noteworthy that the planned floor area and cleanroom space of the Fab 18 will be significantly larger than the initially planned floor and cleanroom area of the <a href=#>Fab 15</a>, which emphasizes increasing complexity of IC manufacturing these days as well as increasing orders from TSMC's clients.&nbsp; In total, the Fab 18 will cost TSMC NT$500 billion ($17.08 billion), making it one of the most expensive chip manufacturing facilities in the world.</p><table align=center border=0 cellpadding=0 cellspacing=1 width=500><tbody readability=6><tr class=tgrey readability=2><td align=center colspan=5>Brief Comparison of TSMC's Fab 15 and Fab 18</td></tr><tr class=tlblue><td width=186>&nbsp;</td><td align=center valign=middle width=137>Fab 15</td><td align=center valign=middle width=136>Fab 18</td></tr><tr><td class=tlgrey>Total Area of Site</td><td align=center valign=middle>18.4 hectares</td><td align=center valign=middle>?</td></tr><tr><td class=tlgrey>Building Area</td><td align=center valign=middle>430,000 m²</td><td align=center valign=middle>950,000 m²</td></tr><tr><td class=tlgrey>Clean Room Space*</td><td align=center valign=middle>104,000 m²</td><td align=center valign=middle>160,000 m²</td></tr><tr readability=6><td class=tlgrey>Initially Expected Investment**</td><td align=center valign=middle>NT$300 billion<br>~$9.375 billion</td><td align=center valign=middle>NT$500 billion<br>~$17.08 billion</td></tr><tr><td class=tlgrey>Groundbreaking</td><td align=center valign=middle>July 2010</td><td align=center valign=middle>January 2018</td></tr><tr readability=4><td class=tlgrey>Notes</td><td align=center colspan=2 rowspan=1 valign=middle>*Fabs are usually upgraded over time, today's cleanroom space of the Fab 15 may be larger than initially projected.<br>**Initially expected investments tend to change over time.</td></tr></tbody></table><p>Besides its dimensions and cost, there is another reason why Fab 18 is important for the semiconductor industry: it will be one of the world’s first facilities to produce chips using a 5-nm production tech. TSMC yet has to detail its 5 nm manufacturing technology, but from the announcements that the company <a href=#>has made so far</a> it is evident that this fabrication process will rely significantly on EUV lithography. TSMC did not mention EUV at all in its press release, which is a bit strange. Meanwhile, over the course of last year the semiconductor manufacturer did mention that the 5 nm fabrication technology would be its second-gen EUV process, which means usage of EUV for more more layers when compared to the CLN7FF+ (its advanced 7 nm tech). Furthermore, TSMC already has functional SRAM cells made using its CLN5FF technology and the yields were satisfactory in mid-2017. Therefore, the 5 nm development process seems to be going on relatively well.</p><p>The extended usage of EUV for 5-nm chip production means that the company will need to install more EUV tools into the Fab 18, which is one of the reasons why it needed to expand the fab’s cleanroom space. The fact that TSMC has begun to build Fab 18 indicates that the contract maker of chips is confident in its 5 nm technology as well as EUV equipment, including ASML’s TWINSCAN NXE scanners, Cymer’s EUV light sources and other tools. This confidence is further underscored by their intention to start high-volume manufacturing of 5-nm devices in Fab 18 in early 2020.</p><table align=center border=0 cellpadding=0 cellspacing=1 width=680><tbody readability=2><tr class=tgrey readability=4><td align=center colspan=7>Advertised PPA Improvements of TSMC's CLN7FF Nodes<br>Data announced by TSMC during conference calls, press briefings and in press releases</td></tr><tr class=tlblue><td rowspan=1 width=186>&nbsp;</td><td align=center valign=middle width=136>7FF<br>vs<br>16FF+</td><td align=center valign=middle width=136>7FF<br>vs<br>10FF</td><td align=center valign=middle width=136>7FF EUV<br>vs<br>7FF</td><td align=center valign=middle width=136>5FF EUV<br>vs<br>7FF EUV</td></tr><tr><td class=tlgrey>Power</td><td align=center valign=middle>60%</td><td align=center valign=middle>&lt;40%</td><td align=center valign=middle>10%</td><td align=center valign=middle>lower</td></tr><tr><td class=tlgrey>Performance</td><td align=center valign=middle>30%</td><td align=center valign=middle>?</td><td align=center valign=middle>lower</td><td align=center valign=middle>higher</td></tr><tr><td class=tlgrey>Area Reduction</td><td align=center valign=middle>70%</td><td align=center valign=middle>>37%</td><td align=center valign=middle>~10%</td><td align=center valign=middle>tangible</td></tr><tr><td class=tlgrey>HVM Start</td><td align=center valign=middle>~Q2 2018</td><td align=center valign=middle>-</td><td align=center valign=middle>~H2 2019</td><td align=center valign=middle>H1 2020</td></tr></tbody></table><p>Related Reading:</p><p>Sources: TSMC (<a href=#>1</a>, <a href=#>2</a>, <a href=#>3</a>, <a href=#>4</a>)</p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH5zf5ZwZq2rnZh6tMDAq6usZaSkeqPByKWbZp6Rl3pyhIxupaZlmaN6pq3RpbBmamBnfQ%3D%3D</p><footer class=site-footer><span class=site-footer-credits>Made with <a href=https://gohugo.io/>Hugo</a>. © 2022. All rights reserved.</span></footer></section><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/floating.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>