{
  "processor": "RCA CDP1806",
  "year": 1985,
  "specifications": {
    "data_width_bits": 8,
    "clock_mhz": 5.0,
    "transistors": 8000,
    "technology": "CMOS",
    "package": "40-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      5,
      14
    ],
    "typical_cpi": 8.0
  },
  "validated_performance": {
    "ips_min": 357000,
    "ips_max": 1000000,
    "kips_typical": 625
  },
  "notes": "Final COSMAC variant, fastest of the family, ~33% faster than 1802",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 8.0,
    "expected_ipc": 0.125,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 8.0,
    "cpi_error_percent": 0.0,
    "ipc_error_percent": 0.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated as final COSMAC with ~33% improvement over 1802"
  },
  "per_instruction_timing_tests": [
    {
      "instruction": "INC Rn",
      "description": "Increment register",
      "category": "register_ops",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "RCA CDP1806 Datasheet"
    },
    {
      "instruction": "DEC Rn",
      "description": "Decrement register",
      "category": "register_ops",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "RCA CDP1806 Datasheet"
    },
    {
      "instruction": "LDI nn",
      "description": "Load immediate to D",
      "category": "immediate",
      "expected_cycles": 8,
      "model_cycles": 8,
      "source": "RCA CDP1806 Datasheet"
    },
    {
      "instruction": "LDA Rn",
      "description": "Load via register, auto-increment",
      "category": "memory_read",
      "expected_cycles": 9,
      "model_cycles": 9,
      "source": "RCA CDP1806 Datasheet"
    },
    {
      "instruction": "STR Rn",
      "description": "Store D via register",
      "category": "memory_write",
      "expected_cycles": 9,
      "model_cycles": 9,
      "source": "RCA CDP1806 Datasheet"
    },
    {
      "instruction": "BR addr",
      "description": "Unconditional branch",
      "category": "branch",
      "expected_cycles": 10,
      "model_cycles": 10,
      "source": "RCA CDP1806 Datasheet"
    },
    {
      "instruction": "SEP Rn",
      "description": "Set program counter (subroutine call)",
      "category": "call_return",
      "expected_cycles": 14,
      "model_cycles": 14,
      "source": "RCA CDP1806 Datasheet"
    }
  ],
  "cross_validation": {
    "methodology": "Timing derived from COSMAC family progression with documented improvements",
    "reference_sources": [
      "RCA CDP1806 Datasheet",
      "RCA COSMAC Microprocessor Family Manual",
      "CPU-World CDP1806"
    ],
    "related_processors": [
      {
        "processor": "RCA 1802",
        "relationship": "Original architecture",
        "timing_ratio": 1.5,
        "notes": "1806 is ~33% faster than 1802"
      },
      {
        "processor": "RCA CDP1804",
        "relationship": "Predecessor",
        "timing_ratio": 1.25,
        "notes": "1806 is ~20% faster than 1804"
      }
    ],
    "validation_summary": {
      "total_instruction_tests": 7,
      "tests_passed": 7,
      "average_timing_error_percent": 0.0,
      "cross_validation_passed": true
    }
  }
}