
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000177b4  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b9c  08017978  08017978  00027978  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018514  08018514  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08018514  08018514  00028514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801851c  0801851c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801851c  0801851c  0002851c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018524  08018524  00028524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08018528  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00023cd4  200001e0  08018704  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20023eb4  08018704  00033eb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00035389  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007632  00000000  00000000  00065595  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002100  00000000  00000000  0006cbc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001e30  00000000  00000000  0006ecc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00036bdc  00000000  00000000  00070af8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00024c3d  00000000  00000000  000a76d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001100b6  00000000  00000000  000cc311  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001dc3c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a0f0  00000000  00000000  001dc444  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0801795c 	.word	0x0801795c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	0801795c 	.word	0x0801795c

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f006 fd74 	bl	8007ac4 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	200219a8 	.word	0x200219a8

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f006 fd5c 	bl	8007ac4 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	200219a8 	.word	0x200219a8

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f006 fbe5 	bl	80077f0 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f005 f94c 	bl	80062c4 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f005 f946 	bl	80062c4 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f005 f940 	bl	80062c4 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f005 f93a 	bl	80062c4 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f005 f934 	bl	80062c4 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f005 f92e 	bl	80062c4 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f005 f928 	bl	80062c4 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f005 f922 	bl	80062c4 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f005 f91c 	bl	80062c4 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f005 f916 	bl	80062c4 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f005 f90a 	bl	80062c4 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f005 f904 	bl	80062c4 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f013 fb65 	bl	80147f8 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_r;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), total_distance_(0){}
 8001154:	b490      	push	{r4, r7}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	f04f 0300 	mov.w	r3, #0
 8001162:	f04f 0400 	mov.w	r4, #0
 8001166:	e9c2 3400 	strd	r3, r4, [r2]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	f04f 0300 	mov.w	r3, #0
 8001170:	f04f 0400 	mov.w	r4, #0
 8001174:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	f04f 0300 	mov.w	r3, #0
 800117e:	f04f 0400 	mov.w	r4, #0
 8001182:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	f04f 0300 	mov.w	r3, #0
 800118c:	f04f 0400 	mov.w	r4, #0
 8001190:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	f04f 0300 	mov.w	r3, #0
 800119a:	f04f 0400 	mov.w	r4, #0
 800119e:	e9c2 3408 	strd	r3, r4, [r2, #32]
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	f04f 0300 	mov.w	r3, #0
 80011a8:	f04f 0400 	mov.w	r4, #0
 80011ac:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc90      	pop	{r4, r7}
 80011ba:	4770      	bx	lr

080011bc <_ZN7Encoder4initEv>:

void Encoder::init()
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80011c4:	213c      	movs	r1, #60	; 0x3c
 80011c6:	4809      	ldr	r0, [pc, #36]	; (80011ec <_ZN7Encoder4initEv+0x30>)
 80011c8:	f00a fb14 	bl	800b7f4 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80011cc:	213c      	movs	r1, #60	; 0x3c
 80011ce:	4808      	ldr	r0, [pc, #32]	; (80011f0 <_ZN7Encoder4initEv+0x34>)
 80011d0:	f00a fb10 	bl	800b7f4 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <_ZN7Encoder4initEv+0x38>)
 80011d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011da:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <_ZN7Encoder4initEv+0x3c>)
 80011de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20021bfc 	.word	0x20021bfc
 80011f0:	200218e0 	.word	0x200218e0
 80011f4:	40010000 	.word	0x40010000
 80011f8:	40010400 	.word	0x40010400
 80011fc:	00000000 	.word	0x00000000

08001200 <_ZN7Encoder9updateCntEv>:

void Encoder::updateCnt()
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	cnt_l_ = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 8001208:	4b4b      	ldr	r3, [pc, #300]	; (8001338 <_ZN7Encoder9updateCntEv+0x138>)
 800120a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120c:	ee07 3a90 	vmov	s15, r3
 8001210:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001214:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800133c <_ZN7Encoder9updateCntEv+0x13c>
 8001218:	ee77 7a67 	vsub.f32	s15, s14, s15
 800121c:	ee17 0a90 	vmov	r0, s15
 8001220:	f7ff f9aa 	bl	8000578 <__aeabi_f2d>
 8001224:	a340      	add	r3, pc, #256	; (adr r3, 8001328 <_ZN7Encoder9updateCntEv+0x128>)
 8001226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122a:	f7ff f9fd 	bl	8000628 <__aeabi_dmul>
 800122e:	4603      	mov	r3, r0
 8001230:	460c      	mov	r4, r1
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r_ = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001238:	4b41      	ldr	r3, [pc, #260]	; (8001340 <_ZN7Encoder9updateCntEv+0x140>)
 800123a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123c:	ee07 3a90 	vmov	s15, r3
 8001240:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001244:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800133c <_ZN7Encoder9updateCntEv+0x13c>
 8001248:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800124c:	ee17 0a90 	vmov	r0, s15
 8001250:	f7ff f992 	bl	8000578 <__aeabi_f2d>
 8001254:	a334      	add	r3, pc, #208	; (adr r3, 8001328 <_ZN7Encoder9updateCntEv+0x128>)
 8001256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125a:	f7ff f9e5 	bl	8000628 <__aeabi_dmul>
 800125e:	4603      	mov	r3, r0
 8001260:	460c      	mov	r4, r1
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	e9c2 3402 	strd	r3, r4, [r2, #8]

	total_cnt_l_ += cnt_l_;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001274:	461a      	mov	r2, r3
 8001276:	4623      	mov	r3, r4
 8001278:	f7ff f820 	bl	80002bc <__adddf3>
 800127c:	4603      	mov	r3, r0
 800127e:	460c      	mov	r4, r1
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	e9c2 3406 	strd	r3, r4, [r2, #24]
	total_cnt_r_ += cnt_r_;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001292:	461a      	mov	r2, r3
 8001294:	4623      	mov	r3, r4
 8001296:	f7ff f811 	bl	80002bc <__adddf3>
 800129a:	4603      	mov	r3, r0
 800129c:	460c      	mov	r4, r1
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	e9c2 3408 	strd	r3, r4, [r2, #32]

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80012b0:	461a      	mov	r2, r3
 80012b2:	4623      	mov	r3, r4
 80012b4:	f7ff f802 	bl	80002bc <__adddf3>
 80012b8:	4603      	mov	r3, r0
 80012ba:	460c      	mov	r4, r1
 80012bc:	4618      	mov	r0, r3
 80012be:	4621      	mov	r1, r4
 80012c0:	a31b      	add	r3, pc, #108	; (adr r3, 8001330 <_ZN7Encoder9updateCntEv+0x130>)
 80012c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c6:	f7ff f9af 	bl	8000628 <__aeabi_dmul>
 80012ca:	4603      	mov	r3, r0
 80012cc:	460c      	mov	r4, r1
 80012ce:	4618      	mov	r0, r3
 80012d0:	4621      	mov	r1, r4
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012da:	f7ff facf 	bl	800087c <__aeabi_ddiv>
 80012de:	4603      	mov	r3, r0
 80012e0:	460c      	mov	r4, r1
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	e9c2 3404 	strd	r3, r4, [r2, #16]
	total_distance_ += distance_;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 80012f4:	461a      	mov	r2, r3
 80012f6:	4623      	mov	r3, r4
 80012f8:	f7fe ffe0 	bl	80002bc <__adddf3>
 80012fc:	4603      	mov	r3, r0
 80012fe:	460c      	mov	r4, r1
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	monitor_distance = distance_;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 800130c:	4618      	mov	r0, r3
 800130e:	4621      	mov	r1, r4
 8001310:	f7ff fc82 	bl	8000c18 <__aeabi_d2f>
 8001314:	4602      	mov	r2, r0
 8001316:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <_ZN7Encoder9updateCntEv+0x144>)
 8001318:	601a      	str	r2, [r3, #0]
}
 800131a:	bf00      	nop
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	bd90      	pop	{r4, r7, pc}
 8001322:	bf00      	nop
 8001324:	f3af 8000 	nop.w
 8001328:	e9a19657 	.word	0xe9a19657
 800132c:	3ff224a8 	.word	0x3ff224a8
 8001330:	1ab1d998 	.word	0x1ab1d998
 8001334:	3f7830b5 	.word	0x3f7830b5
 8001338:	40010000 	.word	0x40010000
 800133c:	47000000 	.word	0x47000000
 8001340:	40010400 	.word	0x40010400
 8001344:	200001fc 	.word	0x200001fc

08001348 <_ZN7Encoder6getCntERdS0_>:

void Encoder::getCnt(double &cnt_l, double &cnt_r)
{
 8001348:	b490      	push	{r4, r7}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	e9d3 3400 	ldrd	r3, r4, [r3]
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r = cnt_r_;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	e9c2 3400 	strd	r3, r4, [r2]
}
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bc90      	pop	{r4, r7}
 8001374:	4770      	bx	lr

08001376 <_ZN7Encoder11getDistanceEv>:

double Encoder::getDistance()
{
 8001376:	b490      	push	{r4, r7}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
	return distance_;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001384:	ec44 3b17 	vmov	d7, r3, r4
}
 8001388:	eeb0 0a47 	vmov.f32	s0, s14
 800138c:	eef0 0a67 	vmov.f32	s1, s15
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bc90      	pop	{r4, r7}
 8001396:	4770      	bx	lr

08001398 <_ZN7Encoder13clearDistanceEv>:
{
	return total_distance_;
}

void Encoder::clearDistance()
{
 8001398:	b490      	push	{r4, r7}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	distance_ = 0;
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	f04f 0300 	mov.w	r3, #0
 80013a6:	f04f 0400 	mov.w	r4, #0
 80013aa:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc90      	pop	{r4, r7}
 80013b6:	4770      	bx	lr

080013b8 <_ZN7Encoder8clearCntEv>:

void Encoder::clearCnt()
{
 80013b8:	b490      	push	{r4, r7}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	f04f 0300 	mov.w	r3, #0
 80013c6:	f04f 0400 	mov.w	r4, #0
 80013ca:	e9c2 3400 	strd	r3, r4, [r2]
	cnt_r_ = 0;
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	f04f 0300 	mov.w	r3, #0
 80013d4:	f04f 0400 	mov.w	r4, #0
 80013d8:	e9c2 3402 	strd	r3, r4, [r2, #8]
	TIM1 -> CNT = CNT_OFFSET;
 80013dc:	4b09      	ldr	r3, [pc, #36]	; (8001404 <_ZN7Encoder8clearCntEv+0x4c>)
 80013de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013e2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80013e4:	4b08      	ldr	r3, [pc, #32]	; (8001408 <_ZN7Encoder8clearCntEv+0x50>)
 80013e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013ea:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	f04f 0300 	mov.w	r3, #0
 80013f2:	f04f 0400 	mov.w	r4, #0
 80013f6:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc90      	pop	{r4, r7}
 8001402:	4770      	bx	lr
 8001404:	40010000 	.word	0x40010000
 8001408:	40010400 	.word	0x40010400

0800140c <_ZN7Encoder13clearTotalCntEv>:
{
	return (total_cnt_l_ + total_cnt_r_) / 2;
}

void Encoder::clearTotalCnt()
{
 800140c:	b490      	push	{r4, r7}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	total_cnt_l_ = 0;
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	f04f 0300 	mov.w	r3, #0
 800141a:	f04f 0400 	mov.w	r4, #0
 800141e:	e9c2 3406 	strd	r3, r4, [r2, #24]
	total_cnt_r_ = 0;
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	f04f 0400 	mov.w	r4, #0
 800142c:	e9c2 3408 	strd	r3, r4, [r2, #32]
	total_distance_ = 0;
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	f04f 0300 	mov.w	r3, #0
 8001436:	f04f 0400 	mov.w	r4, #0
 800143a:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bc90      	pop	{r4, r7}
 8001446:	4770      	bx	lr

08001448 <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001452:	2300      	movs	r3, #0
 8001454:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 8001456:	6839      	ldr	r1, [r7, #0]
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 f9f1 	bl	8001840 <create_path>

	fopen_folder_and_file();	//
 800145e:	f000 fa05 	bl	800186c <fopen_folder_and_file>

	return ret;
 8001462:	7bfb      	ldrb	r3, [r7, #15]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001472:	2300      	movs	r3, #0
 8001474:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 8001476:	4804      	ldr	r0, [pc, #16]	; (8001488 <user_fclose+0x1c>)
 8001478:	f00f fbed 	bl	8010c56 <f_close>

	return ret;
 800147c:	79fb      	ldrb	r3, [r7, #7]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	200207ec 	.word	0x200207ec

0800148c <sd_write>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write(short size, float *data, char state){
 800148c:	b590      	push	{r4, r7, lr}
 800148e:	b087      	sub	sp, #28
 8001490:	af02      	add	r7, sp, #8
 8001492:	4603      	mov	r3, r0
 8001494:	6039      	str	r1, [r7, #0]
 8001496:	80fb      	strh	r3, [r7, #6]
 8001498:	4613      	mov	r3, r2
 800149a:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 80014a0:	2300      	movs	r3, #0
 80014a2:	81fb      	strh	r3, [r7, #14]
 80014a4:	e030      	b.n	8001508 <sd_write+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 80014a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	683a      	ldr	r2, [r7, #0]
 80014ae:	4413      	add	r3, r2
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f860 	bl	8000578 <__aeabi_f2d>
 80014b8:	4603      	mov	r3, r0
 80014ba:	460c      	mov	r4, r1
 80014bc:	e9cd 3400 	strd	r3, r4, [sp]
 80014c0:	4a17      	ldr	r2, [pc, #92]	; (8001520 <sd_write+0x94>)
 80014c2:	2180      	movs	r1, #128	; 0x80
 80014c4:	4817      	ldr	r0, [pc, #92]	; (8001524 <sd_write+0x98>)
 80014c6:	f012 fa07 	bl	80138d8 <sniprintf>

		if(state == ADD_WRITE){
 80014ca:	797b      	ldrb	r3, [r7, #5]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d106      	bne.n	80014de <sd_write+0x52>
			f_lseek(&fil, f_size(&fil));	//
 80014d0:	4b15      	ldr	r3, [pc, #84]	; (8001528 <sd_write+0x9c>)
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	4619      	mov	r1, r3
 80014d6:	4814      	ldr	r0, [pc, #80]	; (8001528 <sd_write+0x9c>)
 80014d8:	f00f fc31 	bl	8010d3e <f_lseek>
 80014dc:	e003      	b.n	80014e6 <sd_write+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 80014de:	2100      	movs	r1, #0
 80014e0:	4811      	ldr	r0, [pc, #68]	; (8001528 <sd_write+0x9c>)
 80014e2:	f00f fc2c 	bl	8010d3e <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 80014e6:	480f      	ldr	r0, [pc, #60]	; (8001524 <sd_write+0x98>)
 80014e8:	f7fe fe8a 	bl	8000200 <strlen>
 80014ec:	4602      	mov	r2, r0
 80014ee:	4b0f      	ldr	r3, [pc, #60]	; (800152c <sd_write+0xa0>)
 80014f0:	490c      	ldr	r1, [pc, #48]	; (8001524 <sd_write+0x98>)
 80014f2:	480d      	ldr	r0, [pc, #52]	; (8001528 <sd_write+0x9c>)
 80014f4:	f00f f99d 	bl	8010832 <f_write>

		bufclear();	//
 80014f8:	f000 f9d2 	bl	80018a0 <bufclear>
	for(short i = 0 ; i < size; i++){
 80014fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001500:	b29b      	uxth	r3, r3
 8001502:	3301      	adds	r3, #1
 8001504:	b29b      	uxth	r3, r3
 8001506:	81fb      	strh	r3, [r7, #14]
 8001508:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800150c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001510:	429a      	cmp	r2, r3
 8001512:	dbc8      	blt.n	80014a6 <sd_write+0x1a>
	}
	return ret;
 8001514:	7b7b      	ldrb	r3, [r7, #13]
}
 8001516:	4618      	mov	r0, r3
 8001518:	3714      	adds	r7, #20
 800151a:	46bd      	mov	sp, r7
 800151c:	bd90      	pop	{r4, r7, pc}
 800151e:	bf00      	nop
 8001520:	08017978 	.word	0x08017978
 8001524:	2002075c 	.word	0x2002075c
 8001528:	200207ec 	.word	0x200207ec
 800152c:	200207dc 	.word	0x200207dc

08001530 <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b089      	sub	sp, #36	; 0x24
 8001534:	af02      	add	r7, sp, #8
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	603b      	str	r3, [r7, #0]
 800153c:	4613      	mov	r3, r2
 800153e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001544:	68b9      	ldr	r1, [r7, #8]
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	f000 f97a 	bl	8001840 <create_path>

	if(state == OVER_WRITE){
 800154c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001550:	2b00      	cmp	r3, #0
 8001552:	d108      	bne.n	8001566 <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001554:	4822      	ldr	r0, [pc, #136]	; (80015e0 <sd_write_array_float+0xb0>)
 8001556:	f00f fba8 	bl	8010caa <f_chdir>
		f_unlink(filepath);	//	
 800155a:	4822      	ldr	r0, [pc, #136]	; (80015e4 <sd_write_array_float+0xb4>)
 800155c:	f00f fe13 	bl	8011186 <f_unlink>
		f_chdir("..");
 8001560:	4821      	ldr	r0, [pc, #132]	; (80015e8 <sd_write_array_float+0xb8>)
 8001562:	f00f fba2 	bl	8010caa <f_chdir>
	}

	fopen_folder_and_file();	//	
 8001566:	f000 f981 	bl	800186c <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800156a:	2300      	movs	r3, #0
 800156c:	82fb      	strh	r3, [r7, #22]
 800156e:	e028      	b.n	80015c2 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 8001570:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	683a      	ldr	r2, [r7, #0]
 8001578:	4413      	add	r3, r2
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe fffb 	bl	8000578 <__aeabi_f2d>
 8001582:	4603      	mov	r3, r0
 8001584:	460c      	mov	r4, r1
 8001586:	e9cd 3400 	strd	r3, r4, [sp]
 800158a:	4a18      	ldr	r2, [pc, #96]	; (80015ec <sd_write_array_float+0xbc>)
 800158c:	2180      	movs	r1, #128	; 0x80
 800158e:	4818      	ldr	r0, [pc, #96]	; (80015f0 <sd_write_array_float+0xc0>)
 8001590:	f012 f9a2 	bl	80138d8 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 8001594:	4b17      	ldr	r3, [pc, #92]	; (80015f4 <sd_write_array_float+0xc4>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	4619      	mov	r1, r3
 800159a:	4816      	ldr	r0, [pc, #88]	; (80015f4 <sd_write_array_float+0xc4>)
 800159c:	f00f fbcf 	bl	8010d3e <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 80015a0:	4813      	ldr	r0, [pc, #76]	; (80015f0 <sd_write_array_float+0xc0>)
 80015a2:	f7fe fe2d 	bl	8000200 <strlen>
 80015a6:	4602      	mov	r2, r0
 80015a8:	4b13      	ldr	r3, [pc, #76]	; (80015f8 <sd_write_array_float+0xc8>)
 80015aa:	4911      	ldr	r1, [pc, #68]	; (80015f0 <sd_write_array_float+0xc0>)
 80015ac:	4811      	ldr	r0, [pc, #68]	; (80015f4 <sd_write_array_float+0xc4>)
 80015ae:	f00f f940 	bl	8010832 <f_write>

		bufclear();	//	
 80015b2:	f000 f975 	bl	80018a0 <bufclear>
	for(short i = 0 ; i < size; i++){
 80015b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	3301      	adds	r3, #1
 80015be:	b29b      	uxth	r3, r3
 80015c0:	82fb      	strh	r3, [r7, #22]
 80015c2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80015c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	dbd0      	blt.n	8001570 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 80015ce:	4809      	ldr	r0, [pc, #36]	; (80015f4 <sd_write_array_float+0xc4>)
 80015d0:	f00f fb41 	bl	8010c56 <f_close>

	return ret;
 80015d4:	7d7b      	ldrb	r3, [r7, #21]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	371c      	adds	r7, #28
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd90      	pop	{r4, r7, pc}
 80015de:	bf00      	nop
 80015e0:	2002065c 	.word	0x2002065c
 80015e4:	2001f518 	.word	0x2001f518
 80015e8:	08017988 	.word	0x08017988
 80015ec:	08017978 	.word	0x08017978
 80015f0:	2002075c 	.word	0x2002075c
 80015f4:	200207ec 	.word	0x200207ec
 80015f8:	200207dc 	.word	0x200207dc

080015fc <sd_write_array_double>:
//* SD
//* char *, char *, short, double *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data, char state){
 80015fc:	b590      	push	{r4, r7, lr}
 80015fe:	b089      	sub	sp, #36	; 0x24
 8001600:	af02      	add	r7, sp, #8
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	603b      	str	r3, [r7, #0]
 8001608:	4613      	mov	r3, r2
 800160a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 8001610:	68b9      	ldr	r1, [r7, #8]
 8001612:	68f8      	ldr	r0, [r7, #12]
 8001614:	f000 f914 	bl	8001840 <create_path>

	if(state == OVER_WRITE){
 8001618:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800161c:	2b00      	cmp	r3, #0
 800161e:	d108      	bne.n	8001632 <sd_write_array_double+0x36>
		f_chdir(dirpath);
 8001620:	4820      	ldr	r0, [pc, #128]	; (80016a4 <sd_write_array_double+0xa8>)
 8001622:	f00f fb42 	bl	8010caa <f_chdir>
		f_unlink(filepath);	//	
 8001626:	4820      	ldr	r0, [pc, #128]	; (80016a8 <sd_write_array_double+0xac>)
 8001628:	f00f fdad 	bl	8011186 <f_unlink>
		f_chdir("..");
 800162c:	481f      	ldr	r0, [pc, #124]	; (80016ac <sd_write_array_double+0xb0>)
 800162e:	f00f fb3c 	bl	8010caa <f_chdir>
	}

	fopen_folder_and_file();	//	
 8001632:	f000 f91b 	bl	800186c <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 8001636:	2300      	movs	r3, #0
 8001638:	82fb      	strh	r3, [r7, #22]
 800163a:	e024      	b.n	8001686 <sd_write_array_double+0x8a>
		snprintf(buffer, BUFF_SIZE, "%23.10e\n", *(data + i));	//doublestring
 800163c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	4413      	add	r3, r2
 8001646:	e9d3 3400 	ldrd	r3, r4, [r3]
 800164a:	e9cd 3400 	strd	r3, r4, [sp]
 800164e:	4a18      	ldr	r2, [pc, #96]	; (80016b0 <sd_write_array_double+0xb4>)
 8001650:	2180      	movs	r1, #128	; 0x80
 8001652:	4818      	ldr	r0, [pc, #96]	; (80016b4 <sd_write_array_double+0xb8>)
 8001654:	f012 f940 	bl	80138d8 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 8001658:	4b17      	ldr	r3, [pc, #92]	; (80016b8 <sd_write_array_double+0xbc>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	4619      	mov	r1, r3
 800165e:	4816      	ldr	r0, [pc, #88]	; (80016b8 <sd_write_array_double+0xbc>)
 8001660:	f00f fb6d 	bl	8010d3e <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 8001664:	4813      	ldr	r0, [pc, #76]	; (80016b4 <sd_write_array_double+0xb8>)
 8001666:	f7fe fdcb 	bl	8000200 <strlen>
 800166a:	4602      	mov	r2, r0
 800166c:	4b13      	ldr	r3, [pc, #76]	; (80016bc <sd_write_array_double+0xc0>)
 800166e:	4911      	ldr	r1, [pc, #68]	; (80016b4 <sd_write_array_double+0xb8>)
 8001670:	4811      	ldr	r0, [pc, #68]	; (80016b8 <sd_write_array_double+0xbc>)
 8001672:	f00f f8de 	bl	8010832 <f_write>

		bufclear();	//	
 8001676:	f000 f913 	bl	80018a0 <bufclear>
	for(short i = 0 ; i < size; i++){
 800167a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800167e:	b29b      	uxth	r3, r3
 8001680:	3301      	adds	r3, #1
 8001682:	b29b      	uxth	r3, r3
 8001684:	82fb      	strh	r3, [r7, #22]
 8001686:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800168a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800168e:	429a      	cmp	r2, r3
 8001690:	dbd4      	blt.n	800163c <sd_write_array_double+0x40>
	}

	f_close(&fil);	//	
 8001692:	4809      	ldr	r0, [pc, #36]	; (80016b8 <sd_write_array_double+0xbc>)
 8001694:	f00f fadf 	bl	8010c56 <f_close>

	return ret;
 8001698:	7d7b      	ldrb	r3, [r7, #21]
}
 800169a:	4618      	mov	r0, r3
 800169c:	371c      	adds	r7, #28
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd90      	pop	{r4, r7, pc}
 80016a2:	bf00      	nop
 80016a4:	2002065c 	.word	0x2002065c
 80016a8:	2001f518 	.word	0x2001f518
 80016ac:	08017988 	.word	0x08017988
 80016b0:	0801798c 	.word	0x0801798c
 80016b4:	2002075c 	.word	0x2002075c
 80016b8:	200207ec 	.word	0x200207ec
 80016bc:	200207dc 	.word	0x200207dc

080016c0 <sd_write_array_int>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_int(const char *p_folder_name, const char *p_file_name, short size, int *data, char state){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	603b      	str	r3, [r7, #0]
 80016cc:	4613      	mov	r3, r2
 80016ce:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 80016d4:	68b9      	ldr	r1, [r7, #8]
 80016d6:	68f8      	ldr	r0, [r7, #12]
 80016d8:	f000 f8b2 	bl	8001840 <create_path>

	if(state == OVER_WRITE){
 80016dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d108      	bne.n	80016f6 <sd_write_array_int+0x36>
		f_chdir(dirpath);
 80016e4:	481e      	ldr	r0, [pc, #120]	; (8001760 <sd_write_array_int+0xa0>)
 80016e6:	f00f fae0 	bl	8010caa <f_chdir>
		f_unlink(filepath);	//
 80016ea:	481e      	ldr	r0, [pc, #120]	; (8001764 <sd_write_array_int+0xa4>)
 80016ec:	f00f fd4b 	bl	8011186 <f_unlink>
		f_chdir("..");
 80016f0:	481d      	ldr	r0, [pc, #116]	; (8001768 <sd_write_array_int+0xa8>)
 80016f2:	f00f fada 	bl	8010caa <f_chdir>
	}

	fopen_folder_and_file();	//
 80016f6:	f000 f8b9 	bl	800186c <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 80016fa:	2300      	movs	r3, #0
 80016fc:	82fb      	strh	r3, [r7, #22]
 80016fe:	e021      	b.n	8001744 <sd_write_array_int+0x84>
		snprintf(buffer, BUFF_SIZE, "%d\n", *(data + i));	//floatstring
 8001700:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	4413      	add	r3, r2
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a17      	ldr	r2, [pc, #92]	; (800176c <sd_write_array_int+0xac>)
 800170e:	2180      	movs	r1, #128	; 0x80
 8001710:	4817      	ldr	r0, [pc, #92]	; (8001770 <sd_write_array_int+0xb0>)
 8001712:	f012 f8e1 	bl	80138d8 <sniprintf>
		}
		else{
			f_lseek(&fil, 0);	//
		}
*/
		f_lseek(&fil, f_size(&fil));	//
 8001716:	4b17      	ldr	r3, [pc, #92]	; (8001774 <sd_write_array_int+0xb4>)
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	4619      	mov	r1, r3
 800171c:	4815      	ldr	r0, [pc, #84]	; (8001774 <sd_write_array_int+0xb4>)
 800171e:	f00f fb0e 	bl	8010d3e <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//
 8001722:	4813      	ldr	r0, [pc, #76]	; (8001770 <sd_write_array_int+0xb0>)
 8001724:	f7fe fd6c 	bl	8000200 <strlen>
 8001728:	4602      	mov	r2, r0
 800172a:	4b13      	ldr	r3, [pc, #76]	; (8001778 <sd_write_array_int+0xb8>)
 800172c:	4910      	ldr	r1, [pc, #64]	; (8001770 <sd_write_array_int+0xb0>)
 800172e:	4811      	ldr	r0, [pc, #68]	; (8001774 <sd_write_array_int+0xb4>)
 8001730:	f00f f87f 	bl	8010832 <f_write>

		bufclear();	//
 8001734:	f000 f8b4 	bl	80018a0 <bufclear>
	for(short i = 0 ; i < size; i++){
 8001738:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800173c:	b29b      	uxth	r3, r3
 800173e:	3301      	adds	r3, #1
 8001740:	b29b      	uxth	r3, r3
 8001742:	82fb      	strh	r3, [r7, #22]
 8001744:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001748:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800174c:	429a      	cmp	r2, r3
 800174e:	dbd7      	blt.n	8001700 <sd_write_array_int+0x40>
	}

	f_close(&fil);	//
 8001750:	4808      	ldr	r0, [pc, #32]	; (8001774 <sd_write_array_int+0xb4>)
 8001752:	f00f fa80 	bl	8010c56 <f_close>

	return ret;
 8001756:	7d7b      	ldrb	r3, [r7, #21]
}
 8001758:	4618      	mov	r0, r3
 800175a:	3718      	adds	r7, #24
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	2002065c 	.word	0x2002065c
 8001764:	2001f518 	.word	0x2001f518
 8001768:	08017988 	.word	0x08017988
 800176c:	0801799c 	.word	0x0801799c
 8001770:	2002075c 	.word	0x2002075c
 8001774:	200207ec 	.word	0x200207ec
 8001778:	200207dc 	.word	0x200207dc

0800177c <sd_read_array_int>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_int(const char  *p_folder_name, const char *p_file_name, short size, int *data){
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	603b      	str	r3, [r7, #0]
 8001788:	4613      	mov	r3, r2
 800178a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800178c:	2300      	movs	r3, #0
 800178e:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001794:	68b9      	ldr	r1, [r7, #8]
 8001796:	68f8      	ldr	r0, [r7, #12]
 8001798:	f000 f852 	bl	8001840 <create_path>
	fopen_folder_and_file();	//
 800179c:	f000 f866 	bl	800186c <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80017a0:	e019      	b.n	80017d6 <sd_read_array_int+0x5a>
		sscanf(buffer, "%d", data + i);
 80017a2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	683a      	ldr	r2, [r7, #0]
 80017aa:	4413      	add	r3, r2
 80017ac:	461a      	mov	r2, r3
 80017ae:	4913      	ldr	r1, [pc, #76]	; (80017fc <sd_read_array_int+0x80>)
 80017b0:	4813      	ldr	r0, [pc, #76]	; (8001800 <sd_read_array_int+0x84>)
 80017b2:	f012 f8e5 	bl	8013980 <siscanf>
		i++;
 80017b6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	3301      	adds	r3, #1
 80017be:	b29b      	uxth	r3, r3
 80017c0:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 80017c2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80017c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	db03      	blt.n	80017d6 <sd_read_array_int+0x5a>
 80017ce:	88fb      	ldrh	r3, [r7, #6]
 80017d0:	3b01      	subs	r3, #1
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80017d6:	4a0b      	ldr	r2, [pc, #44]	; (8001804 <sd_read_array_int+0x88>)
 80017d8:	2180      	movs	r1, #128	; 0x80
 80017da:	4809      	ldr	r0, [pc, #36]	; (8001800 <sd_read_array_int+0x84>)
 80017dc:	f00f feae 	bl	801153c <f_gets>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1dd      	bne.n	80017a2 <sd_read_array_int+0x26>

	}

	bufclear();	//
 80017e6:	f000 f85b 	bl	80018a0 <bufclear>

	f_close(&fil);	//
 80017ea:	4806      	ldr	r0, [pc, #24]	; (8001804 <sd_read_array_int+0x88>)
 80017ec:	f00f fa33 	bl	8010c56 <f_close>

	return ret;
 80017f0:	7d7b      	ldrb	r3, [r7, #21]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3718      	adds	r7, #24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	080179a0 	.word	0x080179a0
 8001800:	2002075c 	.word	0x2002075c
 8001804:	200207ec 	.word	0x200207ec

08001808 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 800180e:	2300      	movs	r3, #0
 8001810:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 8001812:	2201      	movs	r2, #1
 8001814:	4908      	ldr	r1, [pc, #32]	; (8001838 <sd_mount+0x30>)
 8001816:	4809      	ldr	r0, [pc, #36]	; (800183c <sd_mount+0x34>)
 8001818:	f00e fc9a 	bl	8010150 <f_mount>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d102      	bne.n	8001828 <sd_mount+0x20>
 8001822:	2301      	movs	r3, #1
 8001824:	71fb      	strb	r3, [r7, #7]
 8001826:	e001      	b.n	800182c <sd_mount+0x24>
	else ret = 0;
 8001828:	2300      	movs	r3, #0
 800182a:	71fb      	strb	r3, [r7, #7]

	return ret;
 800182c:	79fb      	ldrb	r3, [r7, #7]
}
 800182e:	4618      	mov	r0, r3
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	080179a4 	.word	0x080179a4
 800183c:	2001f618 	.word	0x2001f618

08001840 <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 800184a:	6879      	ldr	r1, [r7, #4]
 800184c:	4805      	ldr	r0, [pc, #20]	; (8001864 <create_path+0x24>)
 800184e:	f012 f906 	bl	8013a5e <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001852:	6839      	ldr	r1, [r7, #0]
 8001854:	4804      	ldr	r0, [pc, #16]	; (8001868 <create_path+0x28>)
 8001856:	f012 f902 	bl	8013a5e <strcpy>

}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	2002065c 	.word	0x2002065c
 8001868:	2001f518 	.word	0x2001f518

0800186c <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001870:	4807      	ldr	r0, [pc, #28]	; (8001890 <fopen_folder_and_file+0x24>)
 8001872:	f00f fd49 	bl	8011308 <f_mkdir>

	f_chdir(dirpath);
 8001876:	4806      	ldr	r0, [pc, #24]	; (8001890 <fopen_folder_and_file+0x24>)
 8001878:	f00f fa17 	bl	8010caa <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 800187c:	2213      	movs	r2, #19
 800187e:	4905      	ldr	r1, [pc, #20]	; (8001894 <fopen_folder_and_file+0x28>)
 8001880:	4805      	ldr	r0, [pc, #20]	; (8001898 <fopen_folder_and_file+0x2c>)
 8001882:	f00e fcab 	bl	80101dc <f_open>

	f_chdir("..");
 8001886:	4805      	ldr	r0, [pc, #20]	; (800189c <fopen_folder_and_file+0x30>)
 8001888:	f00f fa0f 	bl	8010caa <f_chdir>


}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}
 8001890:	2002065c 	.word	0x2002065c
 8001894:	2001f518 	.word	0x2001f518
 8001898:	200207ec 	.word	0x200207ec
 800189c:	08017988 	.word	0x08017988

080018a0 <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 80018a6:	2300      	movs	r3, #0
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	e007      	b.n	80018bc <bufclear+0x1c>
		buffer[i] = '\0';
 80018ac:	4a08      	ldr	r2, [pc, #32]	; (80018d0 <bufclear+0x30>)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4413      	add	r3, r2
 80018b2:	2200      	movs	r2, #0
 80018b4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3301      	adds	r3, #1
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b7f      	cmp	r3, #127	; 0x7f
 80018c0:	ddf4      	ble.n	80018ac <bufclear+0xc>
	}
}
 80018c2:	bf00      	nop
 80018c4:	370c      	adds	r7, #12
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	2002075c 	.word	0x2002075c

080018d4 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80018e8:	2200      	movs	r2, #0
 80018ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018ee:	480e      	ldr	r0, [pc, #56]	; (8001928 <read_byte+0x54>)
 80018f0:	f005 ff7e 	bl	80077f0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80018f4:	f107 010f 	add.w	r1, r7, #15
 80018f8:	2364      	movs	r3, #100	; 0x64
 80018fa:	2201      	movs	r2, #1
 80018fc:	480b      	ldr	r0, [pc, #44]	; (800192c <read_byte+0x58>)
 80018fe:	f009 f93f 	bl	800ab80 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 8001902:	f107 010e 	add.w	r1, r7, #14
 8001906:	2364      	movs	r3, #100	; 0x64
 8001908:	2201      	movs	r2, #1
 800190a:	4808      	ldr	r0, [pc, #32]	; (800192c <read_byte+0x58>)
 800190c:	f009 fa6c 	bl	800ade8 <HAL_SPI_Receive>
	CS_SET;
 8001910:	2201      	movs	r2, #1
 8001912:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001916:	4804      	ldr	r0, [pc, #16]	; (8001928 <read_byte+0x54>)
 8001918:	f005 ff6a 	bl	80077f0 <HAL_GPIO_WritePin>

	return val;
 800191c:	7bbb      	ldrb	r3, [r7, #14]
}
 800191e:	4618      	mov	r0, r3
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40020400 	.word	0x40020400
 800192c:	20021888 	.word	0x20021888

08001930 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	460a      	mov	r2, r1
 800193a:	71fb      	strb	r3, [r7, #7]
 800193c:	4613      	mov	r3, r2
 800193e:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001946:	b2db      	uxtb	r3, r3
 8001948:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800194a:	2200      	movs	r2, #0
 800194c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001950:	480c      	ldr	r0, [pc, #48]	; (8001984 <write_byte+0x54>)
 8001952:	f005 ff4d 	bl	80077f0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001956:	f107 010f 	add.w	r1, r7, #15
 800195a:	2364      	movs	r3, #100	; 0x64
 800195c:	2201      	movs	r2, #1
 800195e:	480a      	ldr	r0, [pc, #40]	; (8001988 <write_byte+0x58>)
 8001960:	f009 f90e 	bl	800ab80 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001964:	1db9      	adds	r1, r7, #6
 8001966:	2364      	movs	r3, #100	; 0x64
 8001968:	2201      	movs	r2, #1
 800196a:	4807      	ldr	r0, [pc, #28]	; (8001988 <write_byte+0x58>)
 800196c:	f009 f908 	bl	800ab80 <HAL_SPI_Transmit>
	CS_SET;
 8001970:	2201      	movs	r2, #1
 8001972:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001976:	4803      	ldr	r0, [pc, #12]	; (8001984 <write_byte+0x54>)
 8001978:	f005 ff3a 	bl	80077f0 <HAL_GPIO_WritePin>
}
 800197c:	bf00      	nop
 800197e:	3710      	adds	r7, #16
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40020400 	.word	0x40020400
 8001988:	20021888 	.word	0x20021888

0800198c <IMU_init>:

uint16_t IMU_init() {
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 8001996:	2000      	movs	r0, #0
 8001998:	f7ff ff9c 	bl	80018d4 <read_byte>
 800199c:	4603      	mov	r3, r0
 800199e:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 80019a0:	797b      	ldrb	r3, [r7, #5]
 80019a2:	2be0      	cmp	r3, #224	; 0xe0
 80019a4:	d119      	bne.n	80019da <IMU_init+0x4e>
		ret = 1;
 80019a6:	2301      	movs	r3, #1
 80019a8:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 80019aa:	2101      	movs	r1, #1
 80019ac:	2006      	movs	r0, #6
 80019ae:	f7ff ffbf 	bl	8001930 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 80019b2:	2110      	movs	r1, #16
 80019b4:	2003      	movs	r0, #3
 80019b6:	f7ff ffbb 	bl	8001930 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 80019ba:	2120      	movs	r1, #32
 80019bc:	207f      	movs	r0, #127	; 0x7f
 80019be:	f7ff ffb7 	bl	8001930 <write_byte>
		write_byte(0x01,0x06);	//2000dps
 80019c2:	2106      	movs	r1, #6
 80019c4:	2001      	movs	r0, #1
 80019c6:	f7ff ffb3 	bl	8001930 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 80019ca:	2106      	movs	r1, #6
 80019cc:	2014      	movs	r0, #20
 80019ce:	f7ff ffaf 	bl	8001930 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 80019d2:	2100      	movs	r1, #0
 80019d4:	207f      	movs	r0, #127	; 0x7f
 80019d6:	f7ff ffab 	bl	8001930 <write_byte>
	}
	return ret;
 80019da:	88fb      	ldrh	r3, [r7, #6]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <read_gyro_data>:

void read_gyro_data() {
 80019e4:	b598      	push	{r3, r4, r7, lr}
 80019e6:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80019e8:	2033      	movs	r0, #51	; 0x33
 80019ea:	f7ff ff73 	bl	80018d4 <read_byte>
 80019ee:	4603      	mov	r3, r0
 80019f0:	021b      	lsls	r3, r3, #8
 80019f2:	b21c      	sxth	r4, r3
 80019f4:	2034      	movs	r0, #52	; 0x34
 80019f6:	f7ff ff6d 	bl	80018d4 <read_byte>
 80019fa:	4603      	mov	r3, r0
 80019fc:	b21b      	sxth	r3, r3
 80019fe:	4323      	orrs	r3, r4
 8001a00:	b21a      	sxth	r2, r3
 8001a02:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <read_gyro_data+0x64>)
 8001a04:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001a06:	2035      	movs	r0, #53	; 0x35
 8001a08:	f7ff ff64 	bl	80018d4 <read_byte>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	021b      	lsls	r3, r3, #8
 8001a10:	b21c      	sxth	r4, r3
 8001a12:	2036      	movs	r0, #54	; 0x36
 8001a14:	f7ff ff5e 	bl	80018d4 <read_byte>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	b21b      	sxth	r3, r3
 8001a1c:	4323      	orrs	r3, r4
 8001a1e:	b21a      	sxth	r2, r3
 8001a20:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <read_gyro_data+0x68>)
 8001a22:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001a24:	2037      	movs	r0, #55	; 0x37
 8001a26:	f7ff ff55 	bl	80018d4 <read_byte>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	021b      	lsls	r3, r3, #8
 8001a2e:	b21c      	sxth	r4, r3
 8001a30:	2038      	movs	r0, #56	; 0x38
 8001a32:	f7ff ff4f 	bl	80018d4 <read_byte>
 8001a36:	4603      	mov	r3, r0
 8001a38:	b21b      	sxth	r3, r3
 8001a3a:	4323      	orrs	r3, r4
 8001a3c:	b21a      	sxth	r2, r3
 8001a3e:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <read_gyro_data+0x6c>)
 8001a40:	801a      	strh	r2, [r3, #0]
}
 8001a42:	bf00      	nop
 8001a44:	bd98      	pop	{r3, r4, r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20021824 	.word	0x20021824
 8001a4c:	20021822 	.word	0x20021822
 8001a50:	2002181c 	.word	0x2002181c

08001a54 <read_accel_data>:

void read_accel_data() {
 8001a54:	b598      	push	{r3, r4, r7, lr}
 8001a56:	af00      	add	r7, sp, #0
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
 8001a58:	202d      	movs	r0, #45	; 0x2d
 8001a5a:	f7ff ff3b 	bl	80018d4 <read_byte>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	021b      	lsls	r3, r3, #8
 8001a62:	b21c      	sxth	r4, r3
 8001a64:	202e      	movs	r0, #46	; 0x2e
 8001a66:	f7ff ff35 	bl	80018d4 <read_byte>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	b21b      	sxth	r3, r3
 8001a6e:	4323      	orrs	r3, r4
 8001a70:	b21a      	sxth	r2, r3
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <read_accel_data+0x64>)
 8001a74:	801a      	strh	r2, [r3, #0]
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
 8001a76:	202f      	movs	r0, #47	; 0x2f
 8001a78:	f7ff ff2c 	bl	80018d4 <read_byte>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	021b      	lsls	r3, r3, #8
 8001a80:	b21c      	sxth	r4, r3
 8001a82:	2030      	movs	r0, #48	; 0x30
 8001a84:	f7ff ff26 	bl	80018d4 <read_byte>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	b21b      	sxth	r3, r3
 8001a8c:	4323      	orrs	r3, r4
 8001a8e:	b21a      	sxth	r2, r3
 8001a90:	4b0a      	ldr	r3, [pc, #40]	; (8001abc <read_accel_data+0x68>)
 8001a92:	801a      	strh	r2, [r3, #0]
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
 8001a94:	2031      	movs	r0, #49	; 0x31
 8001a96:	f7ff ff1d 	bl	80018d4 <read_byte>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	021b      	lsls	r3, r3, #8
 8001a9e:	b21c      	sxth	r4, r3
 8001aa0:	2032      	movs	r0, #50	; 0x32
 8001aa2:	f7ff ff17 	bl	80018d4 <read_byte>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	b21b      	sxth	r3, r3
 8001aaa:	4323      	orrs	r3, r4
 8001aac:	b21a      	sxth	r2, r3
 8001aae:	4b04      	ldr	r3, [pc, #16]	; (8001ac0 <read_accel_data+0x6c>)
 8001ab0:	801a      	strh	r2, [r3, #0]
}
 8001ab2:	bf00      	nop
 8001ab4:	bd98      	pop	{r3, r4, r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20021820 	.word	0x20021820
 8001abc:	20021826 	.word	0x20021826
 8001ac0:	2002181e 	.word	0x2002181e

08001ac4 <_ZN3IMUC1Ev>:
#include "stdio.h"
#include <vector>

#define PI 3.1415926535

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001ac4:	b490      	push	{r4, r7}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	801a      	strh	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	805a      	strh	r2, [r3, #2]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2200      	movs	r2, #0
 8001adc:	809a      	strh	r2, [r3, #4]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	80da      	strh	r2, [r3, #6]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	811a      	strh	r2, [r3, #8]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2200      	movs	r2, #0
 8001aee:	815a      	strh	r2, [r3, #10]
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	f04f 0300 	mov.w	r3, #0
 8001af6:	f04f 0400 	mov.w	r4, #0
 8001afa:	e9c2 3404 	strd	r3, r4, [r2, #16]
{

}
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc90      	pop	{r4, r7}
 8001b08:	4770      	bx	lr
	...

08001b0c <_ZN3IMU4initEv>:

void IMU::init()
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001b14:	f7ff ff3a 	bl	800198c <IMU_init>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	81fb      	strh	r3, [r7, #14]
	printf("who i am: %d\n", who_i_am);
 8001b1c:	89fb      	ldrh	r3, [r7, #14]
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4803      	ldr	r0, [pc, #12]	; (8001b30 <_ZN3IMU4initEv+0x24>)
 8001b22:	f011 fe43 	bl	80137ac <iprintf>

}
 8001b26:	bf00      	nop
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	080179a8 	.word	0x080179a8

08001b34 <_ZN3IMU12updateValuesEv>:

void IMU::updateValues()
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001b3c:	f7ff ff52 	bl	80019e4 <read_gyro_data>
	read_accel_data();
 8001b40:	f7ff ff88 	bl	8001a54 <read_accel_data>

	xa_ = xa;
 8001b44:	4b10      	ldr	r3, [pc, #64]	; (8001b88 <_ZN3IMU12updateValuesEv+0x54>)
 8001b46:	881b      	ldrh	r3, [r3, #0]
 8001b48:	b21a      	sxth	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	801a      	strh	r2, [r3, #0]
	ya_ = ya;
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	; (8001b8c <_ZN3IMU12updateValuesEv+0x58>)
 8001b50:	881b      	ldrh	r3, [r3, #0]
 8001b52:	b21a      	sxth	r2, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	805a      	strh	r2, [r3, #2]
	za_ = za;
 8001b58:	4b0d      	ldr	r3, [pc, #52]	; (8001b90 <_ZN3IMU12updateValuesEv+0x5c>)
 8001b5a:	881b      	ldrh	r3, [r3, #0]
 8001b5c:	b21a      	sxth	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	809a      	strh	r2, [r3, #4]
	xg_ = xg;
 8001b62:	4b0c      	ldr	r3, [pc, #48]	; (8001b94 <_ZN3IMU12updateValuesEv+0x60>)
 8001b64:	881b      	ldrh	r3, [r3, #0]
 8001b66:	b21a      	sxth	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001b6c:	4b0a      	ldr	r3, [pc, #40]	; (8001b98 <_ZN3IMU12updateValuesEv+0x64>)
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	b21a      	sxth	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001b76:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <_ZN3IMU12updateValuesEv+0x68>)
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	b21a      	sxth	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	815a      	strh	r2, [r3, #10]

}
 8001b80:	bf00      	nop
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20021820 	.word	0x20021820
 8001b8c:	20021826 	.word	0x20021826
 8001b90:	2002181e 	.word	0x2002181e
 8001b94:	20021824 	.word	0x20021824
 8001b98:	20021822 	.word	0x20021822
 8001b9c:	2002181c 	.word	0x2002181c

08001ba0 <_ZN3IMU8getOmegaEv>:

double IMU::getOmega()
{
 8001ba0:	b5b0      	push	{r4, r5, r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
	double corrected_zg = double(zg_) - offset_;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7fe fcd0 	bl	8000554 <__aeabi_i2d>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001bba:	f7fe fb7d 	bl	80002b8 <__aeabi_dsub>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return -(corrected_zg / 16.4) * PI / 180;
 8001bc6:	a315      	add	r3, pc, #84	; (adr r3, 8001c1c <_ZN3IMU8getOmegaEv+0x7c>)
 8001bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bcc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001bd0:	f7fe fe54 	bl	800087c <__aeabi_ddiv>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	4614      	mov	r4, r2
 8001bda:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001bde:	a311      	add	r3, pc, #68	; (adr r3, 8001c24 <_ZN3IMU8getOmegaEv+0x84>)
 8001be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be4:	4620      	mov	r0, r4
 8001be6:	4629      	mov	r1, r5
 8001be8:	f7fe fd1e 	bl	8000628 <__aeabi_dmul>
 8001bec:	4603      	mov	r3, r0
 8001bee:	460c      	mov	r4, r1
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	4621      	mov	r1, r4
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	4b07      	ldr	r3, [pc, #28]	; (8001c18 <_ZN3IMU8getOmegaEv+0x78>)
 8001bfa:	f7fe fe3f 	bl	800087c <__aeabi_ddiv>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	460c      	mov	r4, r1
 8001c02:	ec44 3b17 	vmov	d7, r3, r4
}
 8001c06:	eeb0 0a47 	vmov.f32	s0, s14
 8001c0a:	eef0 0a67 	vmov.f32	s1, s15
 8001c0e:	3710      	adds	r7, #16
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bdb0      	pop	{r4, r5, r7, pc}
 8001c14:	f3af 8000 	nop.w
 8001c18:	40668000 	.word	0x40668000
 8001c1c:	66666666 	.word	0x66666666
 8001c20:	40306666 	.word	0x40306666
 8001c24:	54411744 	.word	0x54411744
 8001c28:	400921fb 	.word	0x400921fb

08001c2c <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c30:	b08a      	sub	sp, #40	; 0x28
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001c36:	466b      	mov	r3, sp
 8001c38:	4698      	mov	r8, r3
	HAL_Delay(1000);
 8001c3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c3e:	f004 fb41 	bl	80062c4 <HAL_Delay>
	int16_t num = 2000;
 8001c42:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001c46:	83bb      	strh	r3, [r7, #28]
	double zg_vals[num];
 8001c48:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c4c:	1e5d      	subs	r5, r3, #1
 8001c4e:	61bd      	str	r5, [r7, #24]
 8001c50:	462b      	mov	r3, r5
 8001c52:	3301      	adds	r3, #1
 8001c54:	4619      	mov	r1, r3
 8001c56:	f04f 0200 	mov.w	r2, #0
 8001c5a:	f04f 0300 	mov.w	r3, #0
 8001c5e:	f04f 0400 	mov.w	r4, #0
 8001c62:	0194      	lsls	r4, r2, #6
 8001c64:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001c68:	018b      	lsls	r3, r1, #6
 8001c6a:	462b      	mov	r3, r5
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f04f 0200 	mov.w	r2, #0
 8001c74:	f04f 0300 	mov.w	r3, #0
 8001c78:	f04f 0400 	mov.w	r4, #0
 8001c7c:	0194      	lsls	r4, r2, #6
 8001c7e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001c82:	018b      	lsls	r3, r1, #6
 8001c84:	462b      	mov	r3, r5
 8001c86:	3301      	adds	r3, #1
 8001c88:	00db      	lsls	r3, r3, #3
 8001c8a:	3307      	adds	r3, #7
 8001c8c:	3307      	adds	r3, #7
 8001c8e:	08db      	lsrs	r3, r3, #3
 8001c90:	00db      	lsls	r3, r3, #3
 8001c92:	ebad 0d03 	sub.w	sp, sp, r3
 8001c96:	466b      	mov	r3, sp
 8001c98:	3307      	adds	r3, #7
 8001c9a:	08db      	lsrs	r3, r3, #3
 8001c9c:	00db      	lsls	r3, r3, #3
 8001c9e:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	83fb      	strh	r3, [r7, #30]
 8001ca4:	8bfa      	ldrh	r2, [r7, #30]
 8001ca6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	da14      	bge.n	8001cd8 <_ZN3IMU11calibrationEv+0xac>
		zg_vals[i] = double(zg_);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001cb4:	8bfe      	ldrh	r6, [r7, #30]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7fe fc4c 	bl	8000554 <__aeabi_i2d>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	460c      	mov	r4, r1
 8001cc0:	6979      	ldr	r1, [r7, #20]
 8001cc2:	00f2      	lsls	r2, r6, #3
 8001cc4:	440a      	add	r2, r1
 8001cc6:	e9c2 3400 	strd	r3, r4, [r2]
		HAL_Delay(2);
 8001cca:	2002      	movs	r0, #2
 8001ccc:	f004 fafa 	bl	80062c4 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001cd0:	8bfb      	ldrh	r3, [r7, #30]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	83fb      	strh	r3, [r7, #30]
 8001cd6:	e7e5      	b.n	8001ca4 <_ZN3IMU11calibrationEv+0x78>
	for(const auto &v : zg_vals){
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	627b      	str	r3, [r7, #36]	; 0x24
 8001cdc:	697a      	ldr	r2, [r7, #20]
 8001cde:	462b      	mov	r3, r5
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	00db      	lsls	r3, r3, #3
 8001ce4:	4413      	add	r3, r2
 8001ce6:	613b      	str	r3, [r7, #16]
 8001ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d017      	beq.n	8001d20 <_ZN3IMU11calibrationEv+0xf4>
 8001cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf2:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001cf4:	6a38      	ldr	r0, [r7, #32]
 8001cf6:	f7fe fc3f 	bl	8000578 <__aeabi_f2d>
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001d00:	461a      	mov	r2, r3
 8001d02:	4623      	mov	r3, r4
 8001d04:	f7fe fada 	bl	80002bc <__adddf3>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	460c      	mov	r4, r1
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	4621      	mov	r1, r4
 8001d10:	f7fe ff82 	bl	8000c18 <__aeabi_d2f>
 8001d14:	4603      	mov	r3, r0
 8001d16:	623b      	str	r3, [r7, #32]
	for(const auto &v : zg_vals){
 8001d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1a:	3308      	adds	r3, #8
 8001d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d1e:	e7e3      	b.n	8001ce8 <_ZN3IMU11calibrationEv+0xbc>
	offset_ = sum / num;
 8001d20:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001d24:	ee07 3a90 	vmov	s15, r3
 8001d28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d2c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d30:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001d34:	ee16 0a90 	vmov	r0, s13
 8001d38:	f7fe fc1e 	bl	8000578 <__aeabi_f2d>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	460c      	mov	r4, r1
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8001d46:	46c5      	mov	sp, r8
}
 8001d48:	bf00      	nop
 8001d4a:	3728      	adds	r7, #40	; 0x28
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08001d54 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af02      	add	r7, sp, #8
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	460a      	mov	r2, r1
 8001d5e:	71fb      	strb	r3, [r7, #7]
 8001d60:	4613      	mov	r3, r2
 8001d62:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001d64:	79bb      	ldrb	r3, [r7, #6]
 8001d66:	b299      	uxth	r1, r3
 8001d68:	1dfa      	adds	r2, r7, #7
 8001d6a:	2364      	movs	r3, #100	; 0x64
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	2301      	movs	r3, #1
 8001d70:	480c      	ldr	r0, [pc, #48]	; (8001da4 <INA260_read+0x50>)
 8001d72:	f005 fea7 	bl	8007ac4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001d76:	79bb      	ldrb	r3, [r7, #6]
 8001d78:	b299      	uxth	r1, r3
 8001d7a:	f107 020c 	add.w	r2, r7, #12
 8001d7e:	2364      	movs	r3, #100	; 0x64
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	2302      	movs	r3, #2
 8001d84:	4807      	ldr	r0, [pc, #28]	; (8001da4 <INA260_read+0x50>)
 8001d86:	f005 ff9b 	bl	8007cc0 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001d8a:	7b3b      	ldrb	r3, [r7, #12]
 8001d8c:	021b      	lsls	r3, r3, #8
 8001d8e:	b21a      	sxth	r2, r3
 8001d90:	7b7b      	ldrb	r3, [r7, #13]
 8001d92:	b21b      	sxth	r3, r3
 8001d94:	4313      	orrs	r3, r2
 8001d96:	b21b      	sxth	r3, r3
 8001d98:	81fb      	strh	r3, [r7, #14]
	return val;
 8001d9a:	89fb      	ldrh	r3, [r7, #14]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3710      	adds	r7, #16
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20021a3c 	.word	0x20021a3c

08001da8 <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001da8:	b590      	push	{r4, r7, lr}
 8001daa:	b087      	sub	sp, #28
 8001dac:	af02      	add	r7, sp, #8
 8001dae:	4604      	mov	r4, r0
 8001db0:	4608      	mov	r0, r1
 8001db2:	4611      	mov	r1, r2
 8001db4:	461a      	mov	r2, r3
 8001db6:	4623      	mov	r3, r4
 8001db8:	71fb      	strb	r3, [r7, #7]
 8001dba:	4603      	mov	r3, r0
 8001dbc:	71bb      	strb	r3, [r7, #6]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	717b      	strb	r3, [r7, #5]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	733b      	strb	r3, [r7, #12]
 8001dca:	79bb      	ldrb	r3, [r7, #6]
 8001dcc:	737b      	strb	r3, [r7, #13]
 8001dce:	797b      	ldrb	r3, [r7, #5]
 8001dd0:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001dd2:	793b      	ldrb	r3, [r7, #4]
 8001dd4:	b299      	uxth	r1, r3
 8001dd6:	f107 020c 	add.w	r2, r7, #12
 8001dda:	2364      	movs	r3, #100	; 0x64
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	2303      	movs	r3, #3
 8001de0:	4803      	ldr	r0, [pc, #12]	; (8001df0 <INA260_write+0x48>)
 8001de2:	f005 fe6f 	bl	8007ac4 <HAL_I2C_Master_Transmit>
}
 8001de6:	bf00      	nop
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd90      	pop	{r4, r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20021a3c 	.word	0x20021a3c

08001df4 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	71fb      	strb	r3, [r7, #7]
 8001dfe:	460b      	mov	r3, r1
 8001e00:	71bb      	strb	r3, [r7, #6]
 8001e02:	4613      	mov	r3, r2
 8001e04:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001e06:	797b      	ldrb	r3, [r7, #5]
 8001e08:	79ba      	ldrb	r2, [r7, #6]
 8001e0a:	79f9      	ldrb	r1, [r7, #7]
 8001e0c:	2000      	movs	r0, #0
 8001e0e:	f7ff ffcb 	bl	8001da8 <INA260_write>
}
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b082      	sub	sp, #8
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	4603      	mov	r3, r0
 8001e22:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	461a      	mov	r2, r3
 8001e28:	21df      	movs	r1, #223	; 0xdf
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	f7ff ffe2 	bl	8001df4 <setConfig>
}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
{

}
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	4618      	mov	r0, r3
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
	...

08001e50 <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001e5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e60:	482a      	ldr	r0, [pc, #168]	; (8001f0c <_ZN8JoyStick8getValueEv+0xbc>)
 8001e62:	f005 fcad 	bl	80077c0 <HAL_GPIO_ReadPin>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	bf0c      	ite	eq
 8001e6c:	2301      	moveq	r3, #1
 8001e6e:	2300      	movne	r3, #0
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <_ZN8JoyStick8getValueEv+0x2e>
 8001e76:	89fb      	ldrh	r3, [r7, #14]
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8001e7e:	2101      	movs	r1, #1
 8001e80:	4823      	ldr	r0, [pc, #140]	; (8001f10 <_ZN8JoyStick8getValueEv+0xc0>)
 8001e82:	f005 fc9d 	bl	80077c0 <HAL_GPIO_ReadPin>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	bf0c      	ite	eq
 8001e8c:	2301      	moveq	r3, #1
 8001e8e:	2300      	movne	r3, #0
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <_ZN8JoyStick8getValueEv+0x4e>
 8001e96:	89fb      	ldrh	r3, [r7, #14]
 8001e98:	f043 0302 	orr.w	r3, r3, #2
 8001e9c:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8001e9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ea2:	481a      	ldr	r0, [pc, #104]	; (8001f0c <_ZN8JoyStick8getValueEv+0xbc>)
 8001ea4:	f005 fc8c 	bl	80077c0 <HAL_GPIO_ReadPin>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	bf0c      	ite	eq
 8001eae:	2301      	moveq	r3, #1
 8001eb0:	2300      	movne	r3, #0
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d003      	beq.n	8001ec0 <_ZN8JoyStick8getValueEv+0x70>
 8001eb8:	89fb      	ldrh	r3, [r7, #14]
 8001eba:	f043 0304 	orr.w	r3, r3, #4
 8001ebe:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 8001ec0:	2104      	movs	r1, #4
 8001ec2:	4814      	ldr	r0, [pc, #80]	; (8001f14 <_ZN8JoyStick8getValueEv+0xc4>)
 8001ec4:	f005 fc7c 	bl	80077c0 <HAL_GPIO_ReadPin>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	bf0c      	ite	eq
 8001ece:	2301      	moveq	r3, #1
 8001ed0:	2300      	movne	r3, #0
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d003      	beq.n	8001ee0 <_ZN8JoyStick8getValueEv+0x90>
 8001ed8:	89fb      	ldrh	r3, [r7, #14]
 8001eda:	f043 0308 	orr.w	r3, r3, #8
 8001ede:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 8001ee0:	2180      	movs	r1, #128	; 0x80
 8001ee2:	480a      	ldr	r0, [pc, #40]	; (8001f0c <_ZN8JoyStick8getValueEv+0xbc>)
 8001ee4:	f005 fc6c 	bl	80077c0 <HAL_GPIO_ReadPin>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	bf0c      	ite	eq
 8001eee:	2301      	moveq	r3, #1
 8001ef0:	2300      	movne	r3, #0
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d003      	beq.n	8001f00 <_ZN8JoyStick8getValueEv+0xb0>
 8001ef8:	89fb      	ldrh	r3, [r7, #14]
 8001efa:	f043 0310 	orr.w	r3, r3, #16
 8001efe:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8001f00:	89fb      	ldrh	r3, [r7, #14]
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	40020c00 	.word	0x40020c00
 8001f14:	40020400 	.word	0x40020400

08001f18 <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	460b      	mov	r3, r1
 8001f22:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	2b52      	cmp	r3, #82	; 0x52
 8001f28:	d112      	bne.n	8001f50 <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f30:	4856      	ldr	r0, [pc, #344]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001f32:	f005 fc5d 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f36:	2201      	movs	r2, #1
 8001f38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f3c:	4853      	ldr	r0, [pc, #332]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001f3e:	f005 fc57 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f42:	2201      	movs	r2, #1
 8001f44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f48:	4850      	ldr	r0, [pc, #320]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001f4a:	f005 fc51 	bl	80077f0 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 8001f4e:	e098      	b.n	8002082 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 8001f50:	78fb      	ldrb	r3, [r7, #3]
 8001f52:	2b47      	cmp	r3, #71	; 0x47
 8001f54:	d112      	bne.n	8001f7c <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f56:	2201      	movs	r2, #1
 8001f58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f5c:	484b      	ldr	r0, [pc, #300]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001f5e:	f005 fc47 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f62:	2200      	movs	r2, #0
 8001f64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f68:	4848      	ldr	r0, [pc, #288]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001f6a:	f005 fc41 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f74:	4845      	ldr	r0, [pc, #276]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001f76:	f005 fc3b 	bl	80077f0 <HAL_GPIO_WritePin>
}
 8001f7a:	e082      	b.n	8002082 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8001f7c:	78fb      	ldrb	r3, [r7, #3]
 8001f7e:	2b42      	cmp	r3, #66	; 0x42
 8001f80:	d112      	bne.n	8001fa8 <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f82:	2201      	movs	r2, #1
 8001f84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f88:	4840      	ldr	r0, [pc, #256]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001f8a:	f005 fc31 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f94:	483d      	ldr	r0, [pc, #244]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001f96:	f005 fc2b 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fa0:	483a      	ldr	r0, [pc, #232]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001fa2:	f005 fc25 	bl	80077f0 <HAL_GPIO_WritePin>
}
 8001fa6:	e06c      	b.n	8002082 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8001fa8:	78fb      	ldrb	r3, [r7, #3]
 8001faa:	2b43      	cmp	r3, #67	; 0x43
 8001fac:	d112      	bne.n	8001fd4 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fb4:	4835      	ldr	r0, [pc, #212]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001fb6:	f005 fc1b 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fc0:	4832      	ldr	r0, [pc, #200]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001fc2:	f005 fc15 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fcc:	482f      	ldr	r0, [pc, #188]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001fce:	f005 fc0f 	bl	80077f0 <HAL_GPIO_WritePin>
}
 8001fd2:	e056      	b.n	8002082 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8001fd4:	78fb      	ldrb	r3, [r7, #3]
 8001fd6:	2b4d      	cmp	r3, #77	; 0x4d
 8001fd8:	d112      	bne.n	8002000 <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fe0:	482a      	ldr	r0, [pc, #168]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001fe2:	f005 fc05 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fec:	4827      	ldr	r0, [pc, #156]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001fee:	f005 fbff 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ff8:	4824      	ldr	r0, [pc, #144]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8001ffa:	f005 fbf9 	bl	80077f0 <HAL_GPIO_WritePin>
}
 8001ffe:	e040      	b.n	8002082 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 8002000:	78fb      	ldrb	r3, [r7, #3]
 8002002:	2b59      	cmp	r3, #89	; 0x59
 8002004:	d112      	bne.n	800202c <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002006:	2200      	movs	r2, #0
 8002008:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800200c:	481f      	ldr	r0, [pc, #124]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 800200e:	f005 fbef 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002012:	2200      	movs	r2, #0
 8002014:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002018:	481c      	ldr	r0, [pc, #112]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 800201a:	f005 fbe9 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800201e:	2201      	movs	r2, #1
 8002020:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002024:	4819      	ldr	r0, [pc, #100]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8002026:	f005 fbe3 	bl	80077f0 <HAL_GPIO_WritePin>
}
 800202a:	e02a      	b.n	8002082 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 800202c:	78fb      	ldrb	r3, [r7, #3]
 800202e:	2b57      	cmp	r3, #87	; 0x57
 8002030:	d112      	bne.n	8002058 <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002032:	2200      	movs	r2, #0
 8002034:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002038:	4814      	ldr	r0, [pc, #80]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 800203a:	f005 fbd9 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800203e:	2200      	movs	r2, #0
 8002040:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002044:	4811      	ldr	r0, [pc, #68]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8002046:	f005 fbd3 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800204a:	2200      	movs	r2, #0
 800204c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002050:	480e      	ldr	r0, [pc, #56]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8002052:	f005 fbcd 	bl	80077f0 <HAL_GPIO_WritePin>
}
 8002056:	e014      	b.n	8002082 <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 8002058:	78fb      	ldrb	r3, [r7, #3]
 800205a:	2b7e      	cmp	r3, #126	; 0x7e
 800205c:	d111      	bne.n	8002082 <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800205e:	2201      	movs	r2, #1
 8002060:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002064:	4809      	ldr	r0, [pc, #36]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8002066:	f005 fbc3 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800206a:	2201      	movs	r2, #1
 800206c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002070:	4806      	ldr	r0, [pc, #24]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 8002072:	f005 fbbd 	bl	80077f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8002076:	2201      	movs	r2, #1
 8002078:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800207c:	4803      	ldr	r0, [pc, #12]	; (800208c <_ZN3LED9fullColorEc+0x174>)
 800207e:	f005 fbb7 	bl	80077f0 <HAL_GPIO_WritePin>
}
 8002082:	bf00      	nop
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40020000 	.word	0x40020000

08002090 <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	460b      	mov	r3, r1
 800209a:	70fb      	strb	r3, [r7, #3]
 800209c:	4613      	mov	r3, r2
 800209e:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 80020a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d106      	bne.n	80020b6 <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80020a8:	2201      	movs	r2, #1
 80020aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020ae:	4813      	ldr	r0, [pc, #76]	; (80020fc <_ZN3LED2LREaa+0x6c>)
 80020b0:	f005 fb9e 	bl	80077f0 <HAL_GPIO_WritePin>
 80020b4:	e009      	b.n	80020ca <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 80020b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d105      	bne.n	80020ca <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80020be:	2200      	movs	r2, #0
 80020c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020c4:	480d      	ldr	r0, [pc, #52]	; (80020fc <_ZN3LED2LREaa+0x6c>)
 80020c6:	f005 fb93 	bl	80077f0 <HAL_GPIO_WritePin>

	if(r_status == 1)
 80020ca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d106      	bne.n	80020e0 <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80020d2:	2201      	movs	r2, #1
 80020d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020d8:	4808      	ldr	r0, [pc, #32]	; (80020fc <_ZN3LED2LREaa+0x6c>)
 80020da:	f005 fb89 	bl	80077f0 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 80020de:	e009      	b.n	80020f4 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 80020e0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d105      	bne.n	80020f4 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80020e8:	2200      	movs	r2, #0
 80020ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020ee:	4803      	ldr	r0, [pc, #12]	; (80020fc <_ZN3LED2LREaa+0x6c>)
 80020f0:	f005 fb7e 	bl	80077f0 <HAL_GPIO_WritePin>
}
 80020f4:	bf00      	nop
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40020000 	.word	0x40020000

08002100 <_ZN10LineSensorC1Ev>:
#include <LineSensor.hpp>
#include <algorithm>
#include "G_variables.h"
#include "Macro.h"

LineSensor::LineSensor()
 8002100:	b580      	push	{r7, lr}
 8002102:	b092      	sub	sp, #72	; 0x48
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800210e:	4618      	mov	r0, r3
 8002110:	f7ff fe92 	bl	8001e38 <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	637b      	str	r3, [r7, #52]	; 0x34
 8002118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800211a:	647b      	str	r3, [r7, #68]	; 0x44
 800211c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800211e:	331c      	adds	r3, #28
 8002120:	633b      	str	r3, [r7, #48]	; 0x30
 8002122:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002126:	429a      	cmp	r2, r3
 8002128:	d008      	beq.n	800213c <_ZN10LineSensorC1Ev+0x3c>
 800212a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800212c:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 800212e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002130:	2200      	movs	r2, #0
 8002132:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002134:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002136:	3302      	adds	r3, #2
 8002138:	647b      	str	r3, [r7, #68]	; 0x44
 800213a:	e7f2      	b.n	8002122 <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002142:	62bb      	str	r3, [r7, #40]	; 0x28
 8002144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002146:	643b      	str	r3, [r7, #64]	; 0x40
 8002148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800214a:	3338      	adds	r3, #56	; 0x38
 800214c:	627b      	str	r3, [r7, #36]	; 0x24
 800214e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002152:	429a      	cmp	r2, r3
 8002154:	d009      	beq.n	800216a <_ZN10LineSensorC1Ev+0x6a>
 8002156:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002158:	623b      	str	r3, [r7, #32]
		s = 0;
 800215a:	6a3b      	ldr	r3, [r7, #32]
 800215c:	f04f 0200 	mov.w	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 8002162:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002164:	3304      	adds	r3, #4
 8002166:	643b      	str	r3, [r7, #64]	; 0x40
 8002168:	e7f1      	b.n	800214e <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002170:	61fb      	str	r3, [r7, #28]
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	3338      	adds	r3, #56	; 0x38
 800217a:	61bb      	str	r3, [r7, #24]
 800217c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	429a      	cmp	r2, r3
 8002182:	d009      	beq.n	8002198 <_ZN10LineSensorC1Ev+0x98>
 8002184:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002186:	617b      	str	r3, [r7, #20]
		m = 0;
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	f04f 0200 	mov.w	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 8002190:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002192:	3304      	adds	r3, #4
 8002194:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002196:	e7f1      	b.n	800217c <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	3338      	adds	r3, #56	; 0x38
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d009      	beq.n	80021c6 <_ZN10LineSensorC1Ev+0xc6>
 80021b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021b4:	60bb      	str	r3, [r7, #8]
		s = 1;
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80021bc:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 80021be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021c0:	3304      	adds	r3, #4
 80021c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80021c4:	e7f1      	b.n	80021aa <_ZN10LineSensorC1Ev+0xaa>
	}

}
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4618      	mov	r0, r3
 80021ca:	3748      	adds	r7, #72	; 0x48
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	220e      	movs	r2, #14
 80021dc:	4619      	mov	r1, r3
 80021de:	4803      	ldr	r0, [pc, #12]	; (80021ec <_ZN10LineSensor8ADCStartEv+0x1c>)
 80021e0:	f004 f8d6 	bl	8006390 <HAL_ADC_Start_DMA>
}
 80021e4:	bf00      	nop
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20021960 	.word	0x20021960

080021f0 <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 80021f8:	2300      	movs	r3, #0
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2b0d      	cmp	r3, #13
 8002200:	dc2f      	bgt.n	8002262 <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	3392      	adds	r3, #146	; 0x92
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	3304      	adds	r3, #4
 800220e:	ed93 7a00 	vldr	s14, [r3]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68fa      	ldr	r2, [r7, #12]
 8002216:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800221a:	ee07 3a90 	vmov	s15, r3
 800221e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	33a0      	adds	r3, #160	; 0xa0
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	3304      	adds	r3, #4
 800222e:	edd3 7a00 	vldr	s15, [r3]
 8002232:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002236:	4b14      	ldr	r3, [pc, #80]	; (8002288 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	4619      	mov	r1, r3
 800223c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	460b      	mov	r3, r1
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	1a5b      	subs	r3, r3, r1
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	68f9      	ldr	r1, [r7, #12]
 800224c:	440b      	add	r3, r1
 800224e:	3306      	adds	r3, #6
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	4413      	add	r3, r2
 8002254:	3304      	adds	r3, #4
 8002256:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	3301      	adds	r3, #1
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	e7cc      	b.n	80021fc <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 8002262:	4b09      	ldr	r3, [pc, #36]	; (8002288 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	3301      	adds	r3, #1
 8002268:	b2da      	uxtb	r2, r3
 800226a:	4b07      	ldr	r3, [pc, #28]	; (8002288 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800226c:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 800226e:	4b06      	ldr	r3, [pc, #24]	; (8002288 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b09      	cmp	r3, #9
 8002274:	d902      	bls.n	800227c <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 8002276:	4b04      	ldr	r3, [pc, #16]	; (8002288 <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002278:	2200      	movs	r2, #0
 800227a:	701a      	strb	r2, [r3, #0]


}
 800227c:	bf00      	nop
 800227e:	3714      	adds	r7, #20
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr
 8002288:	20000200 	.word	0x20000200

0800228c <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 800228c:	b490      	push	{r4, r7}
 800228e:	b08e      	sub	sp, #56	; 0x38
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002294:	2300      	movs	r3, #0
 8002296:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800229a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800229e:	2b0d      	cmp	r3, #13
 80022a0:	f200 8087 	bhi.w	80023b2 <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80022a4:	2300      	movs	r3, #0
 80022a6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80022aa:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80022ae:	2b09      	cmp	r3, #9
 80022b0:	d81c      	bhi.n	80022ec <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 80022b2:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 80022b6:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80022ba:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	4613      	mov	r3, r2
 80022c2:	00db      	lsls	r3, r3, #3
 80022c4:	1a9b      	subs	r3, r3, r2
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	4423      	add	r3, r4
 80022ca:	3306      	adds	r3, #6
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4403      	add	r3, r0
 80022d0:	3304      	adds	r3, #4
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	008b      	lsls	r3, r1, #2
 80022d6:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80022da:	440b      	add	r3, r1
 80022dc:	3b30      	subs	r3, #48	; 0x30
 80022de:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80022e0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80022e4:	3301      	adds	r3, #1
 80022e6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80022ea:	e7de      	b.n	80022aa <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		//std::sort(temp_val, temp_val + AD_DATA_SIZE);
		// sort
		for(uint8_t i = 0; i < 10; i++){
 80022ec:	2300      	movs	r3, #0
 80022ee:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80022f2:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022f6:	2b09      	cmp	r3, #9
 80022f8:	d84d      	bhi.n	8002396 <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 80022fa:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022fe:	3301      	adds	r3, #1
 8002300:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002304:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002308:	2b09      	cmp	r3, #9
 800230a:	d83e      	bhi.n	800238a <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 800230c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002316:	4413      	add	r3, r2
 8002318:	3b30      	subs	r3, #48	; 0x30
 800231a:	ed93 7a00 	vldr	s14, [r3]
 800231e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002328:	4413      	add	r3, r2
 800232a:	3b30      	subs	r3, #48	; 0x30
 800232c:	edd3 7a00 	vldr	s15, [r3]
 8002330:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002338:	d521      	bpl.n	800237e <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 800233a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002344:	4413      	add	r3, r2
 8002346:	3b30      	subs	r3, #48	; 0x30
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 800234c:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8002350:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002354:	0092      	lsls	r2, r2, #2
 8002356:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800235a:	440a      	add	r2, r1
 800235c:	3a30      	subs	r2, #48	; 0x30
 800235e:	6812      	ldr	r2, [r2, #0]
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002366:	440b      	add	r3, r1
 8002368:	3b30      	subs	r3, #48	; 0x30
 800236a:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 800236c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002376:	4413      	add	r3, r2
 8002378:	3b30      	subs	r3, #48	; 0x30
 800237a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800237c:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 800237e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002382:	3301      	adds	r3, #1
 8002384:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002388:	e7bc      	b.n	8002304 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 800238a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800238e:	3301      	adds	r3, #1
 8002390:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002394:	e7ad      	b.n	80022f2 <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = temp_val[5];
 8002396:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800239a:	69fa      	ldr	r2, [r7, #28]
 800239c:	6879      	ldr	r1, [r7, #4]
 800239e:	33b0      	adds	r3, #176	; 0xb0
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	440b      	add	r3, r1
 80023a4:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80023a6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023aa:	3301      	adds	r3, #1
 80023ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023b0:	e773      	b.n	800229a <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}
}
 80023b2:	bf00      	nop
 80023b4:	3738      	adds	r7, #56	; 0x38
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc90      	pop	{r4, r7}
 80023ba:	4770      	bx	lr

080023bc <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 80023bc:	b590      	push	{r4, r7, lr}
 80023be:	b0a9      	sub	sp, #164	; 0xa4
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 80023c4:	2064      	movs	r0, #100	; 0x64
 80023c6:	f003 ff7d 	bl	80062c4 <HAL_Delay>

	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80023ca:	2300      	movs	r3, #0
 80023cc:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 80023d0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80023d4:	2b0d      	cmp	r3, #13
 80023d6:	d823      	bhi.n	8002420 <_ZN10LineSensor11calibrationEv+0x64>
		max_values[i] = sensor[i];
 80023d8:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 80023dc:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80023e0:	6879      	ldr	r1, [r7, #4]
 80023e2:	32b0      	adds	r2, #176	; 0xb0
 80023e4:	0092      	lsls	r2, r2, #2
 80023e6:	440a      	add	r2, r1
 80023e8:	6812      	ldr	r2, [r2, #0]
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80023f0:	440b      	add	r3, r1
 80023f2:	3b60      	subs	r3, #96	; 0x60
 80023f4:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 80023f6:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 80023fa:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	32b0      	adds	r2, #176	; 0xb0
 8002402:	0092      	lsls	r2, r2, #2
 8002404:	440a      	add	r2, r1
 8002406:	6812      	ldr	r2, [r2, #0]
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800240e:	440b      	add	r3, r1
 8002410:	3b98      	subs	r3, #152	; 0x98
 8002412:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002414:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002418:	3301      	adds	r3, #1
 800241a:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 800241e:	e7d7      	b.n	80023d0 <_ZN10LineSensor11calibrationEv+0x14>
	}

	while(joy_stick_.getValue() != JOY_C){
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff fd12 	bl	8001e50 <_ZN8JoyStick8getValueEv>
 800242c:	4603      	mov	r3, r0
 800242e:	2b02      	cmp	r3, #2
 8002430:	bf14      	ite	ne
 8002432:	2301      	movne	r3, #1
 8002434:	2300      	moveq	r3, #0
 8002436:	b2db      	uxtb	r3, r3
 8002438:	2b00      	cmp	r3, #0
 800243a:	d079      	beq.n	8002530 <_ZN10LineSensor11calibrationEv+0x174>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800243c:	2300      	movs	r3, #0
 800243e:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 8002442:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002446:	2b0d      	cmp	r3, #13
 8002448:	d850      	bhi.n	80024ec <_ZN10LineSensor11calibrationEv+0x130>
			if(max_values[i] < sensor[i]){
 800244a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8002454:	4413      	add	r3, r2
 8002456:	3b60      	subs	r3, #96	; 0x60
 8002458:	ed93 7a00 	vldr	s14, [r3]
 800245c:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	33b0      	adds	r3, #176	; 0xb0
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	4413      	add	r3, r2
 8002468:	edd3 7a00 	vldr	s15, [r3]
 800246c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002474:	d50f      	bpl.n	8002496 <_ZN10LineSensor11calibrationEv+0xda>
				max_values[i] = sensor[i];
 8002476:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 800247a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800247e:	6879      	ldr	r1, [r7, #4]
 8002480:	32b0      	adds	r2, #176	; 0xb0
 8002482:	0092      	lsls	r2, r2, #2
 8002484:	440a      	add	r2, r1
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 800248e:	440b      	add	r3, r1
 8002490:	3b60      	subs	r3, #96	; 0x60
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	e024      	b.n	80024e0 <_ZN10LineSensor11calibrationEv+0x124>
			}
			else if(min_values[i] > sensor[i]){
 8002496:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80024a0:	4413      	add	r3, r2
 80024a2:	3b98      	subs	r3, #152	; 0x98
 80024a4:	ed93 7a00 	vldr	s14, [r3]
 80024a8:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	33b0      	adds	r3, #176	; 0xb0
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	4413      	add	r3, r2
 80024b4:	edd3 7a00 	vldr	s15, [r3]
 80024b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024c0:	dd0e      	ble.n	80024e0 <_ZN10LineSensor11calibrationEv+0x124>
				min_values[i] = sensor[i];
 80024c2:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 80024c6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024ca:	6879      	ldr	r1, [r7, #4]
 80024cc:	32b0      	adds	r2, #176	; 0xb0
 80024ce:	0092      	lsls	r2, r2, #2
 80024d0:	440a      	add	r2, r1
 80024d2:	6812      	ldr	r2, [r2, #0]
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80024da:	440b      	add	r3, r1
 80024dc:	3b98      	subs	r3, #152	; 0x98
 80024de:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80024e0:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024e4:	3301      	adds	r3, #1
 80024e6:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 80024ea:	e7aa      	b.n	8002442 <_ZN10LineSensor11calibrationEv+0x86>
			}
		}

		if(rotary_switch_.getValue() == 0){
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f203 23be 	addw	r3, r3, #702	; 0x2be
 80024f2:	4618      	mov	r0, r3
 80024f4:	f000 ff4a 	bl	800338c <_ZN12RotarySwitch8getValueEv>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	bf0c      	ite	eq
 80024fe:	2301      	moveq	r3, #1
 8002500:	2300      	movne	r3, #0
 8002502:	b2db      	uxtb	r3, r3
 8002504:	2b00      	cmp	r3, #0
 8002506:	d009      	beq.n	800251c <_ZN10LineSensor11calibrationEv+0x160>
			led_.LR(-1, 1);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800250e:	2201      	movs	r2, #1
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff fdbb 	bl	8002090 <_ZN3LED2LREaa>
 800251a:	e781      	b.n	8002420 <_ZN10LineSensor11calibrationEv+0x64>

		}
		else{
			led_.LR(-1, 0);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 8002522:	2200      	movs	r2, #0
 8002524:	f04f 31ff 	mov.w	r1, #4294967295
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff fdb1 	bl	8002090 <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 800252e:	e777      	b.n	8002420 <_ZN10LineSensor11calibrationEv+0x64>

		}
	}

	for(const auto &m : max_values){
 8002530:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002534:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002538:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800253c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002540:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002544:	3338      	adds	r3, #56	; 0x38
 8002546:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800254a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800254e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002552:	429a      	cmp	r2, r3
 8002554:	d016      	beq.n	8002584 <_ZN10LineSensor11calibrationEv+0x1c8>
 8002556:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800255a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		printf("%f, ", m);
 800255e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f7fe f807 	bl	8000578 <__aeabi_f2d>
 800256a:	4603      	mov	r3, r0
 800256c:	460c      	mov	r4, r1
 800256e:	461a      	mov	r2, r3
 8002570:	4623      	mov	r3, r4
 8002572:	4842      	ldr	r0, [pc, #264]	; (800267c <_ZN10LineSensor11calibrationEv+0x2c0>)
 8002574:	f011 f91a 	bl	80137ac <iprintf>
	for(const auto &m : max_values){
 8002578:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800257c:	3304      	adds	r3, #4
 800257e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002582:	e7e2      	b.n	800254a <_ZN10LineSensor11calibrationEv+0x18e>
	}
		printf("\n");
 8002584:	200a      	movs	r0, #10
 8002586:	f011 f929 	bl	80137dc <putchar>
	for(const auto &m : min_values){
 800258a:	f107 0308 	add.w	r3, r7, #8
 800258e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002592:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002596:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800259a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800259e:	3338      	adds	r3, #56	; 0x38
 80025a0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80025a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80025a6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d014      	beq.n	80025d6 <_ZN10LineSensor11calibrationEv+0x21a>
 80025ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80025b0:	67bb      	str	r3, [r7, #120]	; 0x78
		printf("%f, ", m);
 80025b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7fd ffde 	bl	8000578 <__aeabi_f2d>
 80025bc:	4603      	mov	r3, r0
 80025be:	460c      	mov	r4, r1
 80025c0:	461a      	mov	r2, r3
 80025c2:	4623      	mov	r3, r4
 80025c4:	482d      	ldr	r0, [pc, #180]	; (800267c <_ZN10LineSensor11calibrationEv+0x2c0>)
 80025c6:	f011 f8f1 	bl	80137ac <iprintf>
	for(const auto &m : min_values){
 80025ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80025ce:	3304      	adds	r3, #4
 80025d0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80025d4:	e7e5      	b.n	80025a2 <_ZN10LineSensor11calibrationEv+0x1e6>
	}
		printf("\n");
 80025d6:	200a      	movs	r0, #10
 80025d8:	f011 f900 	bl	80137dc <putchar>


	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025dc:	2300      	movs	r3, #0
 80025de:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 80025e2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80025e6:	2b0d      	cmp	r3, #13
 80025e8:	d826      	bhi.n	8002638 <_ZN10LineSensor11calibrationEv+0x27c>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 80025ea:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80025f4:	4413      	add	r3, r2
 80025f6:	3b60      	subs	r3, #96	; 0x60
 80025f8:	ed93 7a00 	vldr	s14, [r3]
 80025fc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8002606:	4413      	add	r3, r2
 8002608:	3b98      	subs	r3, #152	; 0x98
 800260a:	edd3 7a00 	vldr	s15, [r3]
 800260e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002612:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002616:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8002680 <_ZN10LineSensor11calibrationEv+0x2c4>
 800261a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	3392      	adds	r3, #146	; 0x92
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	3304      	adds	r3, #4
 8002628:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800262c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002630:	3301      	adds	r3, #1
 8002632:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 8002636:	e7d4      	b.n	80025e2 <_ZN10LineSensor11calibrationEv+0x226>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002638:	2300      	movs	r3, #0
 800263a:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 800263e:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8002642:	2b0d      	cmp	r3, #13
 8002644:	d815      	bhi.n	8002672 <_ZN10LineSensor11calibrationEv+0x2b6>
		offset_values_[i] = min_values[i];
 8002646:	f8b7 2090 	ldrh.w	r2, [r7, #144]	; 0x90
 800264a:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 800264e:	0092      	lsls	r2, r2, #2
 8002650:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8002654:	440a      	add	r2, r1
 8002656:	3a98      	subs	r2, #152	; 0x98
 8002658:	6812      	ldr	r2, [r2, #0]
 800265a:	6879      	ldr	r1, [r7, #4]
 800265c:	33a0      	adds	r3, #160	; 0xa0
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	440b      	add	r3, r1
 8002662:	3304      	adds	r3, #4
 8002664:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002666:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 800266a:	3301      	adds	r3, #1
 800266c:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 8002670:	e7e5      	b.n	800263e <_ZN10LineSensor11calibrationEv+0x282>
	}


}
 8002672:	bf00      	nop
 8002674:	37a4      	adds	r7, #164	; 0xa4
 8002676:	46bd      	mov	sp, r7
 8002678:	bd90      	pop	{r4, r7, pc}
 800267a:	bf00      	nop
 800267c:	080179b8 	.word	0x080179b8
 8002680:	447a0000 	.word	0x447a0000

08002684 <_ZN10LineSensor13emergencyStopEv>:
	printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);

}

bool LineSensor::emergencyStop()
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	; 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
	uint8_t cnt = 0;
 800268c:	2300      	movs	r3, #0
 800268e:	77fb      	strb	r3, [r7, #31]

	for(const auto & s : sensor){
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002696:	613b      	str	r3, [r7, #16]
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	61bb      	str	r3, [r7, #24]
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	3338      	adds	r3, #56	; 0x38
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d012      	beq.n	80026d0 <_ZN10LineSensor13emergencyStopEv+0x4c>
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	60bb      	str	r3, [r7, #8]
		if(s >= 600) cnt++;
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	edd3 7a00 	vldr	s15, [r3]
 80026b4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80026f0 <_ZN10LineSensor13emergencyStopEv+0x6c>
 80026b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c0:	db02      	blt.n	80026c8 <_ZN10LineSensor13emergencyStopEv+0x44>
 80026c2:	7ffb      	ldrb	r3, [r7, #31]
 80026c4:	3301      	adds	r3, #1
 80026c6:	77fb      	strb	r3, [r7, #31]
	for(const auto & s : sensor){
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	3304      	adds	r3, #4
 80026cc:	61bb      	str	r3, [r7, #24]
 80026ce:	e7e8      	b.n	80026a2 <_ZN10LineSensor13emergencyStopEv+0x1e>
	}

	bool flag;
	if(cnt >= AD_DATA_SIZE) flag = true;
 80026d0:	7ffb      	ldrb	r3, [r7, #31]
 80026d2:	2b0d      	cmp	r3, #13
 80026d4:	d902      	bls.n	80026dc <_ZN10LineSensor13emergencyStopEv+0x58>
 80026d6:	2301      	movs	r3, #1
 80026d8:	75fb      	strb	r3, [r7, #23]
 80026da:	e001      	b.n	80026e0 <_ZN10LineSensor13emergencyStopEv+0x5c>
	else flag = false;
 80026dc:	2300      	movs	r3, #0
 80026de:	75fb      	strb	r3, [r7, #23]

	return flag;
 80026e0:	7dfb      	ldrb	r3, [r7, #23]

}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3724      	adds	r7, #36	; 0x24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	44160000 	.word	0x44160000

080026f4 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrl>:
float monitor_delta_theta;
float monitor_steering_angle;
float monitor_target_omega;
float monitor_r;

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl) : kp_(0), kd_(0), ki_(0), excution_flag_(false), normal_ratio_(0){
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
 8002700:	603b      	str	r3, [r7, #0]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	611a      	str	r2, [r3, #16]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f04f 0200 	mov.w	r2, #0
 8002710:	615a      	str	r2, [r3, #20]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f04f 0200 	mov.w	r2, #0
 8002718:	619a      	str	r2, [r3, #24]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	771a      	strb	r2, [r3, #28]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f04f 0200 	mov.w	r2, #0
 8002726:	621a      	str	r2, [r3, #32]
	motor_ = motor;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	683a      	ldr	r2, [r7, #0]
 8002738:	609a      	str	r2, [r3, #8]
}
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	4618      	mov	r0, r3
 800273e:	3714      	adds	r7, #20
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <_ZN9LineTrace9calcErrorEv>:

// --------private--------- //
float LineTrace::calcError()
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002760:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 800276c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	edd3 7ab3 	vldr	s15, [r3, #716]	; 0x2cc
 8002778:	ee37 7a27 	vadd.f32	s14, s14, s15
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8002784:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002790:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	edd3 7ab6 	vldr	s15, [r3, #728]	; 0x2d8
 800279c:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	edd3 6ab7 	vldr	s13, [r3, #732]	; 0x2dc
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	edd3 7ab8 	vldr	s15, [r3, #736]	; 0x2e0
 80027b0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 80027bc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 80027c8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	edd3 7abb 	vldr	s15, [r3, #748]	; 0x2ec
 80027d4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 80027e0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 80027ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 80027f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027f4:	edc7 7a03 	vstr	s15, [r7, #12]

	return diff;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	ee07 3a90 	vmov	s15, r3

}
 80027fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	0000      	movs	r0, r0
	...

08002810 <_ZN9LineTrace3pidEv>:
	float phi = atan2(norm_l - norm_r, 1.0);
	delta_theta = (phi * ANGLE_BETWEEN_SENSORS/2) / (PI / 4);
}

void LineTrace::pid()
{
 8002810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002812:	b089      	sub	sp, #36	; 0x24
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7ff ff95 	bl	8002748 <_ZN9LineTrace9calcErrorEv>
 800281e:	ed87 0a07 	vstr	s0, [r7, #28]
	static float pre_diff = 0;
	float p, d;
	static float i;

	p = kp_ * diff;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	edd3 7a04 	vldr	s15, [r3, #16]
 8002828:	ed97 7a07 	vldr	s14, [r7, #28]
 800282c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002830:	edc7 7a06 	vstr	s15, [r7, #24]
	d = kd_ * (diff - pre_diff) / DELTA_T;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	ed93 7a05 	vldr	s14, [r3, #20]
 800283a:	4b41      	ldr	r3, [pc, #260]	; (8002940 <_ZN9LineTrace3pidEv+0x130>)
 800283c:	edd3 7a00 	vldr	s15, [r3]
 8002840:	edd7 6a07 	vldr	s13, [r7, #28]
 8002844:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002848:	ee67 7a27 	vmul.f32	s15, s14, s15
 800284c:	ee17 0a90 	vmov	r0, s15
 8002850:	f7fd fe92 	bl	8000578 <__aeabi_f2d>
 8002854:	a338      	add	r3, pc, #224	; (adr r3, 8002938 <_ZN9LineTrace3pidEv+0x128>)
 8002856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285a:	f7fe f80f 	bl	800087c <__aeabi_ddiv>
 800285e:	4603      	mov	r3, r0
 8002860:	460c      	mov	r4, r1
 8002862:	4618      	mov	r0, r3
 8002864:	4621      	mov	r1, r4
 8002866:	f7fe f9d7 	bl	8000c18 <__aeabi_d2f>
 800286a:	4603      	mov	r3, r0
 800286c:	617b      	str	r3, [r7, #20]
	i += ki_ * diff * DELTA_T;
 800286e:	4b35      	ldr	r3, [pc, #212]	; (8002944 <_ZN9LineTrace3pidEv+0x134>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	f7fd fe80 	bl	8000578 <__aeabi_f2d>
 8002878:	4604      	mov	r4, r0
 800287a:	460d      	mov	r5, r1
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	ed93 7a06 	vldr	s14, [r3, #24]
 8002882:	edd7 7a07 	vldr	s15, [r7, #28]
 8002886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800288a:	ee17 0a90 	vmov	r0, s15
 800288e:	f7fd fe73 	bl	8000578 <__aeabi_f2d>
 8002892:	a329      	add	r3, pc, #164	; (adr r3, 8002938 <_ZN9LineTrace3pidEv+0x128>)
 8002894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002898:	f7fd fec6 	bl	8000628 <__aeabi_dmul>
 800289c:	4602      	mov	r2, r0
 800289e:	460b      	mov	r3, r1
 80028a0:	4620      	mov	r0, r4
 80028a2:	4629      	mov	r1, r5
 80028a4:	f7fd fd0a 	bl	80002bc <__adddf3>
 80028a8:	4603      	mov	r3, r0
 80028aa:	460c      	mov	r4, r1
 80028ac:	4618      	mov	r0, r3
 80028ae:	4621      	mov	r1, r4
 80028b0:	f7fe f9b2 	bl	8000c18 <__aeabi_d2f>
 80028b4:	4602      	mov	r2, r0
 80028b6:	4b23      	ldr	r3, [pc, #140]	; (8002944 <_ZN9LineTrace3pidEv+0x134>)
 80028b8:	601a      	str	r2, [r3, #0]

	float left_ratio = normal_ratio_ + (p + d + i);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	ed93 7a08 	vldr	s14, [r3, #32]
 80028c0:	edd7 6a06 	vldr	s13, [r7, #24]
 80028c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80028c8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028cc:	4b1d      	ldr	r3, [pc, #116]	; (8002944 <_ZN9LineTrace3pidEv+0x134>)
 80028ce:	edd3 7a00 	vldr	s15, [r3]
 80028d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028da:	edc7 7a04 	vstr	s15, [r7, #16]
	float right_ratio = normal_ratio_ - (p + d + i);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	ed93 7a08 	vldr	s14, [r3, #32]
 80028e4:	edd7 6a06 	vldr	s13, [r7, #24]
 80028e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80028ec:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028f0:	4b14      	ldr	r3, [pc, #80]	; (8002944 <_ZN9LineTrace3pidEv+0x134>)
 80028f2:	edd3 7a00 	vldr	s15, [r3]
 80028f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028fe:	edc7 7a03 	vstr	s15, [r7, #12]

	motor_->setRatio(left_ratio, right_ratio);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681c      	ldr	r4, [r3, #0]
 8002906:	6938      	ldr	r0, [r7, #16]
 8002908:	f7fd fe36 	bl	8000578 <__aeabi_f2d>
 800290c:	4605      	mov	r5, r0
 800290e:	460e      	mov	r6, r1
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f7fd fe31 	bl	8000578 <__aeabi_f2d>
 8002916:	4602      	mov	r2, r0
 8002918:	460b      	mov	r3, r1
 800291a:	ec43 2b11 	vmov	d1, r2, r3
 800291e:	ec46 5b10 	vmov	d0, r5, r6
 8002922:	4620      	mov	r0, r4
 8002924:	f000 fa10 	bl	8002d48 <_ZN5Motor8setRatioEdd>

	pre_diff = diff;
 8002928:	4a05      	ldr	r2, [pc, #20]	; (8002940 <_ZN9LineTrace3pidEv+0x130>)
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	6013      	str	r3, [r2, #0]

}
 800292e:	bf00      	nop
 8002930:	3724      	adds	r7, #36	; 0x24
 8002932:	46bd      	mov	sp, r7
 8002934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002936:	bf00      	nop
 8002938:	d2f1a9fc 	.word	0xd2f1a9fc
 800293c:	3f50624d 	.word	0x3f50624d
 8002940:	20000204 	.word	0x20000204
 8002944:	20000208 	.word	0x20000208

08002948 <_ZN9LineTrace7setGainEfff>:
{

}

void LineTrace::setGain(float kp, float kd, float ki)
{
 8002948:	b480      	push	{r7}
 800294a:	b085      	sub	sp, #20
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	ed87 0a02 	vstr	s0, [r7, #8]
 8002954:	edc7 0a01 	vstr	s1, [r7, #4]
 8002958:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	68ba      	ldr	r2, [r7, #8]
 8002960:	611a      	str	r2, [r3, #16]
	kd_ = kd;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	615a      	str	r2, [r3, #20]
	ki_ = ki;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	683a      	ldr	r2, [r7, #0]
 800296c:	619a      	str	r2, [r3, #24]
}
 800296e:	bf00      	nop
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr

0800297a <_ZN9LineTrace14setNormalRatioEf>:

void LineTrace::setNormalRatio(float ratio)
{
 800297a:	b480      	push	{r7}
 800297c:	b083      	sub	sp, #12
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
 8002982:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	621a      	str	r2, [r3, #32]
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	683a      	ldr	r2, [r7, #0]
 80029a8:	659a      	str	r2, [r3, #88]	; 0x58
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
	...

080029b8 <_ZN9LineTrace4flipEv>:

void LineTrace::flip()
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]

	if(excution_flag_ == true){
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	7f1b      	ldrb	r3, [r3, #28]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d002      	beq.n	80029ce <_ZN9LineTrace4flipEv+0x16>
		pid();
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff ff21 	bl	8002810 <_ZN9LineTrace3pidEv>
		//steeringAngleTrace();
	}
	if(line_sensor_->emergencyStop() == true){
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff fe56 	bl	8002684 <_ZN10LineSensor13emergencyStopEv>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d011      	beq.n	8002a02 <_ZN9LineTrace4flipEv+0x4a>
		motor_->setRatio(0, 0);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8002a20 <_ZN9LineTrace4flipEv+0x68>
 80029e6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8002a20 <_ZN9LineTrace4flipEv+0x68>
 80029ea:	4618      	mov	r0, r3
 80029ec:	f000 f9ac 	bl	8002d48 <_ZN5Motor8setRatioEdd>
		led_.LR(1, -1);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	330c      	adds	r3, #12
 80029f4:	f04f 32ff 	mov.w	r2, #4294967295
 80029f8:	2101      	movs	r1, #1
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff fb48 	bl	8002090 <_ZN3LED2LREaa>
	else{
		led_.LR(0, -1);

	}

}
 8002a00:	e007      	b.n	8002a12 <_ZN9LineTrace4flipEv+0x5a>
		led_.LR(0, -1);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	330c      	adds	r3, #12
 8002a06:	f04f 32ff 	mov.w	r2, #4294967295
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff fb3f 	bl	8002090 <_ZN3LED2LREaa>
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	f3af 8000 	nop.w
	...

08002a28 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	771a      	strb	r2, [r3, #28]
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	0000      	movs	r0, r0
 8002a44:	0000      	movs	r0, r0
	...

08002a48 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	771a      	strb	r2, [r3, #28]
	motor_->setRatio(0, 0);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	ed9f 1b05 	vldr	d1, [pc, #20]	; 8002a70 <_ZN9LineTrace4stopEv+0x28>
 8002a5e:	ed9f 0b04 	vldr	d0, [pc, #16]	; 8002a70 <_ZN9LineTrace4stopEv+0x28>
 8002a62:	4618      	mov	r0, r3
 8002a64:	f000 f970 	bl	8002d48 <_ZN5Motor8setRatioEdd>
}
 8002a68:	bf00      	nop
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
	...

08002a78 <_ZN6LoggerC1Ev>:
#include "Logger.hpp"
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_dis_(0){}
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002a86:	3330      	adds	r3, #48	; 0x30
 8002a88:	2200      	movs	r2, #0
 8002a8a:	701a      	strb	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002a92:	3332      	adds	r3, #50	; 0x32
 8002a94:	2200      	movs	r2, #0
 8002a96:	801a      	strh	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002a9e:	3334      	adds	r3, #52	; 0x34
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	801a      	strh	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
	...

08002ab4 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b088      	sub	sp, #32
 8002ab8:	af02      	add	r7, sp, #8
 8002aba:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8002abc:	2300      	movs	r3, #0
 8002abe:	75fb      	strb	r3, [r7, #23]

	if(sd_mount() == 1){
 8002ac0:	f7fe fea2 	bl	8001808 <sd_mount>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	bf0c      	ite	eq
 8002aca:	2301      	moveq	r3, #1
 8002acc:	2300      	movne	r3, #0
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d005      	beq.n	8002ae0 <_ZN6Logger10sdCardInitEv+0x2c>
	  printf("mount success\r\n");
 8002ad4:	4816      	ldr	r0, [pc, #88]	; (8002b30 <_ZN6Logger10sdCardInitEv+0x7c>)
 8002ad6:	f010 fef1 	bl	80138bc <puts>
	  ret = true;
 8002ada:	2301      	movs	r3, #1
 8002adc:	75fb      	strb	r3, [r7, #23]
 8002ade:	e004      	b.n	8002aea <_ZN6Logger10sdCardInitEv+0x36>
	}
	else{
	  printf("mount error\r\n");
 8002ae0:	4814      	ldr	r0, [pc, #80]	; (8002b34 <_ZN6Logger10sdCardInitEv+0x80>)
 8002ae2:	f010 feeb 	bl	80138bc <puts>
	  ret = false;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	75fb      	strb	r3, [r7, #23]
	}

	int	data[1];
	int temp[1];

	data[0] = 100;
 8002aea:	2364      	movs	r3, #100	; 0x64
 8002aec:	613b      	str	r3, [r7, #16]
	sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
 8002aee:	f107 0210 	add.w	r2, r7, #16
 8002af2:	2301      	movs	r3, #1
 8002af4:	9300      	str	r3, [sp, #0]
 8002af6:	4613      	mov	r3, r2
 8002af8:	2201      	movs	r2, #1
 8002afa:	490f      	ldr	r1, [pc, #60]	; (8002b38 <_ZN6Logger10sdCardInitEv+0x84>)
 8002afc:	480f      	ldr	r0, [pc, #60]	; (8002b3c <_ZN6Logger10sdCardInitEv+0x88>)
 8002afe:	f7fe fddf 	bl	80016c0 <sd_write_array_int>
	sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
 8002b02:	f107 030c 	add.w	r3, r7, #12
 8002b06:	2201      	movs	r2, #1
 8002b08:	490b      	ldr	r1, [pc, #44]	; (8002b38 <_ZN6Logger10sdCardInitEv+0x84>)
 8002b0a:	480c      	ldr	r0, [pc, #48]	; (8002b3c <_ZN6Logger10sdCardInitEv+0x88>)
 8002b0c:	f7fe fe36 	bl	800177c <sd_read_array_int>
	sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write
 8002b10:	f107 020c 	add.w	r2, r7, #12
 8002b14:	2301      	movs	r3, #1
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	4908      	ldr	r1, [pc, #32]	; (8002b40 <_ZN6Logger10sdCardInitEv+0x8c>)
 8002b1e:	4807      	ldr	r0, [pc, #28]	; (8002b3c <_ZN6Logger10sdCardInitEv+0x88>)
 8002b20:	f7fe fdce 	bl	80016c0 <sd_write_array_int>

	return ret;
 8002b24:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3718      	adds	r7, #24
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	080179f8 	.word	0x080179f8
 8002b34:	08017a08 	.word	0x08017a08
 8002b38:	08017a18 	.word	0x08017a18
 8002b3c:	08017a24 	.word	0x08017a24
 8002b40:	08017a2c 	.word	0x08017a2c

08002b44 <_ZN6Logger8storeLogEf>:

	}

}
void Logger::storeLog(float data)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002b56:	3330      	adds	r3, #48	; 0x30
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d024      	beq.n	8002ba8 <_ZN6Logger8storeLogEf+0x64>
		store_data_float_[log_index_tim_] = data;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002b64:	3332      	adds	r3, #50	; 0x32
 8002b66:	881b      	ldrh	r3, [r3, #0]
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	4413      	add	r3, r2
 8002b6e:	683a      	ldr	r2, [r7, #0]
 8002b70:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002b78:	3332      	adds	r3, #50	; 0x32
 8002b7a:	881b      	ldrh	r3, [r3, #0]
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002b86:	3332      	adds	r3, #50	; 0x32
 8002b88:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002b90:	3332      	adds	r3, #50	; 0x32
 8002b92:	881b      	ldrh	r3, [r3, #0]
 8002b94:	f241 3287 	movw	r2, #4999	; 0x1387
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d905      	bls.n	8002ba8 <_ZN6Logger8storeLogEf+0x64>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002ba2:	3332      	adds	r3, #50	; 0x32
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	801a      	strh	r2, [r3, #0]
	}
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <_ZN6Logger8saveLogsEPKcS1_>:
		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
	}
}

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af02      	add	r7, sp, #8
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8002bc0:	68fa      	ldr	r2, [r7, #12]
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	9300      	str	r3, [sp, #0]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bcc:	6879      	ldr	r1, [r7, #4]
 8002bce:	68b8      	ldr	r0, [r7, #8]
 8002bd0:	f7fe fcae 	bl	8001530 <sd_write_array_float>
}
 8002bd4:	bf00      	nop
 8002bd6:	3710      	adds	r7, #16
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:

void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af02      	add	r7, sp, #8
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
 8002be8:	603b      	str	r3, [r7, #0]
	sd_write_array_double(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8002bf0:	3330      	adds	r3, #48	; 0x30
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	9200      	str	r2, [sp, #0]
 8002bf6:	f241 7270 	movw	r2, #6000	; 0x1770
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	68b8      	ldr	r0, [r7, #8]
 8002bfe:	f7fe fcfd 	bl	80015fc <sd_write_array_double>
	sd_write_array_double(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f503 3398 	add.w	r3, r3, #77824	; 0x13000
 8002c08:	33b0      	adds	r3, #176	; 0xb0
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	9200      	str	r2, [sp, #0]
 8002c0e:	f241 7270 	movw	r2, #6000	; 0x1770
 8002c12:	6839      	ldr	r1, [r7, #0]
 8002c14:	68b8      	ldr	r0, [r7, #8]
 8002c16:	f7fe fcf1 	bl	80015fc <sd_write_array_double>
}
 8002c1a:	bf00      	nop
 8002c1c:	3710      	adds	r7, #16
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <_ZN6Logger5startEv>:
	log_index_tim_ = 0;
	log_index_dis_ = 0;
}

void Logger::start()
{
 8002c22:	b480      	push	{r7}
 8002c24:	b083      	sub	sp, #12
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002c30:	3330      	adds	r3, #48	; 0x30
 8002c32:	2201      	movs	r2, #1
 8002c34:	701a      	strb	r2, [r3, #0]
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002c50:	3330      	adds	r3, #48	; 0x30
 8002c52:	2200      	movs	r2, #0
 8002c54:	701a      	strb	r2, [r3, #0]
}
 8002c56:	bf00      	nop
 8002c58:	370c      	adds	r7, #12
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr

08002c62 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8002c62:	b480      	push	{r7}
 8002c64:	b083      	sub	sp, #12
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	801a      	strh	r2, [r3, #0]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	805a      	strh	r2, [r3, #2]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	370c      	adds	r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <_ZN5Motor4initEv>:

void Motor::init()
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002c8c:	2108      	movs	r1, #8
 8002c8e:	4805      	ldr	r0, [pc, #20]	; (8002ca4 <_ZN5Motor4initEv+0x20>)
 8002c90:	f008 fce0 	bl	800b654 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8002c94:	210c      	movs	r1, #12
 8002c96:	4803      	ldr	r0, [pc, #12]	; (8002ca4 <_ZN5Motor4initEv+0x20>)
 8002c98:	f008 fcdc 	bl	800b654 <HAL_TIM_PWM_Start>

}
 8002c9c:	bf00      	nop
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	20021920 	.word	0x20021920

08002ca8 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	da0d      	bge.n	8002cd6 <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002cc0:	481f      	ldr	r0, [pc, #124]	; (8002d40 <_ZN5Motor9motorCtrlEv+0x98>)
 8002cc2:	f004 fd95 	bl	80077f0 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	425b      	negs	r3, r3
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	81fb      	strh	r3, [r7, #14]
 8002cd4:	e00a      	b.n	8002cec <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002cdc:	4818      	ldr	r0, [pc, #96]	; (8002d40 <_ZN5Motor9motorCtrlEv+0x98>)
 8002cde:	f004 fd87 	bl	80077f0 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	da0d      	bge.n	8002d12 <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002cfc:	4810      	ldr	r0, [pc, #64]	; (8002d40 <_ZN5Motor9motorCtrlEv+0x98>)
 8002cfe:	f004 fd77 	bl	80077f0 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	425b      	negs	r3, r3
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	81bb      	strh	r3, [r7, #12]
 8002d10:	e00a      	b.n	8002d28 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8002d12:	2200      	movs	r2, #0
 8002d14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d18:	4809      	ldr	r0, [pc, #36]	; (8002d40 <_ZN5Motor9motorCtrlEv+0x98>)
 8002d1a:	f004 fd69 	bl	80077f0 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8002d28:	89fa      	ldrh	r2, [r7, #14]
 8002d2a:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <_ZN5Motor9motorCtrlEv+0x9c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8002d30:	89ba      	ldrh	r2, [r7, #12]
 8002d32:	4b04      	ldr	r3, [pc, #16]	; (8002d44 <_ZN5Motor9motorCtrlEv+0x9c>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002d38:	bf00      	nop
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40020c00 	.word	0x40020c00
 8002d44:	20021920 	.word	0x20021920

08002d48 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8002d48:	b590      	push	{r4, r7, lr}
 8002d4a:	b087      	sub	sp, #28
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6178      	str	r0, [r7, #20]
 8002d50:	ed87 0b02 	vstr	d0, [r7, #8]
 8002d54:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8002d58:	f04f 0200 	mov.w	r2, #0
 8002d5c:	4b30      	ldr	r3, [pc, #192]	; (8002e20 <_ZN5Motor8setRatioEdd+0xd8>)
 8002d5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d62:	f7fd fef1 	bl	8000b48 <__aeabi_dcmpgt>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d005      	beq.n	8002d78 <_ZN5Motor8setRatioEdd+0x30>
 8002d6c:	f04f 0300 	mov.w	r3, #0
 8002d70:	4c2b      	ldr	r4, [pc, #172]	; (8002e20 <_ZN5Motor8setRatioEdd+0xd8>)
 8002d72:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8002d76:	e00e      	b.n	8002d96 <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8002d78:	f04f 0200 	mov.w	r2, #0
 8002d7c:	4b29      	ldr	r3, [pc, #164]	; (8002e24 <_ZN5Motor8setRatioEdd+0xdc>)
 8002d7e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d82:	f7fd fec3 	bl	8000b0c <__aeabi_dcmplt>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d004      	beq.n	8002d96 <_ZN5Motor8setRatioEdd+0x4e>
 8002d8c:	f04f 0300 	mov.w	r3, #0
 8002d90:	4c24      	ldr	r4, [pc, #144]	; (8002e24 <_ZN5Motor8setRatioEdd+0xdc>)
 8002d92:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8002d96:	f04f 0200 	mov.w	r2, #0
 8002d9a:	4b21      	ldr	r3, [pc, #132]	; (8002e20 <_ZN5Motor8setRatioEdd+0xd8>)
 8002d9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002da0:	f7fd fed2 	bl	8000b48 <__aeabi_dcmpgt>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d005      	beq.n	8002db6 <_ZN5Motor8setRatioEdd+0x6e>
 8002daa:	f04f 0300 	mov.w	r3, #0
 8002dae:	4c1c      	ldr	r4, [pc, #112]	; (8002e20 <_ZN5Motor8setRatioEdd+0xd8>)
 8002db0:	e9c7 3400 	strd	r3, r4, [r7]
 8002db4:	e00e      	b.n	8002dd4 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8002db6:	f04f 0200 	mov.w	r2, #0
 8002dba:	4b1a      	ldr	r3, [pc, #104]	; (8002e24 <_ZN5Motor8setRatioEdd+0xdc>)
 8002dbc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002dc0:	f7fd fea4 	bl	8000b0c <__aeabi_dcmplt>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d004      	beq.n	8002dd4 <_ZN5Motor8setRatioEdd+0x8c>
 8002dca:	f04f 0300 	mov.w	r3, #0
 8002dce:	4c15      	ldr	r4, [pc, #84]	; (8002e24 <_ZN5Motor8setRatioEdd+0xdc>)
 8002dd0:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8002dd4:	f04f 0200 	mov.w	r2, #0
 8002dd8:	4b13      	ldr	r3, [pc, #76]	; (8002e28 <_ZN5Motor8setRatioEdd+0xe0>)
 8002dda:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002dde:	f7fd fc23 	bl	8000628 <__aeabi_dmul>
 8002de2:	4603      	mov	r3, r0
 8002de4:	460c      	mov	r4, r1
 8002de6:	4618      	mov	r0, r3
 8002de8:	4621      	mov	r1, r4
 8002dea:	f7fd fecd 	bl	8000b88 <__aeabi_d2iz>
 8002dee:	4603      	mov	r3, r0
 8002df0:	b21a      	sxth	r2, r3
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8002df6:	f04f 0200 	mov.w	r2, #0
 8002dfa:	4b0b      	ldr	r3, [pc, #44]	; (8002e28 <_ZN5Motor8setRatioEdd+0xe0>)
 8002dfc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002e00:	f7fd fc12 	bl	8000628 <__aeabi_dmul>
 8002e04:	4603      	mov	r3, r0
 8002e06:	460c      	mov	r4, r1
 8002e08:	4618      	mov	r0, r3
 8002e0a:	4621      	mov	r1, r4
 8002e0c:	f7fd febc 	bl	8000b88 <__aeabi_d2iz>
 8002e10:	4603      	mov	r3, r0
 8002e12:	b21a      	sxth	r2, r3
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	805a      	strh	r2, [r3, #2]

}
 8002e18:	bf00      	nop
 8002e1a:	371c      	adds	r7, #28
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd90      	pop	{r4, r7, pc}
 8002e20:	3ff00000 	.word	0x3ff00000
 8002e24:	bff00000 	.word	0xbff00000
 8002e28:	409c2000 	.word	0x409c2000

08002e2c <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_(0), y_(0), theta_(0)
 8002e2c:	b490      	push	{r4, r7}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
 8002e38:	603b      	str	r3, [r7, #0]
 8002e3a:	68fa      	ldr	r2, [r7, #12]
 8002e3c:	f04f 0300 	mov.w	r3, #0
 8002e40:	f04f 0400 	mov.w	r4, #0
 8002e44:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	f04f 0300 	mov.w	r3, #0
 8002e4e:	f04f 0400 	mov.w	r4, #0
 8002e52:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	f04f 0300 	mov.w	r3, #0
 8002e5c:	f04f 0400 	mov.w	r4, #0
 8002e60:	e9c2 3408 	strd	r3, r4, [r2, #32]
{
	encoder_ = encoder;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	609a      	str	r2, [r3, #8]
}
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bc90      	pop	{r4, r7}
 8002e80:	4770      	bx	lr
 8002e82:	0000      	movs	r0, r0
 8002e84:	0000      	movs	r0, r0
	...

08002e88 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8002e88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e8c:	b086      	sub	sp, #24
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7fe fe82 	bl	8001ba0 <_ZN3IMU8getOmegaEv>
 8002e9c:	ed87 0b04 	vstr	d0, [r7, #16]
	float distance = encoder_->getDistance();
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7fe fa66 	bl	8001376 <_ZN7Encoder11getDistanceEv>
 8002eaa:	ec54 3b10 	vmov	r3, r4, d0
 8002eae:	4618      	mov	r0, r3
 8002eb0:	4621      	mov	r1, r4
 8002eb2:	f7fd feb1 	bl	8000c18 <__aeabi_d2f>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	60fb      	str	r3, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 8002eba:	a358      	add	r3, pc, #352	; (adr r3, 800301c <_ZN8Odometry12calcPotitionEv+0x194>)
 8002ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002ec4:	f7fd fbb0 	bl	8000628 <__aeabi_dmul>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	460c      	mov	r4, r1
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28

	x_ = x_ + distance * cos(theta_ + delta_theta_ / 2);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f7fd fb4d 	bl	8000578 <__aeabi_f2d>
 8002ede:	4682      	mov	sl, r0
 8002ee0:	468b      	mov	fp, r1
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002eee:	f04f 0200 	mov.w	r2, #0
 8002ef2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ef6:	f7fd fcc1 	bl	800087c <__aeabi_ddiv>
 8002efa:	4602      	mov	r2, r0
 8002efc:	460b      	mov	r3, r1
 8002efe:	4640      	mov	r0, r8
 8002f00:	4649      	mov	r1, r9
 8002f02:	f7fd f9db 	bl	80002bc <__adddf3>
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	ec43 2b17 	vmov	d7, r2, r3
 8002f0e:	eeb0 0a47 	vmov.f32	s0, s14
 8002f12:	eef0 0a67 	vmov.f32	s1, s15
 8002f16:	f00e fc73 	bl	8011800 <cos>
 8002f1a:	ec53 2b10 	vmov	r2, r3, d0
 8002f1e:	4650      	mov	r0, sl
 8002f20:	4659      	mov	r1, fp
 8002f22:	f7fd fb81 	bl	8000628 <__aeabi_dmul>
 8002f26:	4602      	mov	r2, r0
 8002f28:	460b      	mov	r3, r1
 8002f2a:	4620      	mov	r0, r4
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	f7fd f9c5 	bl	80002bc <__adddf3>
 8002f32:	4603      	mov	r3, r0
 8002f34:	460c      	mov	r4, r1
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_ = y_ + distance * sin(theta_ + delta_theta_ / 2);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f7fd fb18 	bl	8000578 <__aeabi_f2d>
 8002f48:	4682      	mov	sl, r0
 8002f4a:	468b      	mov	fp, r1
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002f58:	f04f 0200 	mov.w	r2, #0
 8002f5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f60:	f7fd fc8c 	bl	800087c <__aeabi_ddiv>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	4640      	mov	r0, r8
 8002f6a:	4649      	mov	r1, r9
 8002f6c:	f7fd f9a6 	bl	80002bc <__adddf3>
 8002f70:	4602      	mov	r2, r0
 8002f72:	460b      	mov	r3, r1
 8002f74:	ec43 2b17 	vmov	d7, r2, r3
 8002f78:	eeb0 0a47 	vmov.f32	s0, s14
 8002f7c:	eef0 0a67 	vmov.f32	s1, s15
 8002f80:	f00e fc82 	bl	8011888 <sin>
 8002f84:	ec53 2b10 	vmov	r2, r3, d0
 8002f88:	4650      	mov	r0, sl
 8002f8a:	4659      	mov	r1, fp
 8002f8c:	f7fd fb4c 	bl	8000628 <__aeabi_dmul>
 8002f90:	4602      	mov	r2, r0
 8002f92:	460b      	mov	r3, r1
 8002f94:	4620      	mov	r0, r4
 8002f96:	4629      	mov	r1, r5
 8002f98:	f7fd f990 	bl	80002bc <__adddf3>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	460c      	mov	r4, r1
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_ = theta_ + delta_theta_;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	4623      	mov	r3, r4
 8002fb6:	f7fd f981 	bl	80002bc <__adddf3>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	460c      	mov	r4, r1
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	e9c2 3408 	strd	r3, r4, [r2, #32]


	monitor_x = x_;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8002fca:	4618      	mov	r0, r3
 8002fcc:	4621      	mov	r1, r4
 8002fce:	f7fd fe23 	bl	8000c18 <__aeabi_d2f>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	4b0e      	ldr	r3, [pc, #56]	; (8003010 <_ZN8Odometry12calcPotitionEv+0x188>)
 8002fd6:	601a      	str	r2, [r3, #0]
	monitor_y = y_;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	4621      	mov	r1, r4
 8002fe2:	f7fd fe19 	bl	8000c18 <__aeabi_d2f>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	4b0a      	ldr	r3, [pc, #40]	; (8003014 <_ZN8Odometry12calcPotitionEv+0x18c>)
 8002fea:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	4621      	mov	r1, r4
 8002ff6:	f7fd fe0f 	bl	8000c18 <__aeabi_d2f>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	4b06      	ldr	r3, [pc, #24]	; (8003018 <_ZN8Odometry12calcPotitionEv+0x190>)
 8002ffe:	601a      	str	r2, [r3, #0]


}
 8003000:	bf00      	nop
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800300a:	bf00      	nop
 800300c:	f3af 8000 	nop.w
 8003010:	2000020c 	.word	0x2000020c
 8003014:	20000210 	.word	0x20000210
 8003018:	20000214 	.word	0x20000214
 800301c:	d2f1a9fc 	.word	0xd2f1a9fc
 8003020:	3f50624d 	.word	0x3f50624d

08003024 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
	calcPotition();
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f7ff ff2b 	bl	8002e88 <_ZN8Odometry12calcPotitionEv>
}
 8003032:	bf00      	nop
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <_ZN8Odometry4getXEv>:

double Odometry::getX()
{
 800303a:	b490      	push	{r4, r7}
 800303c:	b082      	sub	sp, #8
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
	return x_;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8003048:	ec44 3b17 	vmov	d7, r3, r4
}
 800304c:	eeb0 0a47 	vmov.f32	s0, s14
 8003050:	eef0 0a67 	vmov.f32	s1, s15
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bc90      	pop	{r4, r7}
 800305a:	4770      	bx	lr

0800305c <_ZN8Odometry4getYEv>:

double Odometry::getY()
{
 800305c:	b490      	push	{r4, r7}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
	return y_;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 800306a:	ec44 3b17 	vmov	d7, r3, r4
}
 800306e:	eeb0 0a47 	vmov.f32	s0, s14
 8003072:	eef0 0a67 	vmov.f32	s1, s15
 8003076:	3708      	adds	r7, #8
 8003078:	46bd      	mov	sp, r7
 800307a:	bc90      	pop	{r4, r7}
 800307c:	4770      	bx	lr

0800307e <_ZN8Odometry8getThetaEv>:

double Odometry::getTheta()
{
 800307e:	b490      	push	{r4, r7}
 8003080:	b082      	sub	sp, #8
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
	return theta_;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 800308c:	ec44 3b17 	vmov	d7, r3, r4
}
 8003090:	eeb0 0a47 	vmov.f32	s0, s14
 8003094:	eef0 0a67 	vmov.f32	s1, s15
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bc90      	pop	{r4, r7}
 800309e:	4770      	bx	lr

080030a0 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 80030a0:	b490      	push	{r4, r7}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
	x_ = 0;
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	f04f 0300 	mov.w	r3, #0
 80030ae:	f04f 0400 	mov.w	r4, #0
 80030b2:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_ = 0;
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	f04f 0300 	mov.w	r3, #0
 80030bc:	f04f 0400 	mov.w	r4, #0
 80030c0:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_ = 0;
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	f04f 0300 	mov.w	r3, #0
 80030ca:	f04f 0400 	mov.w	r4, #0
 80030ce:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 80030d2:	bf00      	nop
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bc90      	pop	{r4, r7}
 80030da:	4770      	bx	lr

080030dc <_ZN13PathFollowingC1Ev>:
 */

#include "PathFollowing.hpp"
#include "path_following.h"

PathFollowing::PathFollowing()
 80030dc:	b490      	push	{r4, r7}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
{
	rtParam.kx = 0;
 80030e4:	4a29      	ldr	r2, [pc, #164]	; (800318c <_ZN13PathFollowingC1Ev+0xb0>)
 80030e6:	f04f 0300 	mov.w	r3, #0
 80030ea:	f04f 0400 	mov.w	r4, #0
 80030ee:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 80030f2:	4a26      	ldr	r2, [pc, #152]	; (800318c <_ZN13PathFollowingC1Ev+0xb0>)
 80030f4:	f04f 0300 	mov.w	r3, #0
 80030f8:	f04f 0400 	mov.w	r4, #0
 80030fc:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8003100:	4a22      	ldr	r2, [pc, #136]	; (800318c <_ZN13PathFollowingC1Ev+0xb0>)
 8003102:	f04f 0300 	mov.w	r3, #0
 8003106:	f04f 0400 	mov.w	r4, #0
 800310a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 800310e:	4a20      	ldr	r2, [pc, #128]	; (8003190 <_ZN13PathFollowingC1Ev+0xb4>)
 8003110:	f04f 0300 	mov.w	r3, #0
 8003114:	f04f 0400 	mov.w	r4, #0
 8003118:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 800311c:	4a1c      	ldr	r2, [pc, #112]	; (8003190 <_ZN13PathFollowingC1Ev+0xb4>)
 800311e:	f04f 0300 	mov.w	r3, #0
 8003122:	f04f 0400 	mov.w	r4, #0
 8003126:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 800312a:	4a19      	ldr	r2, [pc, #100]	; (8003190 <_ZN13PathFollowingC1Ev+0xb4>)
 800312c:	f04f 0300 	mov.w	r3, #0
 8003130:	f04f 0400 	mov.w	r4, #0
 8003134:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 8003138:	4a15      	ldr	r2, [pc, #84]	; (8003190 <_ZN13PathFollowingC1Ev+0xb4>)
 800313a:	f04f 0300 	mov.w	r3, #0
 800313e:	f04f 0400 	mov.w	r4, #0
 8003142:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 8003146:	4a12      	ldr	r2, [pc, #72]	; (8003190 <_ZN13PathFollowingC1Ev+0xb4>)
 8003148:	f04f 0300 	mov.w	r3, #0
 800314c:	f04f 0400 	mov.w	r4, #0
 8003150:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 8003154:	4a0e      	ldr	r2, [pc, #56]	; (8003190 <_ZN13PathFollowingC1Ev+0xb4>)
 8003156:	f04f 0300 	mov.w	r3, #0
 800315a:	f04f 0400 	mov.w	r4, #0
 800315e:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 8003162:	4a0c      	ldr	r2, [pc, #48]	; (8003194 <_ZN13PathFollowingC1Ev+0xb8>)
 8003164:	f04f 0300 	mov.w	r3, #0
 8003168:	f04f 0400 	mov.w	r4, #0
 800316c:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 8003170:	4a08      	ldr	r2, [pc, #32]	; (8003194 <_ZN13PathFollowingC1Ev+0xb8>)
 8003172:	f04f 0300 	mov.w	r3, #0
 8003176:	f04f 0400 	mov.w	r4, #0
 800317a:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4618      	mov	r0, r3
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bc90      	pop	{r4, r7}
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	20021e20 	.word	0x20021e20
 8003190:	20021db0 	.word	0x20021db0
 8003194:	20021e10 	.word	0x20021e10

08003198 <_ZN13PathFollowing4initEv>:

void PathFollowing::init()
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 80031a0:	f001 fd4a 	bl	8004c38 <path_following_initialize>
}
 80031a4:	bf00      	nop
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 80031ac:	b490      	push	{r4, r7}
 80031ae:	b088      	sub	sp, #32
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	61f8      	str	r0, [r7, #28]
 80031b4:	ed87 0b04 	vstr	d0, [r7, #16]
 80031b8:	ed87 1b02 	vstr	d1, [r7, #8]
 80031bc:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 80031c0:	4a09      	ldr	r2, [pc, #36]	; (80031e8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80031c2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80031c6:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 80031ca:	4a07      	ldr	r2, [pc, #28]	; (80031e8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80031cc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80031d0:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 80031d4:	4a04      	ldr	r2, [pc, #16]	; (80031e8 <_ZN13PathFollowing7setGainEddd+0x3c>)
 80031d6:	e9d7 3400 	ldrd	r3, r4, [r7]
 80031da:	e9c2 3404 	strd	r3, r4, [r2, #16]

}
 80031de:	bf00      	nop
 80031e0:	3720      	adds	r7, #32
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bc90      	pop	{r4, r7}
 80031e6:	4770      	bx	lr
 80031e8:	20021e20 	.word	0x20021e20

080031ec <_ZN13PathFollowing13setTargetPathEddd>:

void PathFollowing::setTargetPath(double x, double y, double th)
{
 80031ec:	b490      	push	{r4, r7}
 80031ee:	b088      	sub	sp, #32
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	61f8      	str	r0, [r7, #28]
 80031f4:	ed87 0b04 	vstr	d0, [r7, #16]
 80031f8:	ed87 1b02 	vstr	d1, [r7, #8]
 80031fc:	ed87 2b00 	vstr	d2, [r7]
	rtU.target_x = x;
 8003200:	4a09      	ldr	r2, [pc, #36]	; (8003228 <_ZN13PathFollowing13setTargetPathEddd+0x3c>)
 8003202:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003206:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = y;
 800320a:	4a07      	ldr	r2, [pc, #28]	; (8003228 <_ZN13PathFollowing13setTargetPathEddd+0x3c>)
 800320c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003210:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = th;
 8003214:	4a04      	ldr	r2, [pc, #16]	; (8003228 <_ZN13PathFollowing13setTargetPathEddd+0x3c>)
 8003216:	e9d7 3400 	ldrd	r3, r4, [r7]
 800321a:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 800321e:	bf00      	nop
 8003220:	3720      	adds	r7, #32
 8003222:	46bd      	mov	sp, r7
 8003224:	bc90      	pop	{r4, r7}
 8003226:	4770      	bx	lr
 8003228:	20021db0 	.word	0x20021db0

0800322c <_ZN13PathFollowing14setCurrentPathEddd>:

void PathFollowing::setCurrentPath(double x, double y, double th)
{
 800322c:	b490      	push	{r4, r7}
 800322e:	b088      	sub	sp, #32
 8003230:	af00      	add	r7, sp, #0
 8003232:	61f8      	str	r0, [r7, #28]
 8003234:	ed87 0b04 	vstr	d0, [r7, #16]
 8003238:	ed87 1b02 	vstr	d1, [r7, #8]
 800323c:	ed87 2b00 	vstr	d2, [r7]
	rtU.x= x;
 8003240:	4a09      	ldr	r2, [pc, #36]	; (8003268 <_ZN13PathFollowing14setCurrentPathEddd+0x3c>)
 8003242:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003246:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = y;
 800324a:	4a07      	ldr	r2, [pc, #28]	; (8003268 <_ZN13PathFollowing14setCurrentPathEddd+0x3c>)
 800324c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003250:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = th;
 8003254:	4a04      	ldr	r2, [pc, #16]	; (8003268 <_ZN13PathFollowing14setCurrentPathEddd+0x3c>)
 8003256:	e9d7 3400 	ldrd	r3, r4, [r7]
 800325a:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
}
 800325e:	bf00      	nop
 8003260:	3720      	adds	r7, #32
 8003262:	46bd      	mov	sp, r7
 8003264:	bc90      	pop	{r4, r7}
 8003266:	4770      	bx	lr
 8003268:	20021db0 	.word	0x20021db0

0800326c <_ZN13PathFollowing18getTargetVelocitysERdS0_>:

void PathFollowing::getTargetVelocitys(double &v, double &omega)
{
 800326c:	b490      	push	{r4, r7}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
	v = rtY.V_tar;
 8003278:	4b08      	ldr	r3, [pc, #32]	; (800329c <_ZN13PathFollowing18getTargetVelocitysERdS0_+0x30>)
 800327a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800327e:	68ba      	ldr	r2, [r7, #8]
 8003280:	e9c2 3400 	strd	r3, r4, [r2]
	omega = rtY.tar;
 8003284:	4b05      	ldr	r3, [pc, #20]	; (800329c <_ZN13PathFollowing18getTargetVelocitysERdS0_+0x30>)
 8003286:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	e9c2 3400 	strd	r3, r4, [r2]

}
 8003290:	bf00      	nop
 8003292:	3710      	adds	r7, #16
 8003294:	46bd      	mov	sp, r7
 8003296:	bc90      	pop	{r4, r7}
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	20021e10 	.word	0x20021e10

080032a0 <_ZN13PathFollowing4flipEv>:
void PathFollowing::flip()
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
	path_following_step();
 80032a8:	f001 fbc0 	bl	8004a2c <path_following_step>
}
 80032ac:	bf00      	nop
 80032ae:	3708      	adds	r7, #8
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 80032bc:	2088      	movs	r0, #136	; 0x88
 80032be:	f7fe fdac 	bl	8001e1a <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 80032c2:	2080      	movs	r0, #128	; 0x80
 80032c4:	f7fe fda9 	bl	8001e1a <INA260_init>
}
 80032c8:	bf00      	nop
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 80032d0:	b590      	push	{r4, r7, lr}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 80032d8:	2188      	movs	r1, #136	; 0x88
 80032da:	2002      	movs	r0, #2
 80032dc:	f7fe fd3a 	bl	8001d54 <INA260_read>
 80032e0:	4603      	mov	r3, r0
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7fd f936 	bl	8000554 <__aeabi_i2d>
 80032e8:	a30c      	add	r3, pc, #48	; (adr r3, 800331c <_ZN11PowerSensor12updateValuesEv+0x4c>)
 80032ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ee:	f7fd f99b 	bl	8000628 <__aeabi_dmul>
 80032f2:	4603      	mov	r3, r0
 80032f4:	460c      	mov	r4, r1
 80032f6:	4618      	mov	r0, r3
 80032f8:	4621      	mov	r1, r4
 80032fa:	f7fd fc8d 	bl	8000c18 <__aeabi_d2f>
 80032fe:	4602      	mov	r2, r0
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	4a03      	ldr	r2, [pc, #12]	; (8003318 <_ZN11PowerSensor12updateValuesEv+0x48>)
 800330a:	6013      	str	r3, [r2, #0]
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	bd90      	pop	{r4, r7, pc}
 8003314:	f3af 8000 	nop.w
 8003318:	20000218 	.word	0x20000218
 800331c:	47ae147b 	.word	0x47ae147b
 8003320:	3f547ae1 	.word	0x3f547ae1
 8003324:	00000000 	.word	0x00000000

08003328 <_ZN11PowerSensor12butteryCheckEv>:
	return buttery_voltage_;

}

bool PowerSensor::butteryCheck()
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	bool ret = false;
 8003330:	2300      	movs	r3, #0
 8003332:	73fb      	strb	r3, [r7, #15]

	if(buttery_voltage_ < LOW_VOLTAGE_THRESHOLD) cnt++;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	4618      	mov	r0, r3
 800333a:	f7fd f91d 	bl	8000578 <__aeabi_f2d>
 800333e:	a311      	add	r3, pc, #68	; (adr r3, 8003384 <_ZN11PowerSensor12butteryCheckEv+0x5c>)
 8003340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003344:	f7fd fbe2 	bl	8000b0c <__aeabi_dcmplt>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d006      	beq.n	800335c <_ZN11PowerSensor12butteryCheckEv+0x34>
 800334e:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003350:	881b      	ldrh	r3, [r3, #0]
 8003352:	3301      	adds	r3, #1
 8003354:	b29a      	uxth	r2, r3
 8003356:	4b0a      	ldr	r3, [pc, #40]	; (8003380 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003358:	801a      	strh	r2, [r3, #0]
 800335a:	e002      	b.n	8003362 <_ZN11PowerSensor12butteryCheckEv+0x3a>
	else cnt = 0;
 800335c:	4b08      	ldr	r3, [pc, #32]	; (8003380 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 800335e:	2200      	movs	r2, #0
 8003360:	801a      	strh	r2, [r3, #0]

	if(cnt >= 1) {
 8003362:	4b07      	ldr	r3, [pc, #28]	; (8003380 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003364:	881b      	ldrh	r3, [r3, #0]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d004      	beq.n	8003374 <_ZN11PowerSensor12butteryCheckEv+0x4c>
		ret = true;
 800336a:	2301      	movs	r3, #1
 800336c:	73fb      	strb	r3, [r7, #15]
		cnt = 1;
 800336e:	4b04      	ldr	r3, [pc, #16]	; (8003380 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003370:	2201      	movs	r2, #1
 8003372:	801a      	strh	r2, [r3, #0]
	}

	return ret;
 8003374:	7bfb      	ldrb	r3, [r7, #15]
}
 8003376:	4618      	mov	r0, r3
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	2000021c 	.word	0x2000021c
 8003384:	9999999a 	.word	0x9999999a
 8003388:	401d9999 	.word	0x401d9999

0800338c <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8003394:	2300      	movs	r3, #0
 8003396:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8003398:	2102      	movs	r1, #2
 800339a:	4822      	ldr	r0, [pc, #136]	; (8003424 <_ZN12RotarySwitch8getValueEv+0x98>)
 800339c:	f004 fa10 	bl	80077c0 <HAL_GPIO_ReadPin>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	bf0c      	ite	eq
 80033a6:	2301      	moveq	r3, #1
 80033a8:	2300      	movne	r3, #0
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <_ZN12RotarySwitch8getValueEv+0x2c>
 80033b0:	89fb      	ldrh	r3, [r7, #14]
 80033b2:	f043 0301 	orr.w	r3, r3, #1
 80033b6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 80033b8:	2108      	movs	r1, #8
 80033ba:	481a      	ldr	r0, [pc, #104]	; (8003424 <_ZN12RotarySwitch8getValueEv+0x98>)
 80033bc:	f004 fa00 	bl	80077c0 <HAL_GPIO_ReadPin>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	bf0c      	ite	eq
 80033c6:	2301      	moveq	r3, #1
 80033c8:	2300      	movne	r3, #0
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d003      	beq.n	80033d8 <_ZN12RotarySwitch8getValueEv+0x4c>
 80033d0:	89fb      	ldrh	r3, [r7, #14]
 80033d2:	f043 0302 	orr.w	r3, r3, #2
 80033d6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 80033d8:	2110      	movs	r1, #16
 80033da:	4812      	ldr	r0, [pc, #72]	; (8003424 <_ZN12RotarySwitch8getValueEv+0x98>)
 80033dc:	f004 f9f0 	bl	80077c0 <HAL_GPIO_ReadPin>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	bf0c      	ite	eq
 80033e6:	2301      	moveq	r3, #1
 80033e8:	2300      	movne	r3, #0
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d003      	beq.n	80033f8 <_ZN12RotarySwitch8getValueEv+0x6c>
 80033f0:	89fb      	ldrh	r3, [r7, #14]
 80033f2:	f043 0304 	orr.w	r3, r3, #4
 80033f6:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 80033f8:	2180      	movs	r1, #128	; 0x80
 80033fa:	480a      	ldr	r0, [pc, #40]	; (8003424 <_ZN12RotarySwitch8getValueEv+0x98>)
 80033fc:	f004 f9e0 	bl	80077c0 <HAL_GPIO_ReadPin>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	bf0c      	ite	eq
 8003406:	2301      	moveq	r3, #1
 8003408:	2300      	movne	r3, #0
 800340a:	b2db      	uxtb	r3, r3
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <_ZN12RotarySwitch8getValueEv+0x8c>
 8003410:	89fb      	ldrh	r3, [r7, #14]
 8003412:	f043 0308 	orr.w	r3, r3, #8
 8003416:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8003418:	89fb      	ldrh	r3, [r7, #14]

}
 800341a:	4618      	mov	r0, r3
 800341c:	3710      	adds	r7, #16
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	40020c00 	.word	0x40020c00

08003428 <_ZN10SideSensorC1Ev>:
 *      Author: under
 */

#include "SideSensor.hpp"

SideSensor::SideSensor()
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
{

}
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4618      	mov	r0, r3
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
	...

08003440 <_ZN10SideSensor12updateStatusEt>:


void SideSensor::updateStatus(uint16_t gpio_pin)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	460b      	mov	r3, r1
 800344a:	807b      	strh	r3, [r7, #2]
	static bool white_flag1 = false;
	static bool white_flag2 = false;

	if (gpio_pin == GPIO_PIN_2 && white_flag1 == false){
 800344c:	887b      	ldrh	r3, [r7, #2]
 800344e:	2b04      	cmp	r3, #4
 8003450:	d111      	bne.n	8003476 <_ZN10SideSensor12updateStatusEt+0x36>
 8003452:	4b28      	ldr	r3, [pc, #160]	; (80034f4 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	f083 0301 	eor.w	r3, r3, #1
 800345a:	b2db      	uxtb	r3, r3
 800345c:	2b00      	cmp	r3, #0
 800345e:	d00a      	beq.n	8003476 <_ZN10SideSensor12updateStatusEt+0x36>
		status_ |= 0x01;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	881b      	ldrh	r3, [r3, #0]
 8003464:	f043 0301 	orr.w	r3, r3, #1
 8003468:	b29a      	uxth	r2, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	801a      	strh	r2, [r3, #0]
		white_flag1 = true;
 800346e:	4b21      	ldr	r3, [pc, #132]	; (80034f4 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003470:	2201      	movs	r2, #1
 8003472:	701a      	strb	r2, [r3, #0]
 8003474:	e010      	b.n	8003498 <_ZN10SideSensor12updateStatusEt+0x58>
	}
	else if(gpio_pin == GPIO_PIN_2 && white_flag1 == true){
 8003476:	887b      	ldrh	r3, [r7, #2]
 8003478:	2b04      	cmp	r3, #4
 800347a:	d10d      	bne.n	8003498 <_ZN10SideSensor12updateStatusEt+0x58>
 800347c:	4b1d      	ldr	r3, [pc, #116]	; (80034f4 <_ZN10SideSensor12updateStatusEt+0xb4>)
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d009      	beq.n	8003498 <_ZN10SideSensor12updateStatusEt+0x58>
		status_ ^= 0x01;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	881b      	ldrh	r3, [r3, #0]
 8003488:	f083 0301 	eor.w	r3, r3, #1
 800348c:	b29a      	uxth	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	801a      	strh	r2, [r3, #0]
		white_flag1 = false;
 8003492:	4b18      	ldr	r3, [pc, #96]	; (80034f4 <_ZN10SideSensor12updateStatusEt+0xb4>)
 8003494:	2200      	movs	r2, #0
 8003496:	701a      	strb	r2, [r3, #0]

	}

	if (gpio_pin == GPIO_PIN_8 && white_flag2 == false){
 8003498:	887b      	ldrh	r3, [r7, #2]
 800349a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800349e:	d111      	bne.n	80034c4 <_ZN10SideSensor12updateStatusEt+0x84>
 80034a0:	4b15      	ldr	r3, [pc, #84]	; (80034f8 <_ZN10SideSensor12updateStatusEt+0xb8>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	f083 0301 	eor.w	r3, r3, #1
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d00a      	beq.n	80034c4 <_ZN10SideSensor12updateStatusEt+0x84>
		status_ |= 0x02;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	881b      	ldrh	r3, [r3, #0]
 80034b2:	f043 0302 	orr.w	r3, r3, #2
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	801a      	strh	r2, [r3, #0]
		white_flag2 = true;
 80034bc:	4b0e      	ldr	r3, [pc, #56]	; (80034f8 <_ZN10SideSensor12updateStatusEt+0xb8>)
 80034be:	2201      	movs	r2, #1
 80034c0:	701a      	strb	r2, [r3, #0]
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
		status_ ^= 0x02;
		white_flag2 = false;
	}

}
 80034c2:	e011      	b.n	80034e8 <_ZN10SideSensor12updateStatusEt+0xa8>
	else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
 80034c4:	887b      	ldrh	r3, [r7, #2]
 80034c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034ca:	d10d      	bne.n	80034e8 <_ZN10SideSensor12updateStatusEt+0xa8>
 80034cc:	4b0a      	ldr	r3, [pc, #40]	; (80034f8 <_ZN10SideSensor12updateStatusEt+0xb8>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d009      	beq.n	80034e8 <_ZN10SideSensor12updateStatusEt+0xa8>
		status_ ^= 0x02;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	881b      	ldrh	r3, [r3, #0]
 80034d8:	f083 0302 	eor.w	r3, r3, #2
 80034dc:	b29a      	uxth	r2, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	801a      	strh	r2, [r3, #0]
		white_flag2 = false;
 80034e2:	4b05      	ldr	r3, [pc, #20]	; (80034f8 <_ZN10SideSensor12updateStatusEt+0xb8>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	701a      	strb	r2, [r3, #0]
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	2000021e 	.word	0x2000021e
 80034f8:	2000021f 	.word	0x2000021f

080034fc <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
//#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 80034fc:	b490      	push	{r4, r7}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	60f8      	str	r0, [r7, #12]
 8003504:	60b9      	str	r1, [r7, #8]
 8003506:	607a      	str	r2, [r7, #4]
 8003508:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f04f 0200 	mov.w	r2, #0
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	f04f 0200 	mov.w	r2, #0
 8003518:	605a      	str	r2, [r3, #4]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f04f 0200 	mov.w	r2, #0
 8003520:	609a      	str	r2, [r3, #8]
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	f04f 0300 	mov.w	r3, #0
 8003528:	f04f 0400 	mov.w	r4, #0
 800352c:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f04f 0200 	mov.w	r2, #0
 8003536:	619a      	str	r2, [r3, #24]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f04f 0200 	mov.w	r2, #0
 800353e:	61da      	str	r2, [r3, #28]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f04f 0200 	mov.w	r2, #0
 8003546:	621a      	str	r2, [r3, #32]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f04f 0200 	mov.w	r2, #0
 800354e:	625a      	str	r2, [r3, #36]	; 0x24
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f04f 0200 	mov.w	r2, #0
 8003556:	629a      	str	r2, [r3, #40]	; 0x28
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f04f 0200 	mov.w	r2, #0
 800355e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
{
	motor_ = motor;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	68ba      	ldr	r2, [r7, #8]
 800356c:	635a      	str	r2, [r3, #52]	; 0x34
	encoder_ = encoder;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	639a      	str	r2, [r3, #56]	; 0x38
	imu_ = imu;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	683a      	ldr	r2, [r7, #0]
 8003578:	63da      	str	r2, [r3, #60]	; 0x3c

}
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bc90      	pop	{r4, r7}
 8003584:	4770      	bx	lr
	...

08003588 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

double VelocityCtrl::calcVelocity()
{
 8003588:	b590      	push	{r4, r7, lr}
 800358a:	b089      	sub	sp, #36	; 0x24
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
	double enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003594:	f107 0208 	add.w	r2, r7, #8
 8003598:	f107 0110 	add.w	r1, r7, #16
 800359c:	4618      	mov	r0, r3
 800359e:	f7fd fed3 	bl	8001348 <_ZN7Encoder6getCntERdS0_>
	double enc_cnt = (enc_l + enc_r) / 2;
 80035a2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80035a6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80035aa:	461a      	mov	r2, r3
 80035ac:	4623      	mov	r3, r4
 80035ae:	f7fc fe85 	bl	80002bc <__adddf3>
 80035b2:	4603      	mov	r3, r0
 80035b4:	460c      	mov	r4, r1
 80035b6:	4618      	mov	r0, r3
 80035b8:	4621      	mov	r1, r4
 80035ba:	f04f 0200 	mov.w	r2, #0
 80035be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80035c2:	f7fd f95b 	bl	800087c <__aeabi_ddiv>
 80035c6:	4603      	mov	r3, r0
 80035c8:	460c      	mov	r4, r1
 80035ca:	e9c7 3406 	strd	r3, r4, [r7, #24]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 80035ce:	a310      	add	r3, pc, #64	; (adr r3, 8003610 <_ZN12VelocityCtrl12calcVelocityEv+0x88>)
 80035d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80035d8:	f7fd f826 	bl	8000628 <__aeabi_dmul>
 80035dc:	4603      	mov	r3, r0
 80035de:	460c      	mov	r4, r1
 80035e0:	4618      	mov	r0, r3
 80035e2:	4621      	mov	r1, r4
 80035e4:	f7fd fb18 	bl	8000c18 <__aeabi_d2f>
 80035e8:	4602      	mov	r2, r0
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	609a      	str	r2, [r3, #8]

	return current_velocity_;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fc ffc0 	bl	8000578 <__aeabi_f2d>
 80035f8:	4603      	mov	r3, r0
 80035fa:	460c      	mov	r4, r1
 80035fc:	ec44 3b17 	vmov	d7, r3, r4
}
 8003600:	eeb0 0a47 	vmov.f32	s0, s14
 8003604:	eef0 0a67 	vmov.f32	s1, s15
 8003608:	3724      	adds	r7, #36	; 0x24
 800360a:	46bd      	mov	sp, r7
 800360c:	bd90      	pop	{r4, r7, pc}
 800360e:	bf00      	nop
 8003610:	1ab1d998 	.word	0x1ab1d998
 8003614:	3f7830b5 	.word	0x3f7830b5

08003618 <_ZN12VelocityCtrl3pidEv>:
	return current_omega_;
}
*/

void VelocityCtrl::pid()
{
 8003618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800361a:	b08d      	sub	sp, #52	; 0x34
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
	float static v_pre_diff, o_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	ed93 7a00 	vldr	s14, [r3]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	edd3 7a02 	vldr	s15, [r3, #8]
 800362c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003630:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float o_diff = target_omega_- imu_->getOmega();
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	4618      	mov	r0, r3
 800363a:	f7fc ff9d 	bl	8000578 <__aeabi_f2d>
 800363e:	4604      	mov	r4, r0
 8003640:	460d      	mov	r5, r1
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003646:	4618      	mov	r0, r3
 8003648:	f7fe faaa 	bl	8001ba0 <_ZN3IMU8getOmegaEv>
 800364c:	ec53 2b10 	vmov	r2, r3, d0
 8003650:	4620      	mov	r0, r4
 8003652:	4629      	mov	r1, r5
 8003654:	f7fc fe30 	bl	80002b8 <__aeabi_dsub>
 8003658:	4603      	mov	r3, r0
 800365a:	460c      	mov	r4, r1
 800365c:	4618      	mov	r0, r3
 800365e:	4621      	mov	r1, r4
 8003660:	f7fd fada 	bl	8000c18 <__aeabi_d2f>
 8003664:	4603      	mov	r3, r0
 8003666:	62bb      	str	r3, [r7, #40]	; 0x28

	float v_p, v_d, o_p, o_d;
	static float v_i, o_i;

	v_p = v_kp_ * v_diff;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	edd3 7a06 	vldr	s15, [r3, #24]
 800366e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003672:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003676:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	v_d = v_kd_ * (v_diff - v_pre_diff) * DELTA_T;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	ed93 7a07 	vldr	s14, [r3, #28]
 8003680:	4b73      	ldr	r3, [pc, #460]	; (8003850 <_ZN12VelocityCtrl3pidEv+0x238>)
 8003682:	edd3 7a00 	vldr	s15, [r3]
 8003686:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800368a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800368e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003692:	ee17 0a90 	vmov	r0, s15
 8003696:	f7fc ff6f 	bl	8000578 <__aeabi_f2d>
 800369a:	a36b      	add	r3, pc, #428	; (adr r3, 8003848 <_ZN12VelocityCtrl3pidEv+0x230>)
 800369c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a0:	f7fc ffc2 	bl	8000628 <__aeabi_dmul>
 80036a4:	4603      	mov	r3, r0
 80036a6:	460c      	mov	r4, r1
 80036a8:	4618      	mov	r0, r3
 80036aa:	4621      	mov	r1, r4
 80036ac:	f7fd fab4 	bl	8000c18 <__aeabi_d2f>
 80036b0:	4603      	mov	r3, r0
 80036b2:	623b      	str	r3, [r7, #32]
	v_i += v_ki_ * v_diff * DELTA_T;
 80036b4:	4b67      	ldr	r3, [pc, #412]	; (8003854 <_ZN12VelocityCtrl3pidEv+0x23c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7fc ff5d 	bl	8000578 <__aeabi_f2d>
 80036be:	4604      	mov	r4, r0
 80036c0:	460d      	mov	r5, r1
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	ed93 7a08 	vldr	s14, [r3, #32]
 80036c8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80036cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036d0:	ee17 0a90 	vmov	r0, s15
 80036d4:	f7fc ff50 	bl	8000578 <__aeabi_f2d>
 80036d8:	a35b      	add	r3, pc, #364	; (adr r3, 8003848 <_ZN12VelocityCtrl3pidEv+0x230>)
 80036da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036de:	f7fc ffa3 	bl	8000628 <__aeabi_dmul>
 80036e2:	4602      	mov	r2, r0
 80036e4:	460b      	mov	r3, r1
 80036e6:	4620      	mov	r0, r4
 80036e8:	4629      	mov	r1, r5
 80036ea:	f7fc fde7 	bl	80002bc <__adddf3>
 80036ee:	4603      	mov	r3, r0
 80036f0:	460c      	mov	r4, r1
 80036f2:	4618      	mov	r0, r3
 80036f4:	4621      	mov	r1, r4
 80036f6:	f7fd fa8f 	bl	8000c18 <__aeabi_d2f>
 80036fa:	4602      	mov	r2, r0
 80036fc:	4b55      	ldr	r3, [pc, #340]	; (8003854 <_ZN12VelocityCtrl3pidEv+0x23c>)
 80036fe:	601a      	str	r2, [r3, #0]

	o_p = o_kp_ * o_diff;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003706:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800370a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800370e:	edc7 7a07 	vstr	s15, [r7, #28]
	o_d = o_kd_ * (o_diff - o_pre_diff) * DELTA_T;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8003718:	4b4f      	ldr	r3, [pc, #316]	; (8003858 <_ZN12VelocityCtrl3pidEv+0x240>)
 800371a:	edd3 7a00 	vldr	s15, [r3]
 800371e:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8003722:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800372a:	ee17 0a90 	vmov	r0, s15
 800372e:	f7fc ff23 	bl	8000578 <__aeabi_f2d>
 8003732:	a345      	add	r3, pc, #276	; (adr r3, 8003848 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003738:	f7fc ff76 	bl	8000628 <__aeabi_dmul>
 800373c:	4603      	mov	r3, r0
 800373e:	460c      	mov	r4, r1
 8003740:	4618      	mov	r0, r3
 8003742:	4621      	mov	r1, r4
 8003744:	f7fd fa68 	bl	8000c18 <__aeabi_d2f>
 8003748:	4603      	mov	r3, r0
 800374a:	61bb      	str	r3, [r7, #24]
	o_i += o_ki_ * o_diff * DELTA_T;
 800374c:	4b43      	ldr	r3, [pc, #268]	; (800385c <_ZN12VelocityCtrl3pidEv+0x244>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4618      	mov	r0, r3
 8003752:	f7fc ff11 	bl	8000578 <__aeabi_f2d>
 8003756:	4604      	mov	r4, r0
 8003758:	460d      	mov	r5, r1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8003760:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003764:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003768:	ee17 0a90 	vmov	r0, s15
 800376c:	f7fc ff04 	bl	8000578 <__aeabi_f2d>
 8003770:	a335      	add	r3, pc, #212	; (adr r3, 8003848 <_ZN12VelocityCtrl3pidEv+0x230>)
 8003772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003776:	f7fc ff57 	bl	8000628 <__aeabi_dmul>
 800377a:	4602      	mov	r2, r0
 800377c:	460b      	mov	r3, r1
 800377e:	4620      	mov	r0, r4
 8003780:	4629      	mov	r1, r5
 8003782:	f7fc fd9b 	bl	80002bc <__adddf3>
 8003786:	4603      	mov	r3, r0
 8003788:	460c      	mov	r4, r1
 800378a:	4618      	mov	r0, r3
 800378c:	4621      	mov	r1, r4
 800378e:	f7fd fa43 	bl	8000c18 <__aeabi_d2f>
 8003792:	4602      	mov	r2, r0
 8003794:	4b31      	ldr	r3, [pc, #196]	; (800385c <_ZN12VelocityCtrl3pidEv+0x244>)
 8003796:	601a      	str	r2, [r3, #0]

	float v_left_ratio, v_right_ratio, o_left_ratio, o_right_ratio;

	v_left_ratio = v_right_ratio =  v_p + v_d + v_i;
 8003798:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800379c:	edd7 7a08 	vldr	s15, [r7, #32]
 80037a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037a4:	4b2b      	ldr	r3, [pc, #172]	; (8003854 <_ZN12VelocityCtrl3pidEv+0x23c>)
 80037a6:	edd3 7a00 	vldr	s15, [r3]
 80037aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037ae:	edc7 7a05 	vstr	s15, [r7, #20]
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	613b      	str	r3, [r7, #16]

	o_left_ratio = o_p + o_d + o_i;
 80037b6:	ed97 7a07 	vldr	s14, [r7, #28]
 80037ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80037be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037c2:	4b26      	ldr	r3, [pc, #152]	; (800385c <_ZN12VelocityCtrl3pidEv+0x244>)
 80037c4:	edd3 7a00 	vldr	s15, [r3]
 80037c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037cc:	edc7 7a03 	vstr	s15, [r7, #12]
	o_right_ratio = -(o_p + o_d + o_i);
 80037d0:	ed97 7a07 	vldr	s14, [r7, #28]
 80037d4:	edd7 7a06 	vldr	s15, [r7, #24]
 80037d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80037dc:	4b1f      	ldr	r3, [pc, #124]	; (800385c <_ZN12VelocityCtrl3pidEv+0x244>)
 80037de:	edd3 7a00 	vldr	s15, [r3]
 80037e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037e6:	eef1 7a67 	vneg.f32	s15, s15
 80037ea:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(v_left_ratio + o_left_ratio, v_right_ratio + o_right_ratio);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 80037f2:	ed97 7a04 	vldr	s14, [r7, #16]
 80037f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80037fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037fe:	ee17 0a90 	vmov	r0, s15
 8003802:	f7fc feb9 	bl	8000578 <__aeabi_f2d>
 8003806:	4605      	mov	r5, r0
 8003808:	460e      	mov	r6, r1
 800380a:	ed97 7a05 	vldr	s14, [r7, #20]
 800380e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003812:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003816:	ee17 0a90 	vmov	r0, s15
 800381a:	f7fc fead 	bl	8000578 <__aeabi_f2d>
 800381e:	4602      	mov	r2, r0
 8003820:	460b      	mov	r3, r1
 8003822:	ec43 2b11 	vmov	d1, r2, r3
 8003826:	ec46 5b10 	vmov	d0, r5, r6
 800382a:	4620      	mov	r0, r4
 800382c:	f7ff fa8c 	bl	8002d48 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8003830:	4a07      	ldr	r2, [pc, #28]	; (8003850 <_ZN12VelocityCtrl3pidEv+0x238>)
 8003832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003834:	6013      	str	r3, [r2, #0]
	o_pre_diff = o_diff;
 8003836:	4a08      	ldr	r2, [pc, #32]	; (8003858 <_ZN12VelocityCtrl3pidEv+0x240>)
 8003838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800383a:	6013      	str	r3, [r2, #0]
}
 800383c:	bf00      	nop
 800383e:	3734      	adds	r7, #52	; 0x34
 8003840:	46bd      	mov	sp, r7
 8003842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003844:	f3af 8000 	nop.w
 8003848:	d2f1a9fc 	.word	0xd2f1a9fc
 800384c:	3f50624d 	.word	0x3f50624d
 8003850:	20000220 	.word	0x20000220
 8003854:	20000228 	.word	0x20000228
 8003858:	20000224 	.word	0x20000224
 800385c:	2000022c 	.word	0x2000022c

08003860 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	ed87 0a02 	vstr	s0, [r7, #8]
 800386c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	605a      	str	r2, [r3, #4]
}
 800387c:	bf00      	nop
 800387e:	3714      	adds	r7, #20
 8003880:	46bd      	mov	sp, r7
 8003882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003886:	4770      	bx	lr

08003888 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float kd, float ki)
{
 8003888:	b480      	push	{r7}
 800388a:	b085      	sub	sp, #20
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	ed87 0a02 	vstr	s0, [r7, #8]
 8003894:	edc7 0a01 	vstr	s1, [r7, #4]
 8003898:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	61da      	str	r2, [r3, #28]
	v_ki_ = ki;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	683a      	ldr	r2, [r7, #0]
 80038ac:	621a      	str	r2, [r3, #32]
}
 80038ae:	bf00      	nop
 80038b0:	3714      	adds	r7, #20
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr

080038ba <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float kd, float ki)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b085      	sub	sp, #20
 80038be:	af00      	add	r7, sp, #0
 80038c0:	60f8      	str	r0, [r7, #12]
 80038c2:	ed87 0a02 	vstr	s0, [r7, #8]
 80038c6:	edc7 0a01 	vstr	s1, [r7, #4]
 80038ca:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	68ba      	ldr	r2, [r7, #8]
 80038d2:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	629a      	str	r2, [r3, #40]	; 0x28
	o_ki_ = ki;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	683a      	ldr	r2, [r7, #0]
 80038de:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80038e0:	bf00      	nop
 80038e2:	3714      	adds	r7, #20
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
    calcVelocity();
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f7ff fe47 	bl	8003588 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003900:	2b00      	cmp	r3, #0
 8003902:	d002      	beq.n	800390a <_ZN12VelocityCtrl4flipEv+0x1e>
		pid();
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f7ff fe87 	bl	8003618 <_ZN12VelocityCtrl3pidEv>
	}


}
 800390a:	bf00      	nop
 800390c:	3708      	adds	r7, #8
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8003912:	b480      	push	{r7}
 8003914:	b083      	sub	sp, #12
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2201      	movs	r2, #1
 800391e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	//calcOmega();
}
 8003922:	bf00      	nop
 8003924:	370c      	adds	r7, #12
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
	...

08003930 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	motor_->setRatio(0, 0);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003944:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8003960 <_ZN12VelocityCtrl4stopEv+0x30>
 8003948:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8003960 <_ZN12VelocityCtrl4stopEv+0x30>
 800394c:	4618      	mov	r0, r3
 800394e:	f7ff f9fb 	bl	8002d48 <_ZN5Motor8setRatioEdd>

}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	f3af 8000 	nop.w
	...

08003968 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003970:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003974:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	2b00      	cmp	r3, #0
 800397e:	d013      	beq.n	80039a8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003980:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003984:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8003988:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00b      	beq.n	80039a8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003990:	e000      	b.n	8003994 <ITM_SendChar+0x2c>
    {
      __NOP();
 8003992:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003994:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d0f9      	beq.n	8003992 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800399e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	b2d2      	uxtb	r2, r2
 80039a6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80039a8:	687b      	ldr	r3, [r7, #4]
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr

080039b6 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 80039b6:	b580      	push	{r7, lr}
 80039b8:	b086      	sub	sp, #24
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	60f8      	str	r0, [r7, #12]
 80039be:	60b9      	str	r1, [r7, #8]
 80039c0:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 80039c2:	2300      	movs	r3, #0
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	e009      	b.n	80039dc <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	1c5a      	adds	r2, r3, #1
 80039cc:	60ba      	str	r2, [r7, #8]
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff ffc9 	bl	8003968 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	3301      	adds	r3, #1
 80039da:	617b      	str	r3, [r7, #20]
 80039dc:	697a      	ldr	r2, [r7, #20]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	dbf1      	blt.n	80039c8 <_write+0x12>
  }
  return len;
 80039e4:	687b      	ldr	r3, [r7, #4]
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b082      	sub	sp, #8
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	4603      	mov	r3, r0
 80039f6:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 80039f8:	88fb      	ldrh	r3, [r7, #6]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f002 f8b2 	bl	8005b64 <cppExit>
}
 8003a00:	bf00      	nop
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a1e      	ldr	r2, [pc, #120]	; (8003a90 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d10e      	bne.n	8003a38 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip1ms();
 8003a1a:	f001 fffd 	bl	8005a18 <cppFlip1ms>

		tim6_timer++;
 8003a1e:	4b1d      	ldr	r3, [pc, #116]	; (8003a94 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	3301      	adds	r3, #1
 8003a24:	4a1b      	ldr	r2, [pc, #108]	; (8003a94 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003a26:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8003a28:	4b1a      	ldr	r3, [pc, #104]	; (8003a94 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a1a      	ldr	r2, [pc, #104]	; (8003a98 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d902      	bls.n	8003a38 <HAL_TIM_PeriodElapsedCallback+0x30>
 8003a32:	4b18      	ldr	r3, [pc, #96]	; (8003a94 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM7){
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a17      	ldr	r2, [pc, #92]	; (8003a9c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d10e      	bne.n	8003a60 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip100ns();
 8003a42:	f002 f875 	bl	8005b30 <cppFlip100ns>

		tim7_timer++;
 8003a46:	4b16      	ldr	r3, [pc, #88]	; (8003aa0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	4a14      	ldr	r2, [pc, #80]	; (8003aa0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003a4e:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8003a50:	4b13      	ldr	r3, [pc, #76]	; (8003aa0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a10      	ldr	r2, [pc, #64]	; (8003a98 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d902      	bls.n	8003a60 <HAL_TIM_PeriodElapsedCallback+0x58>
 8003a5a:	4b11      	ldr	r3, [pc, #68]	; (8003aa0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM13){
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a0f      	ldr	r2, [pc, #60]	; (8003aa4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d10e      	bne.n	8003a88 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8003a6a:	f002 f86b 	bl	8005b44 <cppFlip10ms>

		tim13_timer++;
 8003a6e:	4b0e      	ldr	r3, [pc, #56]	; (8003aa8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	3301      	adds	r3, #1
 8003a74:	4a0c      	ldr	r2, [pc, #48]	; (8003aa8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003a76:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8003a78:	4b0b      	ldr	r3, [pc, #44]	; (8003aa8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a06      	ldr	r2, [pc, #24]	; (8003a98 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d902      	bls.n	8003a88 <HAL_TIM_PeriodElapsedCallback+0x80>
 8003a82:	4b09      	ldr	r3, [pc, #36]	; (8003aa8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	601a      	str	r2, [r3, #0]
	}

}
 8003a88:	bf00      	nop
 8003a8a:	3708      	adds	r7, #8
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40001000 	.word	0x40001000
 8003a94:	20021a90 	.word	0x20021a90
 8003a98:	0001869f 	.word	0x0001869f
 8003a9c:	40001400 	.word	0x40001400
 8003aa0:	20021ad4 	.word	0x20021ad4
 8003aa4:	40001c00 	.word	0x40001c00
 8003aa8:	20021ad8 	.word	0x20021ad8

08003aac <init>:

void init()
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003ab6:	4808      	ldr	r0, [pc, #32]	; (8003ad8 <init+0x2c>)
 8003ab8:	f003 fe9a 	bl	80077f0 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8003abc:	4807      	ldr	r0, [pc, #28]	; (8003adc <init+0x30>)
 8003abe:	f007 fd7a 	bl	800b5b6 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8003ac2:	4807      	ldr	r0, [pc, #28]	; (8003ae0 <init+0x34>)
 8003ac4:	f007 fd77 	bl	800b5b6 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8003ac8:	4806      	ldr	r0, [pc, #24]	; (8003ae4 <init+0x38>)
 8003aca:	f007 fd74 	bl	800b5b6 <HAL_TIM_Base_Start_IT>

	cppInit();
 8003ace:	f001 ff1d 	bl	800590c <cppInit>

	//path_following_initialize();

}
 8003ad2:	bf00      	nop
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	20021bbc 	.word	0x20021bbc
 8003ae0:	20021d60 	.word	0x20021d60
 8003ae4:	20021adc 	.word	0x20021adc

08003ae8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003aec:	f002 fb78 	bl	80061e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003af0:	f000 f82a 	bl	8003b48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003af4:	f000 fdbc 	bl	8004670 <MX_GPIO_Init>
  MX_DMA_Init();
 8003af8:	f000 fd8a 	bl	8004610 <MX_DMA_Init>
  MX_I2C2_Init();
 8003afc:	f000 f9e8 	bl	8003ed0 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8003b00:	f000 fa14 	bl	8003f2c <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8003b04:	f000 fa32 	bl	8003f6c <MX_SPI2_Init>
  MX_TIM1_Init();
 8003b08:	f000 fa66 	bl	8003fd8 <MX_TIM1_Init>
  MX_TIM4_Init();
 8003b0c:	f000 fb70 	bl	80041f0 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003b10:	f000 fc3c 	bl	800438c <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8003b14:	f000 fd52 	bl	80045bc <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8003b18:	f009 fd20 	bl	800d55c <MX_FATFS_Init>
  MX_TIM6_Init();
 8003b1c:	f000 fbcc 	bl	80042b8 <MX_TIM6_Init>
  MX_I2C1_Init();
 8003b20:	f000 f9a8 	bl	8003e74 <MX_I2C1_Init>
  MX_TIM3_Init();
 8003b24:	f000 fb00 	bl	8004128 <MX_TIM3_Init>
  MX_TIM10_Init();
 8003b28:	f000 fc88 	bl	800443c <MX_TIM10_Init>
  MX_TIM11_Init();
 8003b2c:	f000 fcd4 	bl	80044d8 <MX_TIM11_Init>
  MX_ADC2_Init();
 8003b30:	f000 f898 	bl	8003c64 <MX_ADC2_Init>
  MX_TIM7_Init();
 8003b34:	f000 fbf6 	bl	8004324 <MX_TIM7_Init>
  MX_TIM13_Init();
 8003b38:	f000 fd1c 	bl	8004574 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8003b3c:	f7ff ffb6 	bl	8003aac <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8003b40:	f002 f822 	bl	8005b88 <cppLoop>
 8003b44:	e7fc      	b.n	8003b40 <main+0x58>
	...

08003b48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b0a4      	sub	sp, #144	; 0x90
 8003b4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b4e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003b52:	2234      	movs	r2, #52	; 0x34
 8003b54:	2100      	movs	r1, #0
 8003b56:	4618      	mov	r0, r3
 8003b58:	f00e ffe2 	bl	8012b20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003b5c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	605a      	str	r2, [r3, #4]
 8003b66:	609a      	str	r2, [r3, #8]
 8003b68:	60da      	str	r2, [r3, #12]
 8003b6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b6c:	f107 030c 	add.w	r3, r7, #12
 8003b70:	223c      	movs	r2, #60	; 0x3c
 8003b72:	2100      	movs	r1, #0
 8003b74:	4618      	mov	r0, r3
 8003b76:	f00e ffd3 	bl	8012b20 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60bb      	str	r3, [r7, #8]
 8003b7e:	4b37      	ldr	r3, [pc, #220]	; (8003c5c <SystemClock_Config+0x114>)
 8003b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b82:	4a36      	ldr	r2, [pc, #216]	; (8003c5c <SystemClock_Config+0x114>)
 8003b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b88:	6413      	str	r3, [r2, #64]	; 0x40
 8003b8a:	4b34      	ldr	r3, [pc, #208]	; (8003c5c <SystemClock_Config+0x114>)
 8003b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b92:	60bb      	str	r3, [r7, #8]
 8003b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b96:	2300      	movs	r3, #0
 8003b98:	607b      	str	r3, [r7, #4]
 8003b9a:	4b31      	ldr	r3, [pc, #196]	; (8003c60 <SystemClock_Config+0x118>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a30      	ldr	r2, [pc, #192]	; (8003c60 <SystemClock_Config+0x118>)
 8003ba0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ba4:	6013      	str	r3, [r2, #0]
 8003ba6:	4b2e      	ldr	r3, [pc, #184]	; (8003c60 <SystemClock_Config+0x118>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003bae:	607b      	str	r3, [r7, #4]
 8003bb0:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003bb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003bba:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003bc0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003bc4:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003bc6:	2308      	movs	r3, #8
 8003bc8:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003bca:	23b4      	movs	r3, #180	; 0xb4
 8003bcc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8003bd6:	2308      	movs	r3, #8
 8003bd8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003bdc:	2302      	movs	r3, #2
 8003bde:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003be2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003be6:	4618      	mov	r0, r3
 8003be8:	f005 fa3c 	bl	8009064 <HAL_RCC_OscConfig>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8003bf2:	f000 fe93 	bl	800491c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003bf6:	f004 fdb7 	bl	8008768 <HAL_PWREx_EnableOverDrive>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8003c00:	f000 fe8c 	bl	800491c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c04:	230f      	movs	r3, #15
 8003c06:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c08:	2302      	movs	r3, #2
 8003c0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003c10:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003c14:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003c16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c1a:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003c1c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c20:	2105      	movs	r1, #5
 8003c22:	4618      	mov	r0, r3
 8003c24:	f004 fdf0 	bl	8008808 <HAL_RCC_ClockConfig>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d001      	beq.n	8003c32 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8003c2e:	f000 fe75 	bl	800491c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8003c32:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003c36:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c40:	f107 030c 	add.w	r3, r7, #12
 8003c44:	4618      	mov	r0, r3
 8003c46:	f004 ffcf 	bl	8008be8 <HAL_RCCEx_PeriphCLKConfig>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d001      	beq.n	8003c54 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8003c50:	f000 fe64 	bl	800491c <Error_Handler>
  }
}
 8003c54:	bf00      	nop
 8003c56:	3790      	adds	r7, #144	; 0x90
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	40023800 	.word	0x40023800
 8003c60:	40007000 	.word	0x40007000

08003c64 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003c6a:	463b      	mov	r3, r7
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	601a      	str	r2, [r3, #0]
 8003c70:	605a      	str	r2, [r3, #4]
 8003c72:	609a      	str	r2, [r3, #8]
 8003c74:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8003c76:	4b7c      	ldr	r3, [pc, #496]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003c78:	4a7c      	ldr	r2, [pc, #496]	; (8003e6c <MX_ADC2_Init+0x208>)
 8003c7a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003c7c:	4b7a      	ldr	r3, [pc, #488]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003c7e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003c82:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003c84:	4b78      	ldr	r3, [pc, #480]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8003c8a:	4b77      	ldr	r3, [pc, #476]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8003c90:	4b75      	ldr	r3, [pc, #468]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003c92:	2201      	movs	r2, #1
 8003c94:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003c96:	4b74      	ldr	r3, [pc, #464]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003c9e:	4b72      	ldr	r3, [pc, #456]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003ca4:	4b70      	ldr	r3, [pc, #448]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003ca6:	4a72      	ldr	r2, [pc, #456]	; (8003e70 <MX_ADC2_Init+0x20c>)
 8003ca8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003caa:	4b6f      	ldr	r3, [pc, #444]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8003cb0:	4b6d      	ldr	r3, [pc, #436]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003cb2:	220e      	movs	r2, #14
 8003cb4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8003cb6:	4b6c      	ldr	r3, [pc, #432]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003cbe:	4b6a      	ldr	r3, [pc, #424]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003cc4:	4868      	ldr	r0, [pc, #416]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003cc6:	f002 fb1f 	bl	8006308 <HAL_ADC_Init>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d001      	beq.n	8003cd4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8003cd0:	f000 fe24 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003cd4:	230a      	movs	r3, #10
 8003cd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8003cdc:	2306      	movs	r3, #6
 8003cde:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003ce0:	463b      	mov	r3, r7
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	4860      	ldr	r0, [pc, #384]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003ce6:	f002 fc63 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d001      	beq.n	8003cf4 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8003cf0:	f000 fe14 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003cf4:	230b      	movs	r3, #11
 8003cf6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003cf8:	2302      	movs	r3, #2
 8003cfa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003cfc:	463b      	mov	r3, r7
 8003cfe:	4619      	mov	r1, r3
 8003d00:	4859      	ldr	r0, [pc, #356]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003d02:	f002 fc55 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8003d0c:	f000 fe06 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8003d10:	230c      	movs	r3, #12
 8003d12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8003d14:	2303      	movs	r3, #3
 8003d16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003d18:	463b      	mov	r3, r7
 8003d1a:	4619      	mov	r1, r3
 8003d1c:	4852      	ldr	r0, [pc, #328]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003d1e:	f002 fc47 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8003d28:	f000 fdf8 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8003d2c:	230d      	movs	r3, #13
 8003d2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8003d30:	2304      	movs	r3, #4
 8003d32:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003d34:	463b      	mov	r3, r7
 8003d36:	4619      	mov	r1, r3
 8003d38:	484b      	ldr	r0, [pc, #300]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003d3a:	f002 fc39 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8003d44:	f000 fdea 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8003d4c:	2305      	movs	r3, #5
 8003d4e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003d50:	463b      	mov	r3, r7
 8003d52:	4619      	mov	r1, r3
 8003d54:	4844      	ldr	r0, [pc, #272]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003d56:	f002 fc2b 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8003d60:	f000 fddc 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003d64:	2301      	movs	r3, #1
 8003d66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8003d68:	2306      	movs	r3, #6
 8003d6a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003d6c:	463b      	mov	r3, r7
 8003d6e:	4619      	mov	r1, r3
 8003d70:	483d      	ldr	r0, [pc, #244]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003d72:	f002 fc1d 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d001      	beq.n	8003d80 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8003d7c:	f000 fdce 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003d80:	2302      	movs	r3, #2
 8003d82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8003d84:	2307      	movs	r3, #7
 8003d86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003d88:	463b      	mov	r3, r7
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	4836      	ldr	r0, [pc, #216]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003d8e:	f002 fc0f 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d001      	beq.n	8003d9c <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8003d98:	f000 fdc0 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8003da0:	2308      	movs	r3, #8
 8003da2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003da4:	463b      	mov	r3, r7
 8003da6:	4619      	mov	r1, r3
 8003da8:	482f      	ldr	r0, [pc, #188]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003daa:	f002 fc01 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8003db4:	f000 fdb2 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003db8:	2304      	movs	r3, #4
 8003dba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8003dbc:	2309      	movs	r3, #9
 8003dbe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003dc0:	463b      	mov	r3, r7
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	4828      	ldr	r0, [pc, #160]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003dc6:	f002 fbf3 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d001      	beq.n	8003dd4 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8003dd0:	f000 fda4 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8003dd4:	2305      	movs	r3, #5
 8003dd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8003dd8:	230a      	movs	r3, #10
 8003dda:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003ddc:	463b      	mov	r3, r7
 8003dde:	4619      	mov	r1, r3
 8003de0:	4821      	ldr	r0, [pc, #132]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003de2:	f002 fbe5 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d001      	beq.n	8003df0 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8003dec:	f000 fd96 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8003df0:	2306      	movs	r3, #6
 8003df2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8003df4:	230b      	movs	r3, #11
 8003df6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003df8:	463b      	mov	r3, r7
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	481a      	ldr	r0, [pc, #104]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003dfe:	f002 fbd7 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d001      	beq.n	8003e0c <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8003e08:	f000 fd88 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8003e0c:	2307      	movs	r3, #7
 8003e0e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8003e10:	230c      	movs	r3, #12
 8003e12:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e14:	463b      	mov	r3, r7
 8003e16:	4619      	mov	r1, r3
 8003e18:	4813      	ldr	r0, [pc, #76]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003e1a:	f002 fbc9 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d001      	beq.n	8003e28 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8003e24:	f000 fd7a 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003e28:	2308      	movs	r3, #8
 8003e2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8003e2c:	230d      	movs	r3, #13
 8003e2e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e30:	463b      	mov	r3, r7
 8003e32:	4619      	mov	r1, r3
 8003e34:	480c      	ldr	r0, [pc, #48]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003e36:	f002 fbbb 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d001      	beq.n	8003e44 <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8003e40:	f000 fd6c 	bl	800491c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003e44:	2309      	movs	r3, #9
 8003e46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8003e48:	230e      	movs	r3, #14
 8003e4a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e4c:	463b      	mov	r3, r7
 8003e4e:	4619      	mov	r1, r3
 8003e50:	4805      	ldr	r0, [pc, #20]	; (8003e68 <MX_ADC2_Init+0x204>)
 8003e52:	f002 fbad 	bl	80065b0 <HAL_ADC_ConfigChannel>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d001      	beq.n	8003e60 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8003e5c:	f000 fd5e 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8003e60:	bf00      	nop
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	20021960 	.word	0x20021960
 8003e6c:	40012100 	.word	0x40012100
 8003e70:	0f000001 	.word	0x0f000001

08003e74 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003e78:	4b12      	ldr	r3, [pc, #72]	; (8003ec4 <MX_I2C1_Init+0x50>)
 8003e7a:	4a13      	ldr	r2, [pc, #76]	; (8003ec8 <MX_I2C1_Init+0x54>)
 8003e7c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003e7e:	4b11      	ldr	r3, [pc, #68]	; (8003ec4 <MX_I2C1_Init+0x50>)
 8003e80:	4a12      	ldr	r2, [pc, #72]	; (8003ecc <MX_I2C1_Init+0x58>)
 8003e82:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003e84:	4b0f      	ldr	r3, [pc, #60]	; (8003ec4 <MX_I2C1_Init+0x50>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003e8a:	4b0e      	ldr	r3, [pc, #56]	; (8003ec4 <MX_I2C1_Init+0x50>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003e90:	4b0c      	ldr	r3, [pc, #48]	; (8003ec4 <MX_I2C1_Init+0x50>)
 8003e92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003e96:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003e98:	4b0a      	ldr	r3, [pc, #40]	; (8003ec4 <MX_I2C1_Init+0x50>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003e9e:	4b09      	ldr	r3, [pc, #36]	; (8003ec4 <MX_I2C1_Init+0x50>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ea4:	4b07      	ldr	r3, [pc, #28]	; (8003ec4 <MX_I2C1_Init+0x50>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8003eaa:	4b06      	ldr	r3, [pc, #24]	; (8003ec4 <MX_I2C1_Init+0x50>)
 8003eac:	2280      	movs	r2, #128	; 0x80
 8003eae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003eb0:	4804      	ldr	r0, [pc, #16]	; (8003ec4 <MX_I2C1_Init+0x50>)
 8003eb2:	f003 fccf 	bl	8007854 <HAL_I2C_Init>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003ebc:	f000 fd2e 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003ec0:	bf00      	nop
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	200219a8 	.word	0x200219a8
 8003ec8:	40005400 	.word	0x40005400
 8003ecc:	000186a0 	.word	0x000186a0

08003ed0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003ed4:	4b12      	ldr	r3, [pc, #72]	; (8003f20 <MX_I2C2_Init+0x50>)
 8003ed6:	4a13      	ldr	r2, [pc, #76]	; (8003f24 <MX_I2C2_Init+0x54>)
 8003ed8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8003eda:	4b11      	ldr	r3, [pc, #68]	; (8003f20 <MX_I2C2_Init+0x50>)
 8003edc:	4a12      	ldr	r2, [pc, #72]	; (8003f28 <MX_I2C2_Init+0x58>)
 8003ede:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ee0:	4b0f      	ldr	r3, [pc, #60]	; (8003f20 <MX_I2C2_Init+0x50>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003ee6:	4b0e      	ldr	r3, [pc, #56]	; (8003f20 <MX_I2C2_Init+0x50>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003eec:	4b0c      	ldr	r3, [pc, #48]	; (8003f20 <MX_I2C2_Init+0x50>)
 8003eee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003ef2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ef4:	4b0a      	ldr	r3, [pc, #40]	; (8003f20 <MX_I2C2_Init+0x50>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003efa:	4b09      	ldr	r3, [pc, #36]	; (8003f20 <MX_I2C2_Init+0x50>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f00:	4b07      	ldr	r3, [pc, #28]	; (8003f20 <MX_I2C2_Init+0x50>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8003f06:	4b06      	ldr	r3, [pc, #24]	; (8003f20 <MX_I2C2_Init+0x50>)
 8003f08:	2280      	movs	r2, #128	; 0x80
 8003f0a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003f0c:	4804      	ldr	r0, [pc, #16]	; (8003f20 <MX_I2C2_Init+0x50>)
 8003f0e:	f003 fca1 	bl	8007854 <HAL_I2C_Init>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003f18:	f000 fd00 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003f1c:	bf00      	nop
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	20021a3c 	.word	0x20021a3c
 8003f24:	40005800 	.word	0x40005800
 8003f28:	000186a0 	.word	0x000186a0

08003f2c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8003f30:	4b0c      	ldr	r3, [pc, #48]	; (8003f64 <MX_SDIO_SD_Init+0x38>)
 8003f32:	4a0d      	ldr	r2, [pc, #52]	; (8003f68 <MX_SDIO_SD_Init+0x3c>)
 8003f34:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8003f36:	4b0b      	ldr	r3, [pc, #44]	; (8003f64 <MX_SDIO_SD_Init+0x38>)
 8003f38:	2200      	movs	r2, #0
 8003f3a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8003f3c:	4b09      	ldr	r3, [pc, #36]	; (8003f64 <MX_SDIO_SD_Init+0x38>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003f42:	4b08      	ldr	r3, [pc, #32]	; (8003f64 <MX_SDIO_SD_Init+0x38>)
 8003f44:	2200      	movs	r2, #0
 8003f46:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8003f48:	4b06      	ldr	r3, [pc, #24]	; (8003f64 <MX_SDIO_SD_Init+0x38>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003f4e:	4b05      	ldr	r3, [pc, #20]	; (8003f64 <MX_SDIO_SD_Init+0x38>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8003f54:	4b03      	ldr	r3, [pc, #12]	; (8003f64 <MX_SDIO_SD_Init+0x38>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8003f5a:	bf00      	nop
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	20021c3c 	.word	0x20021c3c
 8003f68:	40012c00 	.word	0x40012c00

08003f6c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003f70:	4b17      	ldr	r3, [pc, #92]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f72:	4a18      	ldr	r2, [pc, #96]	; (8003fd4 <MX_SPI2_Init+0x68>)
 8003f74:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003f76:	4b16      	ldr	r3, [pc, #88]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003f7c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003f7e:	4b14      	ldr	r3, [pc, #80]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f84:	4b12      	ldr	r3, [pc, #72]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003f8a:	4b11      	ldr	r3, [pc, #68]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f8c:	2202      	movs	r2, #2
 8003f8e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003f90:	4b0f      	ldr	r3, [pc, #60]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f92:	2201      	movs	r2, #1
 8003f94:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003f96:	4b0e      	ldr	r3, [pc, #56]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f9c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003f9e:	4b0c      	ldr	r3, [pc, #48]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fa0:	2228      	movs	r2, #40	; 0x28
 8003fa2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003fa4:	4b0a      	ldr	r3, [pc, #40]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003faa:	4b09      	ldr	r3, [pc, #36]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fb0:	4b07      	ldr	r3, [pc, #28]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003fb6:	4b06      	ldr	r3, [pc, #24]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fb8:	220a      	movs	r2, #10
 8003fba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003fbc:	4804      	ldr	r0, [pc, #16]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fbe:	f006 fd7b 	bl	800aab8 <HAL_SPI_Init>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003fc8:	f000 fca8 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003fcc:	bf00      	nop
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	20021888 	.word	0x20021888
 8003fd4:	40003800 	.word	0x40003800

08003fd8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b09a      	sub	sp, #104	; 0x68
 8003fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003fde:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003fe2:	2224      	movs	r2, #36	; 0x24
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f00e fd9a 	bl	8012b20 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fec:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]
 8003ff4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ff6:	f107 0320 	add.w	r3, r7, #32
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	601a      	str	r2, [r3, #0]
 8003ffe:	605a      	str	r2, [r3, #4]
 8004000:	609a      	str	r2, [r3, #8]
 8004002:	60da      	str	r2, [r3, #12]
 8004004:	611a      	str	r2, [r3, #16]
 8004006:	615a      	str	r2, [r3, #20]
 8004008:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800400a:	463b      	mov	r3, r7
 800400c:	2220      	movs	r2, #32
 800400e:	2100      	movs	r1, #0
 8004010:	4618      	mov	r0, r3
 8004012:	f00e fd85 	bl	8012b20 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004016:	4b42      	ldr	r3, [pc, #264]	; (8004120 <MX_TIM1_Init+0x148>)
 8004018:	4a42      	ldr	r2, [pc, #264]	; (8004124 <MX_TIM1_Init+0x14c>)
 800401a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800401c:	4b40      	ldr	r3, [pc, #256]	; (8004120 <MX_TIM1_Init+0x148>)
 800401e:	2200      	movs	r2, #0
 8004020:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004022:	4b3f      	ldr	r3, [pc, #252]	; (8004120 <MX_TIM1_Init+0x148>)
 8004024:	2200      	movs	r2, #0
 8004026:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004028:	4b3d      	ldr	r3, [pc, #244]	; (8004120 <MX_TIM1_Init+0x148>)
 800402a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800402e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004030:	4b3b      	ldr	r3, [pc, #236]	; (8004120 <MX_TIM1_Init+0x148>)
 8004032:	2200      	movs	r2, #0
 8004034:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004036:	4b3a      	ldr	r3, [pc, #232]	; (8004120 <MX_TIM1_Init+0x148>)
 8004038:	2200      	movs	r2, #0
 800403a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800403c:	4b38      	ldr	r3, [pc, #224]	; (8004120 <MX_TIM1_Init+0x148>)
 800403e:	2200      	movs	r2, #0
 8004040:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004042:	4837      	ldr	r0, [pc, #220]	; (8004120 <MX_TIM1_Init+0x148>)
 8004044:	f007 fadb 	bl	800b5fe <HAL_TIM_PWM_Init>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800404e:	f000 fc65 	bl	800491c <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004052:	2303      	movs	r3, #3
 8004054:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004056:	2300      	movs	r3, #0
 8004058:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800405a:	2301      	movs	r3, #1
 800405c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800405e:	2300      	movs	r3, #0
 8004060:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8004062:	2300      	movs	r3, #0
 8004064:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004066:	2300      	movs	r3, #0
 8004068:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800406a:	2301      	movs	r3, #1
 800406c:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800406e:	2300      	movs	r3, #0
 8004070:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8004072:	2300      	movs	r3, #0
 8004074:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8004076:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800407a:	4619      	mov	r1, r3
 800407c:	4828      	ldr	r0, [pc, #160]	; (8004120 <MX_TIM1_Init+0x148>)
 800407e:	f007 fb27 	bl	800b6d0 <HAL_TIM_Encoder_Init>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d001      	beq.n	800408c <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8004088:	f000 fc48 	bl	800491c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800408c:	2300      	movs	r3, #0
 800408e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004090:	2300      	movs	r3, #0
 8004092:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004094:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004098:	4619      	mov	r1, r3
 800409a:	4821      	ldr	r0, [pc, #132]	; (8004120 <MX_TIM1_Init+0x148>)
 800409c:	f008 f84e 	bl	800c13c <HAL_TIMEx_MasterConfigSynchronization>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d001      	beq.n	80040aa <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 80040a6:	f000 fc39 	bl	800491c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040aa:	2360      	movs	r3, #96	; 0x60
 80040ac:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 80040ae:	2300      	movs	r3, #0
 80040b0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040b2:	2300      	movs	r3, #0
 80040b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80040b6:	2300      	movs	r3, #0
 80040b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040ba:	2300      	movs	r3, #0
 80040bc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80040be:	2300      	movs	r3, #0
 80040c0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80040c2:	2300      	movs	r3, #0
 80040c4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80040c6:	f107 0320 	add.w	r3, r7, #32
 80040ca:	2208      	movs	r2, #8
 80040cc:	4619      	mov	r1, r3
 80040ce:	4814      	ldr	r0, [pc, #80]	; (8004120 <MX_TIM1_Init+0x148>)
 80040d0:	f007 fcd0 	bl	800ba74 <HAL_TIM_PWM_ConfigChannel>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d001      	beq.n	80040de <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80040da:	f000 fc1f 	bl	800491c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80040de:	2300      	movs	r3, #0
 80040e0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80040e2:	2300      	movs	r3, #0
 80040e4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80040e6:	2300      	movs	r3, #0
 80040e8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80040ea:	2300      	movs	r3, #0
 80040ec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80040ee:	2300      	movs	r3, #0
 80040f0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80040f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80040f6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80040f8:	2300      	movs	r3, #0
 80040fa:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80040fc:	463b      	mov	r3, r7
 80040fe:	4619      	mov	r1, r3
 8004100:	4807      	ldr	r0, [pc, #28]	; (8004120 <MX_TIM1_Init+0x148>)
 8004102:	f008 f897 	bl	800c234 <HAL_TIMEx_ConfigBreakDeadTime>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 800410c:	f000 fc06 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004110:	4803      	ldr	r0, [pc, #12]	; (8004120 <MX_TIM1_Init+0x148>)
 8004112:	f001 f97d 	bl	8005410 <HAL_TIM_MspPostInit>

}
 8004116:	bf00      	nop
 8004118:	3768      	adds	r7, #104	; 0x68
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	20021bfc 	.word	0x20021bfc
 8004124:	40010000 	.word	0x40010000

08004128 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b08a      	sub	sp, #40	; 0x28
 800412c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800412e:	f107 0320 	add.w	r3, r7, #32
 8004132:	2200      	movs	r2, #0
 8004134:	601a      	str	r2, [r3, #0]
 8004136:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004138:	1d3b      	adds	r3, r7, #4
 800413a:	2200      	movs	r2, #0
 800413c:	601a      	str	r2, [r3, #0]
 800413e:	605a      	str	r2, [r3, #4]
 8004140:	609a      	str	r2, [r3, #8]
 8004142:	60da      	str	r2, [r3, #12]
 8004144:	611a      	str	r2, [r3, #16]
 8004146:	615a      	str	r2, [r3, #20]
 8004148:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800414a:	4b27      	ldr	r3, [pc, #156]	; (80041e8 <MX_TIM3_Init+0xc0>)
 800414c:	4a27      	ldr	r2, [pc, #156]	; (80041ec <MX_TIM3_Init+0xc4>)
 800414e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004150:	4b25      	ldr	r3, [pc, #148]	; (80041e8 <MX_TIM3_Init+0xc0>)
 8004152:	2200      	movs	r2, #0
 8004154:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004156:	4b24      	ldr	r3, [pc, #144]	; (80041e8 <MX_TIM3_Init+0xc0>)
 8004158:	2200      	movs	r2, #0
 800415a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800415c:	4b22      	ldr	r3, [pc, #136]	; (80041e8 <MX_TIM3_Init+0xc0>)
 800415e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004162:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004164:	4b20      	ldr	r3, [pc, #128]	; (80041e8 <MX_TIM3_Init+0xc0>)
 8004166:	2200      	movs	r2, #0
 8004168:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800416a:	4b1f      	ldr	r3, [pc, #124]	; (80041e8 <MX_TIM3_Init+0xc0>)
 800416c:	2200      	movs	r2, #0
 800416e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004170:	481d      	ldr	r0, [pc, #116]	; (80041e8 <MX_TIM3_Init+0xc0>)
 8004172:	f007 fa44 	bl	800b5fe <HAL_TIM_PWM_Init>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800417c:	f000 fbce 	bl	800491c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004180:	2300      	movs	r3, #0
 8004182:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004184:	2300      	movs	r3, #0
 8004186:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004188:	f107 0320 	add.w	r3, r7, #32
 800418c:	4619      	mov	r1, r3
 800418e:	4816      	ldr	r0, [pc, #88]	; (80041e8 <MX_TIM3_Init+0xc0>)
 8004190:	f007 ffd4 	bl	800c13c <HAL_TIMEx_MasterConfigSynchronization>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800419a:	f000 fbbf 	bl	800491c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800419e:	2360      	movs	r3, #96	; 0x60
 80041a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80041a2:	2300      	movs	r3, #0
 80041a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80041a6:	2300      	movs	r3, #0
 80041a8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80041aa:	2300      	movs	r3, #0
 80041ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041ae:	1d3b      	adds	r3, r7, #4
 80041b0:	2200      	movs	r2, #0
 80041b2:	4619      	mov	r1, r3
 80041b4:	480c      	ldr	r0, [pc, #48]	; (80041e8 <MX_TIM3_Init+0xc0>)
 80041b6:	f007 fc5d 	bl	800ba74 <HAL_TIM_PWM_ConfigChannel>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80041c0:	f000 fbac 	bl	800491c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80041c4:	1d3b      	adds	r3, r7, #4
 80041c6:	2204      	movs	r2, #4
 80041c8:	4619      	mov	r1, r3
 80041ca:	4807      	ldr	r0, [pc, #28]	; (80041e8 <MX_TIM3_Init+0xc0>)
 80041cc:	f007 fc52 	bl	800ba74 <HAL_TIM_PWM_ConfigChannel>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80041d6:	f000 fba1 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80041da:	4803      	ldr	r0, [pc, #12]	; (80041e8 <MX_TIM3_Init+0xc0>)
 80041dc:	f001 f918 	bl	8005410 <HAL_TIM_MspPostInit>

}
 80041e0:	bf00      	nop
 80041e2:	3728      	adds	r7, #40	; 0x28
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	20021a94 	.word	0x20021a94
 80041ec:	40000400 	.word	0x40000400

080041f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b08a      	sub	sp, #40	; 0x28
 80041f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041f6:	f107 0320 	add.w	r3, r7, #32
 80041fa:	2200      	movs	r2, #0
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004200:	1d3b      	adds	r3, r7, #4
 8004202:	2200      	movs	r2, #0
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	605a      	str	r2, [r3, #4]
 8004208:	609a      	str	r2, [r3, #8]
 800420a:	60da      	str	r2, [r3, #12]
 800420c:	611a      	str	r2, [r3, #16]
 800420e:	615a      	str	r2, [r3, #20]
 8004210:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004212:	4b27      	ldr	r3, [pc, #156]	; (80042b0 <MX_TIM4_Init+0xc0>)
 8004214:	4a27      	ldr	r2, [pc, #156]	; (80042b4 <MX_TIM4_Init+0xc4>)
 8004216:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004218:	4b25      	ldr	r3, [pc, #148]	; (80042b0 <MX_TIM4_Init+0xc0>)
 800421a:	2200      	movs	r2, #0
 800421c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800421e:	4b24      	ldr	r3, [pc, #144]	; (80042b0 <MX_TIM4_Init+0xc0>)
 8004220:	2200      	movs	r2, #0
 8004222:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 8004224:	4b22      	ldr	r3, [pc, #136]	; (80042b0 <MX_TIM4_Init+0xc0>)
 8004226:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800422a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800422c:	4b20      	ldr	r3, [pc, #128]	; (80042b0 <MX_TIM4_Init+0xc0>)
 800422e:	2200      	movs	r2, #0
 8004230:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004232:	4b1f      	ldr	r3, [pc, #124]	; (80042b0 <MX_TIM4_Init+0xc0>)
 8004234:	2200      	movs	r2, #0
 8004236:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004238:	481d      	ldr	r0, [pc, #116]	; (80042b0 <MX_TIM4_Init+0xc0>)
 800423a:	f007 f9e0 	bl	800b5fe <HAL_TIM_PWM_Init>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8004244:	f000 fb6a 	bl	800491c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004248:	2300      	movs	r3, #0
 800424a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800424c:	2300      	movs	r3, #0
 800424e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004250:	f107 0320 	add.w	r3, r7, #32
 8004254:	4619      	mov	r1, r3
 8004256:	4816      	ldr	r0, [pc, #88]	; (80042b0 <MX_TIM4_Init+0xc0>)
 8004258:	f007 ff70 	bl	800c13c <HAL_TIMEx_MasterConfigSynchronization>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d001      	beq.n	8004266 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8004262:	f000 fb5b 	bl	800491c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004266:	2360      	movs	r3, #96	; 0x60
 8004268:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800426a:	2300      	movs	r3, #0
 800426c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800426e:	2300      	movs	r3, #0
 8004270:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004272:	2300      	movs	r3, #0
 8004274:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004276:	1d3b      	adds	r3, r7, #4
 8004278:	2208      	movs	r2, #8
 800427a:	4619      	mov	r1, r3
 800427c:	480c      	ldr	r0, [pc, #48]	; (80042b0 <MX_TIM4_Init+0xc0>)
 800427e:	f007 fbf9 	bl	800ba74 <HAL_TIM_PWM_ConfigChannel>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8004288:	f000 fb48 	bl	800491c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800428c:	1d3b      	adds	r3, r7, #4
 800428e:	220c      	movs	r2, #12
 8004290:	4619      	mov	r1, r3
 8004292:	4807      	ldr	r0, [pc, #28]	; (80042b0 <MX_TIM4_Init+0xc0>)
 8004294:	f007 fbee 	bl	800ba74 <HAL_TIM_PWM_ConfigChannel>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d001      	beq.n	80042a2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800429e:	f000 fb3d 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80042a2:	4803      	ldr	r0, [pc, #12]	; (80042b0 <MX_TIM4_Init+0xc0>)
 80042a4:	f001 f8b4 	bl	8005410 <HAL_TIM_MspPostInit>

}
 80042a8:	bf00      	nop
 80042aa:	3728      	adds	r7, #40	; 0x28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	20021920 	.word	0x20021920
 80042b4:	40000800 	.word	0x40000800

080042b8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042be:	463b      	mov	r3, r7
 80042c0:	2200      	movs	r2, #0
 80042c2:	601a      	str	r2, [r3, #0]
 80042c4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80042c6:	4b15      	ldr	r3, [pc, #84]	; (800431c <MX_TIM6_Init+0x64>)
 80042c8:	4a15      	ldr	r2, [pc, #84]	; (8004320 <MX_TIM6_Init+0x68>)
 80042ca:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 80042cc:	4b13      	ldr	r3, [pc, #76]	; (800431c <MX_TIM6_Init+0x64>)
 80042ce:	2259      	movs	r2, #89	; 0x59
 80042d0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042d2:	4b12      	ldr	r3, [pc, #72]	; (800431c <MX_TIM6_Init+0x64>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80042d8:	4b10      	ldr	r3, [pc, #64]	; (800431c <MX_TIM6_Init+0x64>)
 80042da:	f240 32e7 	movw	r2, #999	; 0x3e7
 80042de:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80042e0:	4b0e      	ldr	r3, [pc, #56]	; (800431c <MX_TIM6_Init+0x64>)
 80042e2:	2280      	movs	r2, #128	; 0x80
 80042e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80042e6:	480d      	ldr	r0, [pc, #52]	; (800431c <MX_TIM6_Init+0x64>)
 80042e8:	f007 f93a 	bl	800b560 <HAL_TIM_Base_Init>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80042f2:	f000 fb13 	bl	800491c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042f6:	2300      	movs	r3, #0
 80042f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042fa:	2300      	movs	r3, #0
 80042fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80042fe:	463b      	mov	r3, r7
 8004300:	4619      	mov	r1, r3
 8004302:	4806      	ldr	r0, [pc, #24]	; (800431c <MX_TIM6_Init+0x64>)
 8004304:	f007 ff1a 	bl	800c13c <HAL_TIMEx_MasterConfigSynchronization>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d001      	beq.n	8004312 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800430e:	f000 fb05 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004312:	bf00      	nop
 8004314:	3708      	adds	r7, #8
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	20021bbc 	.word	0x20021bbc
 8004320:	40001000 	.word	0x40001000

08004324 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800432a:	463b      	mov	r3, r7
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004332:	4b14      	ldr	r3, [pc, #80]	; (8004384 <MX_TIM7_Init+0x60>)
 8004334:	4a14      	ldr	r2, [pc, #80]	; (8004388 <MX_TIM7_Init+0x64>)
 8004336:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8004338:	4b12      	ldr	r3, [pc, #72]	; (8004384 <MX_TIM7_Init+0x60>)
 800433a:	22b3      	movs	r2, #179	; 0xb3
 800433c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800433e:	4b11      	ldr	r3, [pc, #68]	; (8004384 <MX_TIM7_Init+0x60>)
 8004340:	2200      	movs	r2, #0
 8004342:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 8004344:	4b0f      	ldr	r3, [pc, #60]	; (8004384 <MX_TIM7_Init+0x60>)
 8004346:	2231      	movs	r2, #49	; 0x31
 8004348:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800434a:	4b0e      	ldr	r3, [pc, #56]	; (8004384 <MX_TIM7_Init+0x60>)
 800434c:	2280      	movs	r2, #128	; 0x80
 800434e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004350:	480c      	ldr	r0, [pc, #48]	; (8004384 <MX_TIM7_Init+0x60>)
 8004352:	f007 f905 	bl	800b560 <HAL_TIM_Base_Init>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 800435c:	f000 fade 	bl	800491c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004360:	2300      	movs	r3, #0
 8004362:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004364:	2300      	movs	r3, #0
 8004366:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004368:	463b      	mov	r3, r7
 800436a:	4619      	mov	r1, r3
 800436c:	4805      	ldr	r0, [pc, #20]	; (8004384 <MX_TIM7_Init+0x60>)
 800436e:	f007 fee5 	bl	800c13c <HAL_TIMEx_MasterConfigSynchronization>
 8004372:	4603      	mov	r3, r0
 8004374:	2b00      	cmp	r3, #0
 8004376:	d001      	beq.n	800437c <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8004378:	f000 fad0 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800437c:	bf00      	nop
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}
 8004384:	20021d60 	.word	0x20021d60
 8004388:	40001400 	.word	0x40001400

0800438c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b08c      	sub	sp, #48	; 0x30
 8004390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004392:	f107 030c 	add.w	r3, r7, #12
 8004396:	2224      	movs	r2, #36	; 0x24
 8004398:	2100      	movs	r1, #0
 800439a:	4618      	mov	r0, r3
 800439c:	f00e fbc0 	bl	8012b20 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80043a0:	1d3b      	adds	r3, r7, #4
 80043a2:	2200      	movs	r2, #0
 80043a4:	601a      	str	r2, [r3, #0]
 80043a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80043a8:	4b22      	ldr	r3, [pc, #136]	; (8004434 <MX_TIM8_Init+0xa8>)
 80043aa:	4a23      	ldr	r2, [pc, #140]	; (8004438 <MX_TIM8_Init+0xac>)
 80043ac:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80043ae:	4b21      	ldr	r3, [pc, #132]	; (8004434 <MX_TIM8_Init+0xa8>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80043b4:	4b1f      	ldr	r3, [pc, #124]	; (8004434 <MX_TIM8_Init+0xa8>)
 80043b6:	2210      	movs	r2, #16
 80043b8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80043ba:	4b1e      	ldr	r3, [pc, #120]	; (8004434 <MX_TIM8_Init+0xa8>)
 80043bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043c0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80043c2:	4b1c      	ldr	r3, [pc, #112]	; (8004434 <MX_TIM8_Init+0xa8>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80043c8:	4b1a      	ldr	r3, [pc, #104]	; (8004434 <MX_TIM8_Init+0xa8>)
 80043ca:	2200      	movs	r2, #0
 80043cc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80043ce:	4b19      	ldr	r3, [pc, #100]	; (8004434 <MX_TIM8_Init+0xa8>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80043d4:	2303      	movs	r3, #3
 80043d6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80043d8:	2300      	movs	r3, #0
 80043da:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80043dc:	2301      	movs	r3, #1
 80043de:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80043e0:	2300      	movs	r3, #0
 80043e2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80043e4:	2300      	movs	r3, #0
 80043e6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80043e8:	2300      	movs	r3, #0
 80043ea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80043ec:	2301      	movs	r3, #1
 80043ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80043f0:	2300      	movs	r3, #0
 80043f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80043f4:	2300      	movs	r3, #0
 80043f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80043f8:	f107 030c 	add.w	r3, r7, #12
 80043fc:	4619      	mov	r1, r3
 80043fe:	480d      	ldr	r0, [pc, #52]	; (8004434 <MX_TIM8_Init+0xa8>)
 8004400:	f007 f966 	bl	800b6d0 <HAL_TIM_Encoder_Init>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800440a:	f000 fa87 	bl	800491c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800440e:	2300      	movs	r3, #0
 8004410:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004412:	2300      	movs	r3, #0
 8004414:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004416:	1d3b      	adds	r3, r7, #4
 8004418:	4619      	mov	r1, r3
 800441a:	4806      	ldr	r0, [pc, #24]	; (8004434 <MX_TIM8_Init+0xa8>)
 800441c:	f007 fe8e 	bl	800c13c <HAL_TIMEx_MasterConfigSynchronization>
 8004420:	4603      	mov	r3, r0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d001      	beq.n	800442a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8004426:	f000 fa79 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800442a:	bf00      	nop
 800442c:	3730      	adds	r7, #48	; 0x30
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	200218e0 	.word	0x200218e0
 8004438:	40010400 	.word	0x40010400

0800443c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b088      	sub	sp, #32
 8004440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004442:	1d3b      	adds	r3, r7, #4
 8004444:	2200      	movs	r2, #0
 8004446:	601a      	str	r2, [r3, #0]
 8004448:	605a      	str	r2, [r3, #4]
 800444a:	609a      	str	r2, [r3, #8]
 800444c:	60da      	str	r2, [r3, #12]
 800444e:	611a      	str	r2, [r3, #16]
 8004450:	615a      	str	r2, [r3, #20]
 8004452:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8004454:	4b1e      	ldr	r3, [pc, #120]	; (80044d0 <MX_TIM10_Init+0x94>)
 8004456:	4a1f      	ldr	r2, [pc, #124]	; (80044d4 <MX_TIM10_Init+0x98>)
 8004458:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800445a:	4b1d      	ldr	r3, [pc, #116]	; (80044d0 <MX_TIM10_Init+0x94>)
 800445c:	2200      	movs	r2, #0
 800445e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004460:	4b1b      	ldr	r3, [pc, #108]	; (80044d0 <MX_TIM10_Init+0x94>)
 8004462:	2200      	movs	r2, #0
 8004464:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8004466:	4b1a      	ldr	r3, [pc, #104]	; (80044d0 <MX_TIM10_Init+0x94>)
 8004468:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800446c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800446e:	4b18      	ldr	r3, [pc, #96]	; (80044d0 <MX_TIM10_Init+0x94>)
 8004470:	2200      	movs	r2, #0
 8004472:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004474:	4b16      	ldr	r3, [pc, #88]	; (80044d0 <MX_TIM10_Init+0x94>)
 8004476:	2200      	movs	r2, #0
 8004478:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800447a:	4815      	ldr	r0, [pc, #84]	; (80044d0 <MX_TIM10_Init+0x94>)
 800447c:	f007 f870 	bl	800b560 <HAL_TIM_Base_Init>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8004486:	f000 fa49 	bl	800491c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800448a:	4811      	ldr	r0, [pc, #68]	; (80044d0 <MX_TIM10_Init+0x94>)
 800448c:	f007 f8b7 	bl	800b5fe <HAL_TIM_PWM_Init>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8004496:	f000 fa41 	bl	800491c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800449a:	2360      	movs	r3, #96	; 0x60
 800449c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800449e:	2300      	movs	r3, #0
 80044a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80044a2:	2300      	movs	r3, #0
 80044a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80044a6:	2300      	movs	r3, #0
 80044a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80044aa:	1d3b      	adds	r3, r7, #4
 80044ac:	2200      	movs	r2, #0
 80044ae:	4619      	mov	r1, r3
 80044b0:	4807      	ldr	r0, [pc, #28]	; (80044d0 <MX_TIM10_Init+0x94>)
 80044b2:	f007 fadf 	bl	800ba74 <HAL_TIM_PWM_ConfigChannel>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d001      	beq.n	80044c0 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80044bc:	f000 fa2e 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80044c0:	4803      	ldr	r0, [pc, #12]	; (80044d0 <MX_TIM10_Init+0x94>)
 80044c2:	f000 ffa5 	bl	8005410 <HAL_TIM_MspPostInit>

}
 80044c6:	bf00      	nop
 80044c8:	3720      	adds	r7, #32
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	200219fc 	.word	0x200219fc
 80044d4:	40014400 	.word	0x40014400

080044d8 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b088      	sub	sp, #32
 80044dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80044de:	1d3b      	adds	r3, r7, #4
 80044e0:	2200      	movs	r2, #0
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	605a      	str	r2, [r3, #4]
 80044e6:	609a      	str	r2, [r3, #8]
 80044e8:	60da      	str	r2, [r3, #12]
 80044ea:	611a      	str	r2, [r3, #16]
 80044ec:	615a      	str	r2, [r3, #20]
 80044ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80044f0:	4b1e      	ldr	r3, [pc, #120]	; (800456c <MX_TIM11_Init+0x94>)
 80044f2:	4a1f      	ldr	r2, [pc, #124]	; (8004570 <MX_TIM11_Init+0x98>)
 80044f4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80044f6:	4b1d      	ldr	r3, [pc, #116]	; (800456c <MX_TIM11_Init+0x94>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044fc:	4b1b      	ldr	r3, [pc, #108]	; (800456c <MX_TIM11_Init+0x94>)
 80044fe:	2200      	movs	r2, #0
 8004500:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8004502:	4b1a      	ldr	r3, [pc, #104]	; (800456c <MX_TIM11_Init+0x94>)
 8004504:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004508:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800450a:	4b18      	ldr	r3, [pc, #96]	; (800456c <MX_TIM11_Init+0x94>)
 800450c:	2200      	movs	r2, #0
 800450e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004510:	4b16      	ldr	r3, [pc, #88]	; (800456c <MX_TIM11_Init+0x94>)
 8004512:	2200      	movs	r2, #0
 8004514:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8004516:	4815      	ldr	r0, [pc, #84]	; (800456c <MX_TIM11_Init+0x94>)
 8004518:	f007 f822 	bl	800b560 <HAL_TIM_Base_Init>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d001      	beq.n	8004526 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8004522:	f000 f9fb 	bl	800491c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8004526:	4811      	ldr	r0, [pc, #68]	; (800456c <MX_TIM11_Init+0x94>)
 8004528:	f007 f869 	bl	800b5fe <HAL_TIM_PWM_Init>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d001      	beq.n	8004536 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8004532:	f000 f9f3 	bl	800491c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004536:	2360      	movs	r3, #96	; 0x60
 8004538:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800453a:	2300      	movs	r3, #0
 800453c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800453e:	2300      	movs	r3, #0
 8004540:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004542:	2300      	movs	r3, #0
 8004544:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004546:	1d3b      	adds	r3, r7, #4
 8004548:	2200      	movs	r2, #0
 800454a:	4619      	mov	r1, r3
 800454c:	4807      	ldr	r0, [pc, #28]	; (800456c <MX_TIM11_Init+0x94>)
 800454e:	f007 fa91 	bl	800ba74 <HAL_TIM_PWM_ConfigChannel>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d001      	beq.n	800455c <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8004558:	f000 f9e0 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 800455c:	4803      	ldr	r0, [pc, #12]	; (800456c <MX_TIM11_Init+0x94>)
 800455e:	f000 ff57 	bl	8005410 <HAL_TIM_MspPostInit>

}
 8004562:	bf00      	nop
 8004564:	3720      	adds	r7, #32
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	20021b1c 	.word	0x20021b1c
 8004570:	40014800 	.word	0x40014800

08004574 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8004578:	4b0e      	ldr	r3, [pc, #56]	; (80045b4 <MX_TIM13_Init+0x40>)
 800457a:	4a0f      	ldr	r2, [pc, #60]	; (80045b8 <MX_TIM13_Init+0x44>)
 800457c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 800457e:	4b0d      	ldr	r3, [pc, #52]	; (80045b4 <MX_TIM13_Init+0x40>)
 8004580:	2259      	movs	r2, #89	; 0x59
 8004582:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004584:	4b0b      	ldr	r3, [pc, #44]	; (80045b4 <MX_TIM13_Init+0x40>)
 8004586:	2200      	movs	r2, #0
 8004588:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 800458a:	4b0a      	ldr	r3, [pc, #40]	; (80045b4 <MX_TIM13_Init+0x40>)
 800458c:	f242 720f 	movw	r2, #9999	; 0x270f
 8004590:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004592:	4b08      	ldr	r3, [pc, #32]	; (80045b4 <MX_TIM13_Init+0x40>)
 8004594:	2200      	movs	r2, #0
 8004596:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004598:	4b06      	ldr	r3, [pc, #24]	; (80045b4 <MX_TIM13_Init+0x40>)
 800459a:	2280      	movs	r2, #128	; 0x80
 800459c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800459e:	4805      	ldr	r0, [pc, #20]	; (80045b4 <MX_TIM13_Init+0x40>)
 80045a0:	f006 ffde 	bl	800b560 <HAL_TIM_Base_Init>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d001      	beq.n	80045ae <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 80045aa:	f000 f9b7 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80045ae:	bf00      	nop
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	20021adc 	.word	0x20021adc
 80045b8:	40001c00 	.word	0x40001c00

080045bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80045c0:	4b11      	ldr	r3, [pc, #68]	; (8004608 <MX_USART2_UART_Init+0x4c>)
 80045c2:	4a12      	ldr	r2, [pc, #72]	; (800460c <MX_USART2_UART_Init+0x50>)
 80045c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80045c6:	4b10      	ldr	r3, [pc, #64]	; (8004608 <MX_USART2_UART_Init+0x4c>)
 80045c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80045cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80045ce:	4b0e      	ldr	r3, [pc, #56]	; (8004608 <MX_USART2_UART_Init+0x4c>)
 80045d0:	2200      	movs	r2, #0
 80045d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80045d4:	4b0c      	ldr	r3, [pc, #48]	; (8004608 <MX_USART2_UART_Init+0x4c>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80045da:	4b0b      	ldr	r3, [pc, #44]	; (8004608 <MX_USART2_UART_Init+0x4c>)
 80045dc:	2200      	movs	r2, #0
 80045de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80045e0:	4b09      	ldr	r3, [pc, #36]	; (8004608 <MX_USART2_UART_Init+0x4c>)
 80045e2:	220c      	movs	r2, #12
 80045e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045e6:	4b08      	ldr	r3, [pc, #32]	; (8004608 <MX_USART2_UART_Init+0x4c>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80045ec:	4b06      	ldr	r3, [pc, #24]	; (8004608 <MX_USART2_UART_Init+0x4c>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80045f2:	4805      	ldr	r0, [pc, #20]	; (8004608 <MX_USART2_UART_Init+0x4c>)
 80045f4:	f007 fe84 	bl	800c300 <HAL_UART_Init>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d001      	beq.n	8004602 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80045fe:	f000 f98d 	bl	800491c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004602:	bf00      	nop
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	20021cc0 	.word	0x20021cc0
 800460c:	40004400 	.word	0x40004400

08004610 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004616:	2300      	movs	r3, #0
 8004618:	607b      	str	r3, [r7, #4]
 800461a:	4b14      	ldr	r3, [pc, #80]	; (800466c <MX_DMA_Init+0x5c>)
 800461c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461e:	4a13      	ldr	r2, [pc, #76]	; (800466c <MX_DMA_Init+0x5c>)
 8004620:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004624:	6313      	str	r3, [r2, #48]	; 0x30
 8004626:	4b11      	ldr	r3, [pc, #68]	; (800466c <MX_DMA_Init+0x5c>)
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800462e:	607b      	str	r3, [r7, #4]
 8004630:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004632:	2200      	movs	r2, #0
 8004634:	2100      	movs	r1, #0
 8004636:	203a      	movs	r0, #58	; 0x3a
 8004638:	f002 fb45 	bl	8006cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800463c:	203a      	movs	r0, #58	; 0x3a
 800463e:	f002 fb5e 	bl	8006cfe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8004642:	2200      	movs	r2, #0
 8004644:	2100      	movs	r1, #0
 8004646:	203b      	movs	r0, #59	; 0x3b
 8004648:	f002 fb3d 	bl	8006cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800464c:	203b      	movs	r0, #59	; 0x3b
 800464e:	f002 fb56 	bl	8006cfe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8004652:	2200      	movs	r2, #0
 8004654:	2100      	movs	r1, #0
 8004656:	2045      	movs	r0, #69	; 0x45
 8004658:	f002 fb35 	bl	8006cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800465c:	2045      	movs	r0, #69	; 0x45
 800465e:	f002 fb4e 	bl	8006cfe <HAL_NVIC_EnableIRQ>

}
 8004662:	bf00      	nop
 8004664:	3708      	adds	r7, #8
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	40023800 	.word	0x40023800

08004670 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b08c      	sub	sp, #48	; 0x30
 8004674:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004676:	f107 031c 	add.w	r3, r7, #28
 800467a:	2200      	movs	r2, #0
 800467c:	601a      	str	r2, [r3, #0]
 800467e:	605a      	str	r2, [r3, #4]
 8004680:	609a      	str	r2, [r3, #8]
 8004682:	60da      	str	r2, [r3, #12]
 8004684:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004686:	2300      	movs	r3, #0
 8004688:	61bb      	str	r3, [r7, #24]
 800468a:	4b9c      	ldr	r3, [pc, #624]	; (80048fc <MX_GPIO_Init+0x28c>)
 800468c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468e:	4a9b      	ldr	r2, [pc, #620]	; (80048fc <MX_GPIO_Init+0x28c>)
 8004690:	f043 0310 	orr.w	r3, r3, #16
 8004694:	6313      	str	r3, [r2, #48]	; 0x30
 8004696:	4b99      	ldr	r3, [pc, #612]	; (80048fc <MX_GPIO_Init+0x28c>)
 8004698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469a:	f003 0310 	and.w	r3, r3, #16
 800469e:	61bb      	str	r3, [r7, #24]
 80046a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]
 80046a6:	4b95      	ldr	r3, [pc, #596]	; (80048fc <MX_GPIO_Init+0x28c>)
 80046a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046aa:	4a94      	ldr	r2, [pc, #592]	; (80048fc <MX_GPIO_Init+0x28c>)
 80046ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046b0:	6313      	str	r3, [r2, #48]	; 0x30
 80046b2:	4b92      	ldr	r3, [pc, #584]	; (80048fc <MX_GPIO_Init+0x28c>)
 80046b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ba:	617b      	str	r3, [r7, #20]
 80046bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80046be:	2300      	movs	r3, #0
 80046c0:	613b      	str	r3, [r7, #16]
 80046c2:	4b8e      	ldr	r3, [pc, #568]	; (80048fc <MX_GPIO_Init+0x28c>)
 80046c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c6:	4a8d      	ldr	r2, [pc, #564]	; (80048fc <MX_GPIO_Init+0x28c>)
 80046c8:	f043 0304 	orr.w	r3, r3, #4
 80046cc:	6313      	str	r3, [r2, #48]	; 0x30
 80046ce:	4b8b      	ldr	r3, [pc, #556]	; (80048fc <MX_GPIO_Init+0x28c>)
 80046d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d2:	f003 0304 	and.w	r3, r3, #4
 80046d6:	613b      	str	r3, [r7, #16]
 80046d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80046da:	2300      	movs	r3, #0
 80046dc:	60fb      	str	r3, [r7, #12]
 80046de:	4b87      	ldr	r3, [pc, #540]	; (80048fc <MX_GPIO_Init+0x28c>)
 80046e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e2:	4a86      	ldr	r2, [pc, #536]	; (80048fc <MX_GPIO_Init+0x28c>)
 80046e4:	f043 0301 	orr.w	r3, r3, #1
 80046e8:	6313      	str	r3, [r2, #48]	; 0x30
 80046ea:	4b84      	ldr	r3, [pc, #528]	; (80048fc <MX_GPIO_Init+0x28c>)
 80046ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	60fb      	str	r3, [r7, #12]
 80046f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046f6:	2300      	movs	r3, #0
 80046f8:	60bb      	str	r3, [r7, #8]
 80046fa:	4b80      	ldr	r3, [pc, #512]	; (80048fc <MX_GPIO_Init+0x28c>)
 80046fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fe:	4a7f      	ldr	r2, [pc, #508]	; (80048fc <MX_GPIO_Init+0x28c>)
 8004700:	f043 0302 	orr.w	r3, r3, #2
 8004704:	6313      	str	r3, [r2, #48]	; 0x30
 8004706:	4b7d      	ldr	r3, [pc, #500]	; (80048fc <MX_GPIO_Init+0x28c>)
 8004708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470a:	f003 0302 	and.w	r3, r3, #2
 800470e:	60bb      	str	r3, [r7, #8]
 8004710:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004712:	2300      	movs	r3, #0
 8004714:	607b      	str	r3, [r7, #4]
 8004716:	4b79      	ldr	r3, [pc, #484]	; (80048fc <MX_GPIO_Init+0x28c>)
 8004718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471a:	4a78      	ldr	r2, [pc, #480]	; (80048fc <MX_GPIO_Init+0x28c>)
 800471c:	f043 0308 	orr.w	r3, r3, #8
 8004720:	6313      	str	r3, [r2, #48]	; 0x30
 8004722:	4b76      	ldr	r3, [pc, #472]	; (80048fc <MX_GPIO_Init+0x28c>)
 8004724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004726:	f003 0308 	and.w	r3, r3, #8
 800472a:	607b      	str	r3, [r7, #4]
 800472c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 800472e:	2200      	movs	r2, #0
 8004730:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004734:	4872      	ldr	r0, [pc, #456]	; (8004900 <MX_GPIO_Init+0x290>)
 8004736:	f003 f85b 	bl	80077f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800473a:	2200      	movs	r2, #0
 800473c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004740:	4870      	ldr	r0, [pc, #448]	; (8004904 <MX_GPIO_Init+0x294>)
 8004742:	f003 f855 	bl	80077f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8004746:	2200      	movs	r2, #0
 8004748:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800474c:	486e      	ldr	r0, [pc, #440]	; (8004908 <MX_GPIO_Init+0x298>)
 800474e:	f003 f84f 	bl	80077f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004752:	2200      	movs	r2, #0
 8004754:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8004758:	486c      	ldr	r0, [pc, #432]	; (800490c <MX_GPIO_Init+0x29c>)
 800475a:	f003 f849 	bl	80077f0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800475e:	2304      	movs	r3, #4
 8004760:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004762:	4b6b      	ldr	r3, [pc, #428]	; (8004910 <MX_GPIO_Init+0x2a0>)
 8004764:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004766:	2300      	movs	r3, #0
 8004768:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800476a:	f107 031c 	add.w	r3, r7, #28
 800476e:	4619      	mov	r1, r3
 8004770:	4863      	ldr	r0, [pc, #396]	; (8004900 <MX_GPIO_Init+0x290>)
 8004772:	f002 fe7b 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004776:	230f      	movs	r3, #15
 8004778:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800477a:	2303      	movs	r3, #3
 800477c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800477e:	2300      	movs	r3, #0
 8004780:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004782:	f107 031c 	add.w	r3, r7, #28
 8004786:	4619      	mov	r1, r3
 8004788:	4862      	ldr	r0, [pc, #392]	; (8004914 <MX_GPIO_Init+0x2a4>)
 800478a:	f002 fe6f 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800478e:	23e1      	movs	r3, #225	; 0xe1
 8004790:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004792:	2303      	movs	r3, #3
 8004794:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004796:	2300      	movs	r3, #0
 8004798:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800479a:	f107 031c 	add.w	r3, r7, #28
 800479e:	4619      	mov	r1, r3
 80047a0:	485a      	ldr	r0, [pc, #360]	; (800490c <MX_GPIO_Init+0x29c>)
 80047a2:	f002 fe63 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80047a6:	2303      	movs	r3, #3
 80047a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047aa:	2303      	movs	r3, #3
 80047ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ae:	2300      	movs	r3, #0
 80047b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047b2:	f107 031c 	add.w	r3, r7, #28
 80047b6:	4619      	mov	r1, r3
 80047b8:	4852      	ldr	r0, [pc, #328]	; (8004904 <MX_GPIO_Init+0x294>)
 80047ba:	f002 fe57 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80047be:	2304      	movs	r3, #4
 80047c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047c2:	2300      	movs	r3, #0
 80047c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047c6:	2301      	movs	r3, #1
 80047c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047ca:	f107 031c 	add.w	r3, r7, #28
 80047ce:	4619      	mov	r1, r3
 80047d0:	484c      	ldr	r0, [pc, #304]	; (8004904 <MX_GPIO_Init+0x294>)
 80047d2:	f002 fe4b 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 80047d6:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 80047da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047dc:	2300      	movs	r3, #0
 80047de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80047e0:	2301      	movs	r3, #1
 80047e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047e4:	f107 031c 	add.w	r3, r7, #28
 80047e8:	4619      	mov	r1, r3
 80047ea:	4845      	ldr	r0, [pc, #276]	; (8004900 <MX_GPIO_Init+0x290>)
 80047ec:	f002 fe3e 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80047f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80047f6:	2301      	movs	r3, #1
 80047f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047fa:	2300      	movs	r3, #0
 80047fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047fe:	2300      	movs	r3, #0
 8004800:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004802:	f107 031c 	add.w	r3, r7, #28
 8004806:	4619      	mov	r1, r3
 8004808:	483d      	ldr	r0, [pc, #244]	; (8004900 <MX_GPIO_Init+0x290>)
 800480a:	f002 fe2f 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800480e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004812:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004814:	2301      	movs	r3, #1
 8004816:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004818:	2300      	movs	r3, #0
 800481a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800481c:	2300      	movs	r3, #0
 800481e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004820:	f107 031c 	add.w	r3, r7, #28
 8004824:	4619      	mov	r1, r3
 8004826:	4837      	ldr	r0, [pc, #220]	; (8004904 <MX_GPIO_Init+0x294>)
 8004828:	f002 fe20 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800482c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004832:	4b39      	ldr	r3, [pc, #228]	; (8004918 <MX_GPIO_Init+0x2a8>)
 8004834:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004836:	2300      	movs	r3, #0
 8004838:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800483a:	f107 031c 	add.w	r3, r7, #28
 800483e:	4619      	mov	r1, r3
 8004840:	4831      	ldr	r0, [pc, #196]	; (8004908 <MX_GPIO_Init+0x298>)
 8004842:	f002 fe13 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004846:	f44f 7300 	mov.w	r3, #512	; 0x200
 800484a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800484c:	2301      	movs	r3, #1
 800484e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004850:	2300      	movs	r3, #0
 8004852:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004854:	2300      	movs	r3, #0
 8004856:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004858:	f107 031c 	add.w	r3, r7, #28
 800485c:	4619      	mov	r1, r3
 800485e:	482a      	ldr	r0, [pc, #168]	; (8004908 <MX_GPIO_Init+0x298>)
 8004860:	f002 fe04 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800486a:	2301      	movs	r3, #1
 800486c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800486e:	2301      	movs	r3, #1
 8004870:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004872:	2300      	movs	r3, #0
 8004874:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004876:	f107 031c 	add.w	r3, r7, #28
 800487a:	4619      	mov	r1, r3
 800487c:	4822      	ldr	r0, [pc, #136]	; (8004908 <MX_GPIO_Init+0x298>)
 800487e:	f002 fdf5 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004882:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8004886:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004888:	2301      	movs	r3, #1
 800488a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800488c:	2300      	movs	r3, #0
 800488e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004890:	2300      	movs	r3, #0
 8004892:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004894:	f107 031c 	add.w	r3, r7, #28
 8004898:	4619      	mov	r1, r3
 800489a:	481c      	ldr	r0, [pc, #112]	; (800490c <MX_GPIO_Init+0x29c>)
 800489c:	f002 fde6 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80048a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048a6:	2300      	movs	r3, #0
 80048a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048aa:	2300      	movs	r3, #0
 80048ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ae:	f107 031c 	add.w	r3, r7, #28
 80048b2:	4619      	mov	r1, r3
 80048b4:	4815      	ldr	r0, [pc, #84]	; (800490c <MX_GPIO_Init+0x29c>)
 80048b6:	f002 fdd9 	bl	800746c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 80048ba:	239b      	movs	r3, #155	; 0x9b
 80048bc:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048be:	2300      	movs	r3, #0
 80048c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048c2:	2301      	movs	r3, #1
 80048c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80048c6:	f107 031c 	add.w	r3, r7, #28
 80048ca:	4619      	mov	r1, r3
 80048cc:	480e      	ldr	r0, [pc, #56]	; (8004908 <MX_GPIO_Init+0x298>)
 80048ce:	f002 fdcd 	bl	800746c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80048d2:	2200      	movs	r2, #0
 80048d4:	2100      	movs	r1, #0
 80048d6:	2008      	movs	r0, #8
 80048d8:	f002 f9f5 	bl	8006cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80048dc:	2008      	movs	r0, #8
 80048de:	f002 fa0e 	bl	8006cfe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80048e2:	2200      	movs	r2, #0
 80048e4:	2100      	movs	r1, #0
 80048e6:	2017      	movs	r0, #23
 80048e8:	f002 f9ed 	bl	8006cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80048ec:	2017      	movs	r0, #23
 80048ee:	f002 fa06 	bl	8006cfe <HAL_NVIC_EnableIRQ>

}
 80048f2:	bf00      	nop
 80048f4:	3730      	adds	r7, #48	; 0x30
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	40023800 	.word	0x40023800
 8004900:	40021000 	.word	0x40021000
 8004904:	40020400 	.word	0x40020400
 8004908:	40020c00 	.word	0x40020c00
 800490c:	40020000 	.word	0x40020000
 8004910:	10310000 	.word	0x10310000
 8004914:	40020800 	.word	0x40020800
 8004918:	10110000 	.word	0x10110000

0800491c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800491c:	b480      	push	{r7}
 800491e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004920:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004922:	e7fe      	b.n	8004922 <Error_Handler+0x6>

08004924 <CalcError1>:
RT_MODEL *const rtM = &rtM_;
static void CalcError1(void);

/* Output and update for atomic system: '<S1>/CalcError1' */
static void CalcError1(void)
{
 8004924:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004928:	b088      	sub	sp, #32
 800492a:	af00      	add	r7, sp, #0

  /* Sum: '<S2>/Add1' incorporates:
   *  Inport: '<Root>/Py'
   *  Inport: '<Root>/y_cur'
   */
  rtb_Add1 = rtU.target_y - rtU.y;
 800492c:	4b3d      	ldr	r3, [pc, #244]	; (8004a24 <CalcError1+0x100>)
 800492e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8004932:	4b3c      	ldr	r3, [pc, #240]	; (8004a24 <CalcError1+0x100>)
 8004934:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004938:	f7fb fcbe 	bl	80002b8 <__aeabi_dsub>
 800493c:	4602      	mov	r2, r0
 800493e:	460b      	mov	r3, r1
 8004940:	e9c7 2306 	strd	r2, r3, [r7, #24]

  /* Sum: '<S2>/Add2' incorporates:
   *  Inport: '<Root>/Px'
   *  Inport: '<Root>/x_cur'
   */
  rtb_Add2 = rtU.target_x - rtU.x;
 8004944:	4b37      	ldr	r3, [pc, #220]	; (8004a24 <CalcError1+0x100>)
 8004946:	e9d3 0100 	ldrd	r0, r1, [r3]
 800494a:	4b36      	ldr	r3, [pc, #216]	; (8004a24 <CalcError1+0x100>)
 800494c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004950:	f7fb fcb2 	bl	80002b8 <__aeabi_dsub>
 8004954:	4602      	mov	r2, r0
 8004956:	460b      	mov	r3, r1
 8004958:	e9c7 2304 	strd	r2, r3, [r7, #16]

  /* Trigonometry: '<S2>/Trigonometric Function1' incorporates:
   *  Inport: '<Root>/th_cur'
   *  Trigonometry: '<S2>/Trigonometric Function2'
   */
  Add4_tmp = sin(rtU.th_cur);
 800495c:	4b31      	ldr	r3, [pc, #196]	; (8004a24 <CalcError1+0x100>)
 800495e:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8004962:	eeb0 0a47 	vmov.f32	s0, s14
 8004966:	eef0 0a67 	vmov.f32	s1, s15
 800496a:	f00c ff8d 	bl	8011888 <sin>
 800496e:	ed87 0b02 	vstr	d0, [r7, #8]

  /* Trigonometry: '<S2>/Trigonometric Function4' incorporates:
   *  Inport: '<Root>/th_cur'
   *  Trigonometry: '<S2>/Trigonometric Function3'
   */
  Add4_tmp_0 = cos(rtU.th_cur);
 8004972:	4b2c      	ldr	r3, [pc, #176]	; (8004a24 <CalcError1+0x100>)
 8004974:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8004978:	eeb0 0a47 	vmov.f32	s0, s14
 800497c:	eef0 0a67 	vmov.f32	s1, s15
 8004980:	f00c ff3e 	bl	8011800 <cos>
 8004984:	ed87 0b00 	vstr	d0, [r7]
   *  Product: '<S2>/Product'
   *  Product: '<S2>/Product1'
   *  Trigonometry: '<S2>/Trigonometric Function1'
   *  Trigonometry: '<S2>/Trigonometric Function4'
   */
  rtDW.Add4 = rtb_Add2 * Add4_tmp_0 + rtb_Add1 * Add4_tmp;
 8004988:	e9d7 2300 	ldrd	r2, r3, [r7]
 800498c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004990:	f7fb fe4a 	bl	8000628 <__aeabi_dmul>
 8004994:	4602      	mov	r2, r0
 8004996:	460b      	mov	r3, r1
 8004998:	4690      	mov	r8, r2
 800499a:	4699      	mov	r9, r3
 800499c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049a0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80049a4:	f7fb fe40 	bl	8000628 <__aeabi_dmul>
 80049a8:	4602      	mov	r2, r0
 80049aa:	460b      	mov	r3, r1
 80049ac:	4640      	mov	r0, r8
 80049ae:	4649      	mov	r1, r9
 80049b0:	f7fb fc84 	bl	80002bc <__adddf3>
 80049b4:	4602      	mov	r2, r0
 80049b6:	460b      	mov	r3, r1
 80049b8:	491b      	ldr	r1, [pc, #108]	; (8004a28 <CalcError1+0x104>)
 80049ba:	e9c1 2300 	strd	r2, r3, [r1]
  /* Sum: '<S2>/Add5' incorporates:
   *  Gain: '<S2>/Gain4'
   *  Product: '<S2>/Product2'
   *  Product: '<S2>/Product3'
   */
  rtDW.Add5 = rtb_Add2 * -Add4_tmp + rtb_Add1 * Add4_tmp_0;
 80049be:	68bc      	ldr	r4, [r7, #8]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80049c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80049ca:	4620      	mov	r0, r4
 80049cc:	4629      	mov	r1, r5
 80049ce:	f7fb fe2b 	bl	8000628 <__aeabi_dmul>
 80049d2:	4603      	mov	r3, r0
 80049d4:	460c      	mov	r4, r1
 80049d6:	4625      	mov	r5, r4
 80049d8:	461c      	mov	r4, r3
 80049da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049de:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80049e2:	f7fb fe21 	bl	8000628 <__aeabi_dmul>
 80049e6:	4602      	mov	r2, r0
 80049e8:	460b      	mov	r3, r1
 80049ea:	4620      	mov	r0, r4
 80049ec:	4629      	mov	r1, r5
 80049ee:	f7fb fc65 	bl	80002bc <__adddf3>
 80049f2:	4603      	mov	r3, r0
 80049f4:	460c      	mov	r4, r1
 80049f6:	4a0c      	ldr	r2, [pc, #48]	; (8004a28 <CalcError1+0x104>)
 80049f8:	e9c2 3402 	strd	r3, r4, [r2, #8]

  /* Sum: '<S2>/Add3' incorporates:
   *  Inport: '<Root>/Pth'
   *  Inport: '<Root>/th_cur'
   */
  rtDW.Add3 = rtU.th - rtU.th_cur;
 80049fc:	4b09      	ldr	r3, [pc, #36]	; (8004a24 <CalcError1+0x100>)
 80049fe:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8004a02:	4b08      	ldr	r3, [pc, #32]	; (8004a24 <CalcError1+0x100>)
 8004a04:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8004a08:	461a      	mov	r2, r3
 8004a0a:	4623      	mov	r3, r4
 8004a0c:	f7fb fc54 	bl	80002b8 <__aeabi_dsub>
 8004a10:	4603      	mov	r3, r0
 8004a12:	460c      	mov	r4, r1
 8004a14:	4a04      	ldr	r2, [pc, #16]	; (8004a28 <CalcError1+0x104>)
 8004a16:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 8004a1a:	bf00      	nop
 8004a1c:	3720      	adds	r7, #32
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004a24:	20021db0 	.word	0x20021db0
 8004a28:	20021de0 	.word	0x20021de0

08004a2c <path_following_step>:

/* Model step function */
void path_following_step(void)
{
 8004a2c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004a30:	b08a      	sub	sp, #40	; 0x28
 8004a32:	af00      	add	r7, sp, #0
   *  Inport: '<Root>/Px'
   *
   * About '<S5>/TSamp':
   *  y = u * K where K = 1 / ( w * Ts )
   */
  rtb_TSamp = rtU.target_x * 1000.0;
 8004a34:	4b79      	ldr	r3, [pc, #484]	; (8004c1c <path_following_step+0x1f0>)
 8004a36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004a3a:	f04f 0200 	mov.w	r2, #0
 8004a3e:	4b78      	ldr	r3, [pc, #480]	; (8004c20 <path_following_step+0x1f4>)
 8004a40:	f7fb fdf2 	bl	8000628 <__aeabi_dmul>
 8004a44:	4603      	mov	r3, r0
 8004a46:	460c      	mov	r4, r1
 8004a48:	e9c7 3408 	strd	r3, r4, [r7, #32]
   *
   * Block description for '<S5>/UD':
   *
   *  Store in Global RAM
   */
  rtb_Uk1 = rtb_TSamp - rtDW.UD_DSTATE;
 8004a4c:	4b75      	ldr	r3, [pc, #468]	; (8004c24 <path_following_step+0x1f8>)
 8004a4e:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8004a52:	461a      	mov	r2, r3
 8004a54:	4623      	mov	r3, r4
 8004a56:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004a5a:	f7fb fc2d 	bl	80002b8 <__aeabi_dsub>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	460c      	mov	r4, r1
 8004a62:	e9c7 3406 	strd	r3, r4, [r7, #24]

  /* Math: '<S1>/Square' */
  rtb_Square = rtb_Uk1 * rtb_Uk1;
 8004a66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a6a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004a6e:	f7fb fddb 	bl	8000628 <__aeabi_dmul>
 8004a72:	4603      	mov	r3, r0
 8004a74:	460c      	mov	r4, r1
 8004a76:	e9c7 3404 	strd	r3, r4, [r7, #16]
   *  Inport: '<Root>/Py'
   *
   * About '<S6>/TSamp':
   *  y = u * K where K = 1 / ( w * Ts )
   */
  rtb_TSamp_gl = rtU.target_y * 1000.0;
 8004a7a:	4b68      	ldr	r3, [pc, #416]	; (8004c1c <path_following_step+0x1f0>)
 8004a7c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8004a80:	f04f 0200 	mov.w	r2, #0
 8004a84:	4b66      	ldr	r3, [pc, #408]	; (8004c20 <path_following_step+0x1f4>)
 8004a86:	f7fb fdcf 	bl	8000628 <__aeabi_dmul>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	460c      	mov	r4, r1
 8004a8e:	e9c7 3402 	strd	r3, r4, [r7, #8]
   *
   * Block description for '<S6>/UD':
   *
   *  Store in Global RAM
   */
  rtb_Uk1 = rtb_TSamp_gl - rtDW.UD_DSTATE_o;
 8004a92:	4b64      	ldr	r3, [pc, #400]	; (8004c24 <path_following_step+0x1f8>)
 8004a94:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8004a98:	461a      	mov	r2, r3
 8004a9a:	4623      	mov	r3, r4
 8004a9c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004aa0:	f7fb fc0a 	bl	80002b8 <__aeabi_dsub>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	460c      	mov	r4, r1
 8004aa8:	e9c7 3406 	strd	r3, r4, [r7, #24]

  /* Sqrt: '<S1>/Sqrt' incorporates:
   *  Math: '<S1>/Square1'
   *  Sum: '<S1>/Add5'
   */
  rtb_Uk1 = sqrt(rtb_Uk1 * rtb_Uk1 + rtb_Square);
 8004aac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ab0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004ab4:	f7fb fdb8 	bl	8000628 <__aeabi_dmul>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	460c      	mov	r4, r1
 8004abc:	4618      	mov	r0, r3
 8004abe:	4621      	mov	r1, r4
 8004ac0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004ac4:	f7fb fbfa 	bl	80002bc <__adddf3>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	460c      	mov	r4, r1
 8004acc:	ec44 3b17 	vmov	d7, r3, r4
 8004ad0:	eeb0 0a47 	vmov.f32	s0, s14
 8004ad4:	eef0 0a67 	vmov.f32	s1, s15
 8004ad8:	f00c ff1e 	bl	8011918 <sqrt>
 8004adc:	ed87 0b06 	vstr	d0, [r7, #24]

  /* Outputs for Atomic SubSystem: '<S1>/CalcError1' */
  CalcError1();
 8004ae0:	f7ff ff20 	bl	8004924 <CalcError1>
   *  Inport: '<Root>/Pth'
   *
   * About '<S4>/TSamp':
   *  y = u * K where K = 1 / ( w * Ts )
   */
  rtb_Square = rtU.th * 1000.0;
 8004ae4:	4b4d      	ldr	r3, [pc, #308]	; (8004c1c <path_following_step+0x1f0>)
 8004ae6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8004aea:	f04f 0200 	mov.w	r2, #0
 8004aee:	4b4c      	ldr	r3, [pc, #304]	; (8004c20 <path_following_step+0x1f4>)
 8004af0:	f7fb fd9a 	bl	8000628 <__aeabi_dmul>
 8004af4:	4603      	mov	r3, r0
 8004af6:	460c      	mov	r4, r1
 8004af8:	e9c7 3404 	strd	r3, r4, [r7, #16]
   *
   * Block description for '<S4>/UD':
   *
   *  Store in Global RAM
   */
  rtb_Diff = rtb_Square - rtDW.UD_DSTATE_d;
 8004afc:	4b49      	ldr	r3, [pc, #292]	; (8004c24 <path_following_step+0x1f8>)
 8004afe:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8004b02:	461a      	mov	r2, r3
 8004b04:	4623      	mov	r3, r4
 8004b06:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004b0a:	f7fb fbd5 	bl	80002b8 <__aeabi_dsub>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	460c      	mov	r4, r1
 8004b12:	e9c7 3400 	strd	r3, r4, [r7]
   *
   * Block description for '<S5>/UD':
   *
   *  Store in Global RAM
   */
  rtDW.UD_DSTATE = rtb_TSamp;
 8004b16:	4a43      	ldr	r2, [pc, #268]	; (8004c24 <path_following_step+0x1f8>)
 8004b18:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8004b1c:	e9c2 3406 	strd	r3, r4, [r2, #24]
   *
   * Block description for '<S6>/UD':
   *
   *  Store in Global RAM
   */
  rtDW.UD_DSTATE_o = rtb_TSamp_gl;
 8004b20:	4a40      	ldr	r2, [pc, #256]	; (8004c24 <path_following_step+0x1f8>)
 8004b22:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004b26:	e9c2 3408 	strd	r3, r4, [r2, #32]
   *
   * Block description for '<S4>/UD':
   *
   *  Store in Global RAM
   */
  rtDW.UD_DSTATE_d = rtb_Square;
 8004b2a:	4a3e      	ldr	r2, [pc, #248]	; (8004c24 <path_following_step+0x1f8>)
 8004b2c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004b30:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
   *  Gain: '<S3>/Gain'
   *  Product: '<S3>/Product1'
   *  Sum: '<S3>/Add5'
   *  Trigonometry: '<S3>/Trigonometric Function2'
   */
  rtY.V_tar = rtParam.kx * rtDW.Add4 + cos(rtDW.Add3) * rtb_Uk1;
 8004b34:	4b3c      	ldr	r3, [pc, #240]	; (8004c28 <path_following_step+0x1fc>)
 8004b36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b3a:	4b3a      	ldr	r3, [pc, #232]	; (8004c24 <path_following_step+0x1f8>)
 8004b3c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004b40:	461a      	mov	r2, r3
 8004b42:	4623      	mov	r3, r4
 8004b44:	f7fb fd70 	bl	8000628 <__aeabi_dmul>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	460c      	mov	r4, r1
 8004b4c:	4625      	mov	r5, r4
 8004b4e:	461c      	mov	r4, r3
 8004b50:	4b34      	ldr	r3, [pc, #208]	; (8004c24 <path_following_step+0x1f8>)
 8004b52:	ed93 7b04 	vldr	d7, [r3, #16]
 8004b56:	eeb0 0a47 	vmov.f32	s0, s14
 8004b5a:	eef0 0a67 	vmov.f32	s1, s15
 8004b5e:	f00c fe4f 	bl	8011800 <cos>
 8004b62:	ec51 0b10 	vmov	r0, r1, d0
 8004b66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b6a:	f7fb fd5d 	bl	8000628 <__aeabi_dmul>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	460b      	mov	r3, r1
 8004b72:	4620      	mov	r0, r4
 8004b74:	4629      	mov	r1, r5
 8004b76:	f7fb fba1 	bl	80002bc <__adddf3>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	460c      	mov	r4, r1
 8004b7e:	4a2b      	ldr	r2, [pc, #172]	; (8004c2c <path_following_step+0x200>)
 8004b80:	e9c2 3400 	strd	r3, r4, [r2]
   *  Product: '<S3>/Product2'
   *  Sum: '<S3>/Add1'
   *  Sum: '<S3>/Add2'
   *  Trigonometry: '<S3>/Trigonometric Function1'
   */
  rtY.tar = (rtParam.ky * rtDW.Add5 + rtParam.kt * sin(rtDW.Add3)) * rtb_Uk1 + rtb_Diff;
 8004b84:	4b28      	ldr	r3, [pc, #160]	; (8004c28 <path_following_step+0x1fc>)
 8004b86:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8004b8a:	4b26      	ldr	r3, [pc, #152]	; (8004c24 <path_following_step+0x1f8>)
 8004b8c:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8004b90:	461a      	mov	r2, r3
 8004b92:	4623      	mov	r3, r4
 8004b94:	f7fb fd48 	bl	8000628 <__aeabi_dmul>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	460c      	mov	r4, r1
 8004b9c:	4698      	mov	r8, r3
 8004b9e:	46a1      	mov	r9, r4
 8004ba0:	4b21      	ldr	r3, [pc, #132]	; (8004c28 <path_following_step+0x1fc>)
 8004ba2:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8004ba6:	4b1f      	ldr	r3, [pc, #124]	; (8004c24 <path_following_step+0x1f8>)
 8004ba8:	ed93 7b04 	vldr	d7, [r3, #16]
 8004bac:	eeb0 0a47 	vmov.f32	s0, s14
 8004bb0:	eef0 0a67 	vmov.f32	s1, s15
 8004bb4:	f00c fe68 	bl	8011888 <sin>
 8004bb8:	ec53 2b10 	vmov	r2, r3, d0
 8004bbc:	4620      	mov	r0, r4
 8004bbe:	4629      	mov	r1, r5
 8004bc0:	f7fb fd32 	bl	8000628 <__aeabi_dmul>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	460c      	mov	r4, r1
 8004bc8:	461a      	mov	r2, r3
 8004bca:	4623      	mov	r3, r4
 8004bcc:	4640      	mov	r0, r8
 8004bce:	4649      	mov	r1, r9
 8004bd0:	f7fb fb74 	bl	80002bc <__adddf3>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	460c      	mov	r4, r1
 8004bd8:	4618      	mov	r0, r3
 8004bda:	4621      	mov	r1, r4
 8004bdc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004be0:	f7fb fd22 	bl	8000628 <__aeabi_dmul>
 8004be4:	4603      	mov	r3, r0
 8004be6:	460c      	mov	r4, r1
 8004be8:	4618      	mov	r0, r3
 8004bea:	4621      	mov	r1, r4
 8004bec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bf0:	f7fb fb64 	bl	80002bc <__adddf3>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	460c      	mov	r4, r1
 8004bf8:	4a0c      	ldr	r2, [pc, #48]	; (8004c2c <path_following_step+0x200>)
 8004bfa:	e9c2 3402 	strd	r3, r4, [r2, #8]
  mon1 = rtb_Uk1;
 8004bfe:	4a0c      	ldr	r2, [pc, #48]	; (8004c30 <path_following_step+0x204>)
 8004c00:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8004c04:	e9c2 3400 	strd	r3, r4, [r2]
  mon2 = rtb_Diff;
 8004c08:	4a0a      	ldr	r2, [pc, #40]	; (8004c34 <path_following_step+0x208>)
 8004c0a:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004c0e:	e9c2 3400 	strd	r3, r4, [r2]

  /* End of Outputs for SubSystem: '<S1>/ClacTarget_V1' */
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}
 8004c12:	bf00      	nop
 8004c14:	3728      	adds	r7, #40	; 0x28
 8004c16:	46bd      	mov	sp, r7
 8004c18:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004c1c:	20021db0 	.word	0x20021db0
 8004c20:	408f4000 	.word	0x408f4000
 8004c24:	20021de0 	.word	0x20021de0
 8004c28:	20021e20 	.word	0x20021e20
 8004c2c:	20021e10 	.word	0x20021e10
 8004c30:	20021da0 	.word	0x20021da0
 8004c34:	20021da8 	.word	0x20021da8

08004c38 <path_following_initialize>:

/* Model initialize function */
void path_following_initialize(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8004c3c:	bf00      	nop
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
	...

08004c48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c4e:	2300      	movs	r3, #0
 8004c50:	607b      	str	r3, [r7, #4]
 8004c52:	4b10      	ldr	r3, [pc, #64]	; (8004c94 <HAL_MspInit+0x4c>)
 8004c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c56:	4a0f      	ldr	r2, [pc, #60]	; (8004c94 <HAL_MspInit+0x4c>)
 8004c58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c5c:	6453      	str	r3, [r2, #68]	; 0x44
 8004c5e:	4b0d      	ldr	r3, [pc, #52]	; (8004c94 <HAL_MspInit+0x4c>)
 8004c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c66:	607b      	str	r3, [r7, #4]
 8004c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	603b      	str	r3, [r7, #0]
 8004c6e:	4b09      	ldr	r3, [pc, #36]	; (8004c94 <HAL_MspInit+0x4c>)
 8004c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c72:	4a08      	ldr	r2, [pc, #32]	; (8004c94 <HAL_MspInit+0x4c>)
 8004c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c78:	6413      	str	r3, [r2, #64]	; 0x40
 8004c7a:	4b06      	ldr	r3, [pc, #24]	; (8004c94 <HAL_MspInit+0x4c>)
 8004c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c82:	603b      	str	r3, [r7, #0]
 8004c84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	40023800 	.word	0x40023800

08004c98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b08c      	sub	sp, #48	; 0x30
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ca0:	f107 031c 	add.w	r3, r7, #28
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	601a      	str	r2, [r3, #0]
 8004ca8:	605a      	str	r2, [r3, #4]
 8004caa:	609a      	str	r2, [r3, #8]
 8004cac:	60da      	str	r2, [r3, #12]
 8004cae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a4a      	ldr	r2, [pc, #296]	; (8004de0 <HAL_ADC_MspInit+0x148>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	f040 808e 	bne.w	8004dd8 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	61bb      	str	r3, [r7, #24]
 8004cc0:	4b48      	ldr	r3, [pc, #288]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cc4:	4a47      	ldr	r2, [pc, #284]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004cc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004cca:	6453      	str	r3, [r2, #68]	; 0x44
 8004ccc:	4b45      	ldr	r3, [pc, #276]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cd4:	61bb      	str	r3, [r7, #24]
 8004cd6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cd8:	2300      	movs	r3, #0
 8004cda:	617b      	str	r3, [r7, #20]
 8004cdc:	4b41      	ldr	r3, [pc, #260]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ce0:	4a40      	ldr	r2, [pc, #256]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004ce2:	f043 0304 	orr.w	r3, r3, #4
 8004ce6:	6313      	str	r3, [r2, #48]	; 0x30
 8004ce8:	4b3e      	ldr	r3, [pc, #248]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cec:	f003 0304 	and.w	r3, r3, #4
 8004cf0:	617b      	str	r3, [r7, #20]
 8004cf2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	613b      	str	r3, [r7, #16]
 8004cf8:	4b3a      	ldr	r3, [pc, #232]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfc:	4a39      	ldr	r2, [pc, #228]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004cfe:	f043 0301 	orr.w	r3, r3, #1
 8004d02:	6313      	str	r3, [r2, #48]	; 0x30
 8004d04:	4b37      	ldr	r3, [pc, #220]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d08:	f003 0301 	and.w	r3, r3, #1
 8004d0c:	613b      	str	r3, [r7, #16]
 8004d0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d10:	2300      	movs	r3, #0
 8004d12:	60fb      	str	r3, [r7, #12]
 8004d14:	4b33      	ldr	r3, [pc, #204]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d18:	4a32      	ldr	r2, [pc, #200]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004d1a:	f043 0302 	orr.w	r3, r3, #2
 8004d1e:	6313      	str	r3, [r2, #48]	; 0x30
 8004d20:	4b30      	ldr	r3, [pc, #192]	; (8004de4 <HAL_ADC_MspInit+0x14c>)
 8004d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	60fb      	str	r3, [r7, #12]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004d2c:	230f      	movs	r3, #15
 8004d2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d30:	2303      	movs	r3, #3
 8004d32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d34:	2300      	movs	r3, #0
 8004d36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d38:	f107 031c 	add.w	r3, r7, #28
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	482a      	ldr	r0, [pc, #168]	; (8004de8 <HAL_ADC_MspInit+0x150>)
 8004d40:	f002 fb94 	bl	800746c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8004d44:	23ff      	movs	r3, #255	; 0xff
 8004d46:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d48:	2303      	movs	r3, #3
 8004d4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d50:	f107 031c 	add.w	r3, r7, #28
 8004d54:	4619      	mov	r1, r3
 8004d56:	4825      	ldr	r0, [pc, #148]	; (8004dec <HAL_ADC_MspInit+0x154>)
 8004d58:	f002 fb88 	bl	800746c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d60:	2303      	movs	r3, #3
 8004d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d64:	2300      	movs	r3, #0
 8004d66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d68:	f107 031c 	add.w	r3, r7, #28
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	4820      	ldr	r0, [pc, #128]	; (8004df0 <HAL_ADC_MspInit+0x158>)
 8004d70:	f002 fb7c 	bl	800746c <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8004d74:	4b1f      	ldr	r3, [pc, #124]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004d76:	4a20      	ldr	r2, [pc, #128]	; (8004df8 <HAL_ADC_MspInit+0x160>)
 8004d78:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8004d7a:	4b1e      	ldr	r3, [pc, #120]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004d7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d80:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d82:	4b1c      	ldr	r3, [pc, #112]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d88:	4b1a      	ldr	r3, [pc, #104]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8004d8e:	4b19      	ldr	r3, [pc, #100]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004d90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d94:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004d96:	4b17      	ldr	r3, [pc, #92]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004d98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d9c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004d9e:	4b15      	ldr	r3, [pc, #84]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004da0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004da4:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004da6:	4b13      	ldr	r3, [pc, #76]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004da8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004dac:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004dae:	4b11      	ldr	r3, [pc, #68]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004db0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004db4:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004db6:	4b0f      	ldr	r3, [pc, #60]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004db8:	2200      	movs	r2, #0
 8004dba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004dbc:	480d      	ldr	r0, [pc, #52]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004dbe:	f001 ffb9 	bl	8006d34 <HAL_DMA_Init>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d001      	beq.n	8004dcc <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8004dc8:	f7ff fda8 	bl	800491c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a09      	ldr	r2, [pc, #36]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004dd0:	639a      	str	r2, [r3, #56]	; 0x38
 8004dd2:	4a08      	ldr	r2, [pc, #32]	; (8004df4 <HAL_ADC_MspInit+0x15c>)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004dd8:	bf00      	nop
 8004dda:	3730      	adds	r7, #48	; 0x30
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	40012100 	.word	0x40012100
 8004de4:	40023800 	.word	0x40023800
 8004de8:	40020800 	.word	0x40020800
 8004dec:	40020000 	.word	0x40020000
 8004df0:	40020400 	.word	0x40020400
 8004df4:	20021d00 	.word	0x20021d00
 8004df8:	40026440 	.word	0x40026440

08004dfc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b08c      	sub	sp, #48	; 0x30
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e04:	f107 031c 	add.w	r3, r7, #28
 8004e08:	2200      	movs	r2, #0
 8004e0a:	601a      	str	r2, [r3, #0]
 8004e0c:	605a      	str	r2, [r3, #4]
 8004e0e:	609a      	str	r2, [r3, #8]
 8004e10:	60da      	str	r2, [r3, #12]
 8004e12:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a32      	ldr	r2, [pc, #200]	; (8004ee4 <HAL_I2C_MspInit+0xe8>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d12c      	bne.n	8004e78 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e1e:	2300      	movs	r3, #0
 8004e20:	61bb      	str	r3, [r7, #24]
 8004e22:	4b31      	ldr	r3, [pc, #196]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e26:	4a30      	ldr	r2, [pc, #192]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004e28:	f043 0302 	orr.w	r3, r3, #2
 8004e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8004e2e:	4b2e      	ldr	r3, [pc, #184]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	61bb      	str	r3, [r7, #24]
 8004e38:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004e3a:	23c0      	movs	r3, #192	; 0xc0
 8004e3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e3e:	2312      	movs	r3, #18
 8004e40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e42:	2301      	movs	r3, #1
 8004e44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e46:	2303      	movs	r3, #3
 8004e48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004e4a:	2304      	movs	r3, #4
 8004e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e4e:	f107 031c 	add.w	r3, r7, #28
 8004e52:	4619      	mov	r1, r3
 8004e54:	4825      	ldr	r0, [pc, #148]	; (8004eec <HAL_I2C_MspInit+0xf0>)
 8004e56:	f002 fb09 	bl	800746c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	617b      	str	r3, [r7, #20]
 8004e5e:	4b22      	ldr	r3, [pc, #136]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e62:	4a21      	ldr	r2, [pc, #132]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004e64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e68:	6413      	str	r3, [r2, #64]	; 0x40
 8004e6a:	4b1f      	ldr	r3, [pc, #124]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e72:	617b      	str	r3, [r7, #20]
 8004e74:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004e76:	e031      	b.n	8004edc <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a1c      	ldr	r2, [pc, #112]	; (8004ef0 <HAL_I2C_MspInit+0xf4>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d12c      	bne.n	8004edc <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e82:	2300      	movs	r3, #0
 8004e84:	613b      	str	r3, [r7, #16]
 8004e86:	4b18      	ldr	r3, [pc, #96]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e8a:	4a17      	ldr	r2, [pc, #92]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004e8c:	f043 0302 	orr.w	r3, r3, #2
 8004e90:	6313      	str	r3, [r2, #48]	; 0x30
 8004e92:	4b15      	ldr	r3, [pc, #84]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e96:	f003 0302 	and.w	r3, r3, #2
 8004e9a:	613b      	str	r3, [r7, #16]
 8004e9c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004e9e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ea4:	2312      	movs	r3, #18
 8004ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004eac:	2303      	movs	r3, #3
 8004eae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004eb0:	2304      	movs	r3, #4
 8004eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004eb4:	f107 031c 	add.w	r3, r7, #28
 8004eb8:	4619      	mov	r1, r3
 8004eba:	480c      	ldr	r0, [pc, #48]	; (8004eec <HAL_I2C_MspInit+0xf0>)
 8004ebc:	f002 fad6 	bl	800746c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	60fb      	str	r3, [r7, #12]
 8004ec4:	4b08      	ldr	r3, [pc, #32]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec8:	4a07      	ldr	r2, [pc, #28]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004eca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004ece:	6413      	str	r3, [r2, #64]	; 0x40
 8004ed0:	4b05      	ldr	r3, [pc, #20]	; (8004ee8 <HAL_I2C_MspInit+0xec>)
 8004ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ed8:	60fb      	str	r3, [r7, #12]
 8004eda:	68fb      	ldr	r3, [r7, #12]
}
 8004edc:	bf00      	nop
 8004ede:	3730      	adds	r7, #48	; 0x30
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	40005400 	.word	0x40005400
 8004ee8:	40023800 	.word	0x40023800
 8004eec:	40020400 	.word	0x40020400
 8004ef0:	40005800 	.word	0x40005800

08004ef4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b08a      	sub	sp, #40	; 0x28
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004efc:	f107 0314 	add.w	r3, r7, #20
 8004f00:	2200      	movs	r2, #0
 8004f02:	601a      	str	r2, [r3, #0]
 8004f04:	605a      	str	r2, [r3, #4]
 8004f06:	609a      	str	r2, [r3, #8]
 8004f08:	60da      	str	r2, [r3, #12]
 8004f0a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a69      	ldr	r2, [pc, #420]	; (80050b8 <HAL_SD_MspInit+0x1c4>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	f040 80cb 	bne.w	80050ae <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8004f18:	2300      	movs	r3, #0
 8004f1a:	613b      	str	r3, [r7, #16]
 8004f1c:	4b67      	ldr	r3, [pc, #412]	; (80050bc <HAL_SD_MspInit+0x1c8>)
 8004f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f20:	4a66      	ldr	r2, [pc, #408]	; (80050bc <HAL_SD_MspInit+0x1c8>)
 8004f22:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004f26:	6453      	str	r3, [r2, #68]	; 0x44
 8004f28:	4b64      	ldr	r3, [pc, #400]	; (80050bc <HAL_SD_MspInit+0x1c8>)
 8004f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f30:	613b      	str	r3, [r7, #16]
 8004f32:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f34:	2300      	movs	r3, #0
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	4b60      	ldr	r3, [pc, #384]	; (80050bc <HAL_SD_MspInit+0x1c8>)
 8004f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f3c:	4a5f      	ldr	r2, [pc, #380]	; (80050bc <HAL_SD_MspInit+0x1c8>)
 8004f3e:	f043 0304 	orr.w	r3, r3, #4
 8004f42:	6313      	str	r3, [r2, #48]	; 0x30
 8004f44:	4b5d      	ldr	r3, [pc, #372]	; (80050bc <HAL_SD_MspInit+0x1c8>)
 8004f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f48:	f003 0304 	and.w	r3, r3, #4
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004f50:	2300      	movs	r3, #0
 8004f52:	60bb      	str	r3, [r7, #8]
 8004f54:	4b59      	ldr	r3, [pc, #356]	; (80050bc <HAL_SD_MspInit+0x1c8>)
 8004f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f58:	4a58      	ldr	r2, [pc, #352]	; (80050bc <HAL_SD_MspInit+0x1c8>)
 8004f5a:	f043 0308 	orr.w	r3, r3, #8
 8004f5e:	6313      	str	r3, [r2, #48]	; 0x30
 8004f60:	4b56      	ldr	r3, [pc, #344]	; (80050bc <HAL_SD_MspInit+0x1c8>)
 8004f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f64:	f003 0308 	and.w	r3, r3, #8
 8004f68:	60bb      	str	r3, [r7, #8]
 8004f6a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8004f6c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8004f70:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f72:	2302      	movs	r3, #2
 8004f74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f76:	2300      	movs	r3, #0
 8004f78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004f7e:	230c      	movs	r3, #12
 8004f80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f82:	f107 0314 	add.w	r3, r7, #20
 8004f86:	4619      	mov	r1, r3
 8004f88:	484d      	ldr	r0, [pc, #308]	; (80050c0 <HAL_SD_MspInit+0x1cc>)
 8004f8a:	f002 fa6f 	bl	800746c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004f8e:	2304      	movs	r3, #4
 8004f90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f92:	2302      	movs	r3, #2
 8004f94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f96:	2300      	movs	r3, #0
 8004f98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004f9e:	230c      	movs	r3, #12
 8004fa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004fa2:	f107 0314 	add.w	r3, r7, #20
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	4846      	ldr	r0, [pc, #280]	; (80050c4 <HAL_SD_MspInit+0x1d0>)
 8004faa:	f002 fa5f 	bl	800746c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8004fae:	4b46      	ldr	r3, [pc, #280]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004fb0:	4a46      	ldr	r2, [pc, #280]	; (80050cc <HAL_SD_MspInit+0x1d8>)
 8004fb2:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8004fb4:	4b44      	ldr	r3, [pc, #272]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004fb6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004fba:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004fbc:	4b42      	ldr	r3, [pc, #264]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fc2:	4b41      	ldr	r3, [pc, #260]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004fc8:	4b3f      	ldr	r3, [pc, #252]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004fca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004fce:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004fd0:	4b3d      	ldr	r3, [pc, #244]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004fd2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004fd6:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004fd8:	4b3b      	ldr	r3, [pc, #236]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004fda:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004fde:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8004fe0:	4b39      	ldr	r3, [pc, #228]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004fe2:	2220      	movs	r2, #32
 8004fe4:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004fe6:	4b38      	ldr	r3, [pc, #224]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004fe8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004fec:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004fee:	4b36      	ldr	r3, [pc, #216]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004ff0:	2204      	movs	r2, #4
 8004ff2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004ff4:	4b34      	ldr	r3, [pc, #208]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004ff6:	2203      	movs	r2, #3
 8004ff8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8004ffa:	4b33      	ldr	r3, [pc, #204]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8004ffc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005000:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005002:	4b31      	ldr	r3, [pc, #196]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8005004:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005008:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800500a:	482f      	ldr	r0, [pc, #188]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 800500c:	f001 fe92 	bl	8006d34 <HAL_DMA_Init>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8005016:	f7ff fc81 	bl	800491c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a2a      	ldr	r2, [pc, #168]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 800501e:	641a      	str	r2, [r3, #64]	; 0x40
 8005020:	4a29      	ldr	r2, [pc, #164]	; (80050c8 <HAL_SD_MspInit+0x1d4>)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8005026:	4b2a      	ldr	r3, [pc, #168]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 8005028:	4a2a      	ldr	r2, [pc, #168]	; (80050d4 <HAL_SD_MspInit+0x1e0>)
 800502a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800502c:	4b28      	ldr	r3, [pc, #160]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 800502e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005032:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005034:	4b26      	ldr	r3, [pc, #152]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 8005036:	2240      	movs	r2, #64	; 0x40
 8005038:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800503a:	4b25      	ldr	r3, [pc, #148]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 800503c:	2200      	movs	r2, #0
 800503e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005040:	4b23      	ldr	r3, [pc, #140]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 8005042:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005046:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005048:	4b21      	ldr	r3, [pc, #132]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 800504a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800504e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005050:	4b1f      	ldr	r3, [pc, #124]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 8005052:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005056:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8005058:	4b1d      	ldr	r3, [pc, #116]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 800505a:	2220      	movs	r2, #32
 800505c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800505e:	4b1c      	ldr	r3, [pc, #112]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 8005060:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005064:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005066:	4b1a      	ldr	r3, [pc, #104]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 8005068:	2204      	movs	r2, #4
 800506a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800506c:	4b18      	ldr	r3, [pc, #96]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 800506e:	2203      	movs	r2, #3
 8005070:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8005072:	4b17      	ldr	r3, [pc, #92]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 8005074:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005078:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800507a:	4b15      	ldr	r3, [pc, #84]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 800507c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005080:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8005082:	4813      	ldr	r0, [pc, #76]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 8005084:	f001 fe56 	bl	8006d34 <HAL_DMA_Init>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 800508e:	f7ff fc45 	bl	800491c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a0e      	ldr	r2, [pc, #56]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 8005096:	63da      	str	r2, [r3, #60]	; 0x3c
 8005098:	4a0d      	ldr	r2, [pc, #52]	; (80050d0 <HAL_SD_MspInit+0x1dc>)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800509e:	2200      	movs	r2, #0
 80050a0:	2100      	movs	r1, #0
 80050a2:	2031      	movs	r0, #49	; 0x31
 80050a4:	f001 fe0f 	bl	8006cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80050a8:	2031      	movs	r0, #49	; 0x31
 80050aa:	f001 fe28 	bl	8006cfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80050ae:	bf00      	nop
 80050b0:	3728      	adds	r7, #40	; 0x28
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	40012c00 	.word	0x40012c00
 80050bc:	40023800 	.word	0x40023800
 80050c0:	40020800 	.word	0x40020800
 80050c4:	40020c00 	.word	0x40020c00
 80050c8:	20021828 	.word	0x20021828
 80050cc:	40026458 	.word	0x40026458
 80050d0:	20021b5c 	.word	0x20021b5c
 80050d4:	400264a0 	.word	0x400264a0

080050d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b08a      	sub	sp, #40	; 0x28
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050e0:	f107 0314 	add.w	r3, r7, #20
 80050e4:	2200      	movs	r2, #0
 80050e6:	601a      	str	r2, [r3, #0]
 80050e8:	605a      	str	r2, [r3, #4]
 80050ea:	609a      	str	r2, [r3, #8]
 80050ec:	60da      	str	r2, [r3, #12]
 80050ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a19      	ldr	r2, [pc, #100]	; (800515c <HAL_SPI_MspInit+0x84>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d12c      	bne.n	8005154 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80050fa:	2300      	movs	r3, #0
 80050fc:	613b      	str	r3, [r7, #16]
 80050fe:	4b18      	ldr	r3, [pc, #96]	; (8005160 <HAL_SPI_MspInit+0x88>)
 8005100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005102:	4a17      	ldr	r2, [pc, #92]	; (8005160 <HAL_SPI_MspInit+0x88>)
 8005104:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005108:	6413      	str	r3, [r2, #64]	; 0x40
 800510a:	4b15      	ldr	r3, [pc, #84]	; (8005160 <HAL_SPI_MspInit+0x88>)
 800510c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005112:	613b      	str	r3, [r7, #16]
 8005114:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005116:	2300      	movs	r3, #0
 8005118:	60fb      	str	r3, [r7, #12]
 800511a:	4b11      	ldr	r3, [pc, #68]	; (8005160 <HAL_SPI_MspInit+0x88>)
 800511c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800511e:	4a10      	ldr	r2, [pc, #64]	; (8005160 <HAL_SPI_MspInit+0x88>)
 8005120:	f043 0302 	orr.w	r3, r3, #2
 8005124:	6313      	str	r3, [r2, #48]	; 0x30
 8005126:	4b0e      	ldr	r3, [pc, #56]	; (8005160 <HAL_SPI_MspInit+0x88>)
 8005128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	60fb      	str	r3, [r7, #12]
 8005130:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005132:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005136:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005138:	2302      	movs	r3, #2
 800513a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800513c:	2300      	movs	r3, #0
 800513e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005140:	2303      	movs	r3, #3
 8005142:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005144:	2305      	movs	r3, #5
 8005146:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005148:	f107 0314 	add.w	r3, r7, #20
 800514c:	4619      	mov	r1, r3
 800514e:	4805      	ldr	r0, [pc, #20]	; (8005164 <HAL_SPI_MspInit+0x8c>)
 8005150:	f002 f98c 	bl	800746c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005154:	bf00      	nop
 8005156:	3728      	adds	r7, #40	; 0x28
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	40003800 	.word	0x40003800
 8005160:	40023800 	.word	0x40023800
 8005164:	40020400 	.word	0x40020400

08005168 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b08c      	sub	sp, #48	; 0x30
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005170:	f107 031c 	add.w	r3, r7, #28
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]
 8005178:	605a      	str	r2, [r3, #4]
 800517a:	609a      	str	r2, [r3, #8]
 800517c:	60da      	str	r2, [r3, #12]
 800517e:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a2d      	ldr	r2, [pc, #180]	; (800523c <HAL_TIM_PWM_MspInit+0xd4>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d12d      	bne.n	80051e6 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800518a:	2300      	movs	r3, #0
 800518c:	61bb      	str	r3, [r7, #24]
 800518e:	4b2c      	ldr	r3, [pc, #176]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 8005190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005192:	4a2b      	ldr	r2, [pc, #172]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 8005194:	f043 0301 	orr.w	r3, r3, #1
 8005198:	6453      	str	r3, [r2, #68]	; 0x44
 800519a:	4b29      	ldr	r3, [pc, #164]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 800519c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	61bb      	str	r3, [r7, #24]
 80051a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80051a6:	2300      	movs	r3, #0
 80051a8:	617b      	str	r3, [r7, #20]
 80051aa:	4b25      	ldr	r3, [pc, #148]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 80051ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ae:	4a24      	ldr	r2, [pc, #144]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 80051b0:	f043 0310 	orr.w	r3, r3, #16
 80051b4:	6313      	str	r3, [r2, #48]	; 0x30
 80051b6:	4b22      	ldr	r3, [pc, #136]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 80051b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ba:	f003 0310 	and.w	r3, r3, #16
 80051be:	617b      	str	r3, [r7, #20]
 80051c0:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80051c2:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80051c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051c8:	2302      	movs	r3, #2
 80051ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051cc:	2300      	movs	r3, #0
 80051ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051d0:	2300      	movs	r3, #0
 80051d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80051d4:	2301      	movs	r3, #1
 80051d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80051d8:	f107 031c 	add.w	r3, r7, #28
 80051dc:	4619      	mov	r1, r3
 80051de:	4819      	ldr	r0, [pc, #100]	; (8005244 <HAL_TIM_PWM_MspInit+0xdc>)
 80051e0:	f002 f944 	bl	800746c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80051e4:	e026      	b.n	8005234 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a17      	ldr	r2, [pc, #92]	; (8005248 <HAL_TIM_PWM_MspInit+0xe0>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d10e      	bne.n	800520e <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80051f0:	2300      	movs	r3, #0
 80051f2:	613b      	str	r3, [r7, #16]
 80051f4:	4b12      	ldr	r3, [pc, #72]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 80051f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f8:	4a11      	ldr	r2, [pc, #68]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 80051fa:	f043 0302 	orr.w	r3, r3, #2
 80051fe:	6413      	str	r3, [r2, #64]	; 0x40
 8005200:	4b0f      	ldr	r3, [pc, #60]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 8005202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005204:	f003 0302 	and.w	r3, r3, #2
 8005208:	613b      	str	r3, [r7, #16]
 800520a:	693b      	ldr	r3, [r7, #16]
}
 800520c:	e012      	b.n	8005234 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a0e      	ldr	r2, [pc, #56]	; (800524c <HAL_TIM_PWM_MspInit+0xe4>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d10d      	bne.n	8005234 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005218:	2300      	movs	r3, #0
 800521a:	60fb      	str	r3, [r7, #12]
 800521c:	4b08      	ldr	r3, [pc, #32]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 800521e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005220:	4a07      	ldr	r2, [pc, #28]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 8005222:	f043 0304 	orr.w	r3, r3, #4
 8005226:	6413      	str	r3, [r2, #64]	; 0x40
 8005228:	4b05      	ldr	r3, [pc, #20]	; (8005240 <HAL_TIM_PWM_MspInit+0xd8>)
 800522a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522c:	f003 0304 	and.w	r3, r3, #4
 8005230:	60fb      	str	r3, [r7, #12]
 8005232:	68fb      	ldr	r3, [r7, #12]
}
 8005234:	bf00      	nop
 8005236:	3730      	adds	r7, #48	; 0x30
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	40010000 	.word	0x40010000
 8005240:	40023800 	.word	0x40023800
 8005244:	40021000 	.word	0x40021000
 8005248:	40000400 	.word	0x40000400
 800524c:	40000800 	.word	0x40000800

08005250 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b088      	sub	sp, #32
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a3e      	ldr	r2, [pc, #248]	; (8005358 <HAL_TIM_Base_MspInit+0x108>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d116      	bne.n	8005290 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005262:	2300      	movs	r3, #0
 8005264:	61fb      	str	r3, [r7, #28]
 8005266:	4b3d      	ldr	r3, [pc, #244]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 8005268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526a:	4a3c      	ldr	r2, [pc, #240]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 800526c:	f043 0310 	orr.w	r3, r3, #16
 8005270:	6413      	str	r3, [r2, #64]	; 0x40
 8005272:	4b3a      	ldr	r3, [pc, #232]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 8005274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005276:	f003 0310 	and.w	r3, r3, #16
 800527a:	61fb      	str	r3, [r7, #28]
 800527c:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800527e:	2200      	movs	r2, #0
 8005280:	2101      	movs	r1, #1
 8005282:	2036      	movs	r0, #54	; 0x36
 8005284:	f001 fd1f 	bl	8006cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005288:	2036      	movs	r0, #54	; 0x36
 800528a:	f001 fd38 	bl	8006cfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800528e:	e05e      	b.n	800534e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a32      	ldr	r2, [pc, #200]	; (8005360 <HAL_TIM_Base_MspInit+0x110>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d116      	bne.n	80052c8 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800529a:	2300      	movs	r3, #0
 800529c:	61bb      	str	r3, [r7, #24]
 800529e:	4b2f      	ldr	r3, [pc, #188]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 80052a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a2:	4a2e      	ldr	r2, [pc, #184]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 80052a4:	f043 0320 	orr.w	r3, r3, #32
 80052a8:	6413      	str	r3, [r2, #64]	; 0x40
 80052aa:	4b2c      	ldr	r3, [pc, #176]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 80052ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ae:	f003 0320 	and.w	r3, r3, #32
 80052b2:	61bb      	str	r3, [r7, #24]
 80052b4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80052b6:	2200      	movs	r2, #0
 80052b8:	2100      	movs	r1, #0
 80052ba:	2037      	movs	r0, #55	; 0x37
 80052bc:	f001 fd03 	bl	8006cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80052c0:	2037      	movs	r0, #55	; 0x37
 80052c2:	f001 fd1c 	bl	8006cfe <HAL_NVIC_EnableIRQ>
}
 80052c6:	e042      	b.n	800534e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a25      	ldr	r2, [pc, #148]	; (8005364 <HAL_TIM_Base_MspInit+0x114>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d10e      	bne.n	80052f0 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80052d2:	2300      	movs	r3, #0
 80052d4:	617b      	str	r3, [r7, #20]
 80052d6:	4b21      	ldr	r3, [pc, #132]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 80052d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052da:	4a20      	ldr	r2, [pc, #128]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 80052dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052e0:	6453      	str	r3, [r2, #68]	; 0x44
 80052e2:	4b1e      	ldr	r3, [pc, #120]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 80052e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ea:	617b      	str	r3, [r7, #20]
 80052ec:	697b      	ldr	r3, [r7, #20]
}
 80052ee:	e02e      	b.n	800534e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a1c      	ldr	r2, [pc, #112]	; (8005368 <HAL_TIM_Base_MspInit+0x118>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d10e      	bne.n	8005318 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80052fa:	2300      	movs	r3, #0
 80052fc:	613b      	str	r3, [r7, #16]
 80052fe:	4b17      	ldr	r3, [pc, #92]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 8005300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005302:	4a16      	ldr	r2, [pc, #88]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 8005304:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005308:	6453      	str	r3, [r2, #68]	; 0x44
 800530a:	4b14      	ldr	r3, [pc, #80]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 800530c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800530e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005312:	613b      	str	r3, [r7, #16]
 8005314:	693b      	ldr	r3, [r7, #16]
}
 8005316:	e01a      	b.n	800534e <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a13      	ldr	r2, [pc, #76]	; (800536c <HAL_TIM_Base_MspInit+0x11c>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d115      	bne.n	800534e <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8005322:	2300      	movs	r3, #0
 8005324:	60fb      	str	r3, [r7, #12]
 8005326:	4b0d      	ldr	r3, [pc, #52]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 8005328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532a:	4a0c      	ldr	r2, [pc, #48]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 800532c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005330:	6413      	str	r3, [r2, #64]	; 0x40
 8005332:	4b0a      	ldr	r3, [pc, #40]	; (800535c <HAL_TIM_Base_MspInit+0x10c>)
 8005334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800533a:	60fb      	str	r3, [r7, #12]
 800533c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800533e:	2200      	movs	r2, #0
 8005340:	2100      	movs	r1, #0
 8005342:	202c      	movs	r0, #44	; 0x2c
 8005344:	f001 fcbf 	bl	8006cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005348:	202c      	movs	r0, #44	; 0x2c
 800534a:	f001 fcd8 	bl	8006cfe <HAL_NVIC_EnableIRQ>
}
 800534e:	bf00      	nop
 8005350:	3720      	adds	r7, #32
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	40001000 	.word	0x40001000
 800535c:	40023800 	.word	0x40023800
 8005360:	40001400 	.word	0x40001400
 8005364:	40014400 	.word	0x40014400
 8005368:	40014800 	.word	0x40014800
 800536c:	40001c00 	.word	0x40001c00

08005370 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b08a      	sub	sp, #40	; 0x28
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005378:	f107 0314 	add.w	r3, r7, #20
 800537c:	2200      	movs	r2, #0
 800537e:	601a      	str	r2, [r3, #0]
 8005380:	605a      	str	r2, [r3, #4]
 8005382:	609a      	str	r2, [r3, #8]
 8005384:	60da      	str	r2, [r3, #12]
 8005386:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a1d      	ldr	r2, [pc, #116]	; (8005404 <HAL_TIM_Encoder_MspInit+0x94>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d133      	bne.n	80053fa <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005392:	2300      	movs	r3, #0
 8005394:	613b      	str	r3, [r7, #16]
 8005396:	4b1c      	ldr	r3, [pc, #112]	; (8005408 <HAL_TIM_Encoder_MspInit+0x98>)
 8005398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800539a:	4a1b      	ldr	r2, [pc, #108]	; (8005408 <HAL_TIM_Encoder_MspInit+0x98>)
 800539c:	f043 0302 	orr.w	r3, r3, #2
 80053a0:	6453      	str	r3, [r2, #68]	; 0x44
 80053a2:	4b19      	ldr	r3, [pc, #100]	; (8005408 <HAL_TIM_Encoder_MspInit+0x98>)
 80053a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	613b      	str	r3, [r7, #16]
 80053ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80053ae:	2300      	movs	r3, #0
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	4b15      	ldr	r3, [pc, #84]	; (8005408 <HAL_TIM_Encoder_MspInit+0x98>)
 80053b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b6:	4a14      	ldr	r2, [pc, #80]	; (8005408 <HAL_TIM_Encoder_MspInit+0x98>)
 80053b8:	f043 0304 	orr.w	r3, r3, #4
 80053bc:	6313      	str	r3, [r2, #48]	; 0x30
 80053be:	4b12      	ldr	r3, [pc, #72]	; (8005408 <HAL_TIM_Encoder_MspInit+0x98>)
 80053c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c2:	f003 0304 	and.w	r3, r3, #4
 80053c6:	60fb      	str	r3, [r7, #12]
 80053c8:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80053ca:	23c0      	movs	r3, #192	; 0xc0
 80053cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053ce:	2302      	movs	r3, #2
 80053d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d2:	2300      	movs	r3, #0
 80053d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053d6:	2300      	movs	r3, #0
 80053d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80053da:	2303      	movs	r3, #3
 80053dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053de:	f107 0314 	add.w	r3, r7, #20
 80053e2:	4619      	mov	r1, r3
 80053e4:	4809      	ldr	r0, [pc, #36]	; (800540c <HAL_TIM_Encoder_MspInit+0x9c>)
 80053e6:	f002 f841 	bl	800746c <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 80053ea:	2200      	movs	r2, #0
 80053ec:	2100      	movs	r1, #0
 80053ee:	202c      	movs	r0, #44	; 0x2c
 80053f0:	f001 fc69 	bl	8006cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80053f4:	202c      	movs	r0, #44	; 0x2c
 80053f6:	f001 fc82 	bl	8006cfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80053fa:	bf00      	nop
 80053fc:	3728      	adds	r7, #40	; 0x28
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	40010400 	.word	0x40010400
 8005408:	40023800 	.word	0x40023800
 800540c:	40020800 	.word	0x40020800

08005410 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b08c      	sub	sp, #48	; 0x30
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005418:	f107 031c 	add.w	r3, r7, #28
 800541c:	2200      	movs	r2, #0
 800541e:	601a      	str	r2, [r3, #0]
 8005420:	605a      	str	r2, [r3, #4]
 8005422:	609a      	str	r2, [r3, #8]
 8005424:	60da      	str	r2, [r3, #12]
 8005426:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a5c      	ldr	r2, [pc, #368]	; (80055a0 <HAL_TIM_MspPostInit+0x190>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d11f      	bne.n	8005472 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005432:	2300      	movs	r3, #0
 8005434:	61bb      	str	r3, [r7, #24]
 8005436:	4b5b      	ldr	r3, [pc, #364]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 8005438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543a:	4a5a      	ldr	r2, [pc, #360]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 800543c:	f043 0310 	orr.w	r3, r3, #16
 8005440:	6313      	str	r3, [r2, #48]	; 0x30
 8005442:	4b58      	ldr	r3, [pc, #352]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 8005444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005446:	f003 0310 	and.w	r3, r3, #16
 800544a:	61bb      	str	r3, [r7, #24]
 800544c:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800544e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005452:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005454:	2302      	movs	r3, #2
 8005456:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005458:	2300      	movs	r3, #0
 800545a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800545c:	2300      	movs	r3, #0
 800545e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005460:	2301      	movs	r3, #1
 8005462:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005464:	f107 031c 	add.w	r3, r7, #28
 8005468:	4619      	mov	r1, r3
 800546a:	484f      	ldr	r0, [pc, #316]	; (80055a8 <HAL_TIM_MspPostInit+0x198>)
 800546c:	f001 fffe 	bl	800746c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8005470:	e091      	b.n	8005596 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a4d      	ldr	r2, [pc, #308]	; (80055ac <HAL_TIM_MspPostInit+0x19c>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d11e      	bne.n	80054ba <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800547c:	2300      	movs	r3, #0
 800547e:	617b      	str	r3, [r7, #20]
 8005480:	4b48      	ldr	r3, [pc, #288]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 8005482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005484:	4a47      	ldr	r2, [pc, #284]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 8005486:	f043 0302 	orr.w	r3, r3, #2
 800548a:	6313      	str	r3, [r2, #48]	; 0x30
 800548c:	4b45      	ldr	r3, [pc, #276]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 800548e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005490:	f003 0302 	and.w	r3, r3, #2
 8005494:	617b      	str	r3, [r7, #20]
 8005496:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005498:	2330      	movs	r3, #48	; 0x30
 800549a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800549c:	2302      	movs	r3, #2
 800549e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054a0:	2300      	movs	r3, #0
 80054a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054a4:	2300      	movs	r3, #0
 80054a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80054a8:	2302      	movs	r3, #2
 80054aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054ac:	f107 031c 	add.w	r3, r7, #28
 80054b0:	4619      	mov	r1, r3
 80054b2:	483f      	ldr	r0, [pc, #252]	; (80055b0 <HAL_TIM_MspPostInit+0x1a0>)
 80054b4:	f001 ffda 	bl	800746c <HAL_GPIO_Init>
}
 80054b8:	e06d      	b.n	8005596 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a3d      	ldr	r2, [pc, #244]	; (80055b4 <HAL_TIM_MspPostInit+0x1a4>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d11f      	bne.n	8005504 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80054c4:	2300      	movs	r3, #0
 80054c6:	613b      	str	r3, [r7, #16]
 80054c8:	4b36      	ldr	r3, [pc, #216]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 80054ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054cc:	4a35      	ldr	r2, [pc, #212]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 80054ce:	f043 0308 	orr.w	r3, r3, #8
 80054d2:	6313      	str	r3, [r2, #48]	; 0x30
 80054d4:	4b33      	ldr	r3, [pc, #204]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 80054d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d8:	f003 0308 	and.w	r3, r3, #8
 80054dc:	613b      	str	r3, [r7, #16]
 80054de:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80054e0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80054e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054e6:	2302      	movs	r3, #2
 80054e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054ea:	2300      	movs	r3, #0
 80054ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054ee:	2300      	movs	r3, #0
 80054f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80054f2:	2302      	movs	r3, #2
 80054f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80054f6:	f107 031c 	add.w	r3, r7, #28
 80054fa:	4619      	mov	r1, r3
 80054fc:	482e      	ldr	r0, [pc, #184]	; (80055b8 <HAL_TIM_MspPostInit+0x1a8>)
 80054fe:	f001 ffb5 	bl	800746c <HAL_GPIO_Init>
}
 8005502:	e048      	b.n	8005596 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a2c      	ldr	r2, [pc, #176]	; (80055bc <HAL_TIM_MspPostInit+0x1ac>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d11f      	bne.n	800554e <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]
 8005512:	4b24      	ldr	r3, [pc, #144]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 8005514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005516:	4a23      	ldr	r2, [pc, #140]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 8005518:	f043 0302 	orr.w	r3, r3, #2
 800551c:	6313      	str	r3, [r2, #48]	; 0x30
 800551e:	4b21      	ldr	r3, [pc, #132]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 8005520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	60fb      	str	r3, [r7, #12]
 8005528:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800552a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800552e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005530:	2302      	movs	r3, #2
 8005532:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005534:	2300      	movs	r3, #0
 8005536:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005538:	2300      	movs	r3, #0
 800553a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800553c:	2303      	movs	r3, #3
 800553e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005540:	f107 031c 	add.w	r3, r7, #28
 8005544:	4619      	mov	r1, r3
 8005546:	481a      	ldr	r0, [pc, #104]	; (80055b0 <HAL_TIM_MspPostInit+0x1a0>)
 8005548:	f001 ff90 	bl	800746c <HAL_GPIO_Init>
}
 800554c:	e023      	b.n	8005596 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a1b      	ldr	r2, [pc, #108]	; (80055c0 <HAL_TIM_MspPostInit+0x1b0>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d11e      	bne.n	8005596 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005558:	2300      	movs	r3, #0
 800555a:	60bb      	str	r3, [r7, #8]
 800555c:	4b11      	ldr	r3, [pc, #68]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 800555e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005560:	4a10      	ldr	r2, [pc, #64]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 8005562:	f043 0302 	orr.w	r3, r3, #2
 8005566:	6313      	str	r3, [r2, #48]	; 0x30
 8005568:	4b0e      	ldr	r3, [pc, #56]	; (80055a4 <HAL_TIM_MspPostInit+0x194>)
 800556a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800556c:	f003 0302 	and.w	r3, r3, #2
 8005570:	60bb      	str	r3, [r7, #8]
 8005572:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005574:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005578:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800557a:	2302      	movs	r3, #2
 800557c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800557e:	2300      	movs	r3, #0
 8005580:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005582:	2300      	movs	r3, #0
 8005584:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8005586:	2303      	movs	r3, #3
 8005588:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800558a:	f107 031c 	add.w	r3, r7, #28
 800558e:	4619      	mov	r1, r3
 8005590:	4807      	ldr	r0, [pc, #28]	; (80055b0 <HAL_TIM_MspPostInit+0x1a0>)
 8005592:	f001 ff6b 	bl	800746c <HAL_GPIO_Init>
}
 8005596:	bf00      	nop
 8005598:	3730      	adds	r7, #48	; 0x30
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	40010000 	.word	0x40010000
 80055a4:	40023800 	.word	0x40023800
 80055a8:	40021000 	.word	0x40021000
 80055ac:	40000400 	.word	0x40000400
 80055b0:	40020400 	.word	0x40020400
 80055b4:	40000800 	.word	0x40000800
 80055b8:	40020c00 	.word	0x40020c00
 80055bc:	40014400 	.word	0x40014400
 80055c0:	40014800 	.word	0x40014800

080055c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b08a      	sub	sp, #40	; 0x28
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055cc:	f107 0314 	add.w	r3, r7, #20
 80055d0:	2200      	movs	r2, #0
 80055d2:	601a      	str	r2, [r3, #0]
 80055d4:	605a      	str	r2, [r3, #4]
 80055d6:	609a      	str	r2, [r3, #8]
 80055d8:	60da      	str	r2, [r3, #12]
 80055da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a19      	ldr	r2, [pc, #100]	; (8005648 <HAL_UART_MspInit+0x84>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d12b      	bne.n	800563e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80055e6:	2300      	movs	r3, #0
 80055e8:	613b      	str	r3, [r7, #16]
 80055ea:	4b18      	ldr	r3, [pc, #96]	; (800564c <HAL_UART_MspInit+0x88>)
 80055ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ee:	4a17      	ldr	r2, [pc, #92]	; (800564c <HAL_UART_MspInit+0x88>)
 80055f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055f4:	6413      	str	r3, [r2, #64]	; 0x40
 80055f6:	4b15      	ldr	r3, [pc, #84]	; (800564c <HAL_UART_MspInit+0x88>)
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055fe:	613b      	str	r3, [r7, #16]
 8005600:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005602:	2300      	movs	r3, #0
 8005604:	60fb      	str	r3, [r7, #12]
 8005606:	4b11      	ldr	r3, [pc, #68]	; (800564c <HAL_UART_MspInit+0x88>)
 8005608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800560a:	4a10      	ldr	r2, [pc, #64]	; (800564c <HAL_UART_MspInit+0x88>)
 800560c:	f043 0308 	orr.w	r3, r3, #8
 8005610:	6313      	str	r3, [r2, #48]	; 0x30
 8005612:	4b0e      	ldr	r3, [pc, #56]	; (800564c <HAL_UART_MspInit+0x88>)
 8005614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005616:	f003 0308 	and.w	r3, r3, #8
 800561a:	60fb      	str	r3, [r7, #12]
 800561c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800561e:	2360      	movs	r3, #96	; 0x60
 8005620:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005622:	2302      	movs	r3, #2
 8005624:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005626:	2300      	movs	r3, #0
 8005628:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800562a:	2303      	movs	r3, #3
 800562c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800562e:	2307      	movs	r3, #7
 8005630:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005632:	f107 0314 	add.w	r3, r7, #20
 8005636:	4619      	mov	r1, r3
 8005638:	4805      	ldr	r0, [pc, #20]	; (8005650 <HAL_UART_MspInit+0x8c>)
 800563a:	f001 ff17 	bl	800746c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800563e:	bf00      	nop
 8005640:	3728      	adds	r7, #40	; 0x28
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	40004400 	.word	0x40004400
 800564c:	40023800 	.word	0x40023800
 8005650:	40020c00 	.word	0x40020c00

08005654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005654:	b480      	push	{r7}
 8005656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005658:	e7fe      	b.n	8005658 <NMI_Handler+0x4>

0800565a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800565a:	b480      	push	{r7}
 800565c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800565e:	e7fe      	b.n	800565e <HardFault_Handler+0x4>

08005660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005660:	b480      	push	{r7}
 8005662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005664:	e7fe      	b.n	8005664 <MemManage_Handler+0x4>

08005666 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005666:	b480      	push	{r7}
 8005668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800566a:	e7fe      	b.n	800566a <BusFault_Handler+0x4>

0800566c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800566c:	b480      	push	{r7}
 800566e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005670:	e7fe      	b.n	8005670 <UsageFault_Handler+0x4>

08005672 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005672:	b480      	push	{r7}
 8005674:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005676:	bf00      	nop
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005680:	b480      	push	{r7}
 8005682:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005684:	bf00      	nop
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr

0800568e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800568e:	b480      	push	{r7}
 8005690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005692:	bf00      	nop
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80056a0:	f000 fdf0 	bl	8006284 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80056a4:	bf00      	nop
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80056ac:	2004      	movs	r0, #4
 80056ae:	f002 f8b9 	bl	8007824 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80056b2:	bf00      	nop
 80056b4:	bd80      	pop	{r7, pc}

080056b6 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80056b6:	b580      	push	{r7, lr}
 80056b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80056ba:	f44f 7080 	mov.w	r0, #256	; 0x100
 80056be:	f002 f8b1 	bl	8007824 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80056c2:	bf00      	nop
 80056c4:	bd80      	pop	{r7, pc}
	...

080056c8 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80056cc:	4803      	ldr	r0, [pc, #12]	; (80056dc <TIM8_UP_TIM13_IRQHandler+0x14>)
 80056ce:	f006 f8c8 	bl	800b862 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 80056d2:	4803      	ldr	r0, [pc, #12]	; (80056e0 <TIM8_UP_TIM13_IRQHandler+0x18>)
 80056d4:	f006 f8c5 	bl	800b862 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80056d8:	bf00      	nop
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	200218e0 	.word	0x200218e0
 80056e0:	20021adc 	.word	0x20021adc

080056e4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80056e8:	4802      	ldr	r0, [pc, #8]	; (80056f4 <SDIO_IRQHandler+0x10>)
 80056ea:	f004 f961 	bl	80099b0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80056ee:	bf00      	nop
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	20021c3c 	.word	0x20021c3c

080056f8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80056fc:	4802      	ldr	r0, [pc, #8]	; (8005708 <TIM6_DAC_IRQHandler+0x10>)
 80056fe:	f006 f8b0 	bl	800b862 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005702:	bf00      	nop
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20021bbc 	.word	0x20021bbc

0800570c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005710:	4802      	ldr	r0, [pc, #8]	; (800571c <TIM7_IRQHandler+0x10>)
 8005712:	f006 f8a6 	bl	800b862 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005716:	bf00      	nop
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	20021d60 	.word	0x20021d60

08005720 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005724:	4802      	ldr	r0, [pc, #8]	; (8005730 <DMA2_Stream2_IRQHandler+0x10>)
 8005726:	f001 fc2d 	bl	8006f84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800572a:	bf00      	nop
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	20021d00 	.word	0x20021d00

08005734 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8005738:	4802      	ldr	r0, [pc, #8]	; (8005744 <DMA2_Stream3_IRQHandler+0x10>)
 800573a:	f001 fc23 	bl	8006f84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800573e:	bf00      	nop
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	20021828 	.word	0x20021828

08005748 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800574c:	4802      	ldr	r0, [pc, #8]	; (8005758 <DMA2_Stream6_IRQHandler+0x10>)
 800574e:	f001 fc19 	bl	8006f84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8005752:	bf00      	nop
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	20021b5c 	.word	0x20021b5c

0800575c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b086      	sub	sp, #24
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005768:	2300      	movs	r3, #0
 800576a:	617b      	str	r3, [r7, #20]
 800576c:	e00a      	b.n	8005784 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800576e:	f3af 8000 	nop.w
 8005772:	4601      	mov	r1, r0
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	1c5a      	adds	r2, r3, #1
 8005778:	60ba      	str	r2, [r7, #8]
 800577a:	b2ca      	uxtb	r2, r1
 800577c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	3301      	adds	r3, #1
 8005782:	617b      	str	r3, [r7, #20]
 8005784:	697a      	ldr	r2, [r7, #20]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	dbf0      	blt.n	800576e <_read+0x12>
	}

return len;
 800578c:	687b      	ldr	r3, [r7, #4]
}
 800578e:	4618      	mov	r0, r3
 8005790:	3718      	adds	r7, #24
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}

08005796 <_close>:
	}
	return len;
}

int _close(int file)
{
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
	return -1;
 800579e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	370c      	adds	r7, #12
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80057ae:	b480      	push	{r7}
 80057b0:	b083      	sub	sp, #12
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
 80057b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80057be:	605a      	str	r2, [r3, #4]
	return 0;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	370c      	adds	r7, #12
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr

080057ce <_isatty>:

int _isatty(int file)
{
 80057ce:	b480      	push	{r7}
 80057d0:	b083      	sub	sp, #12
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	6078      	str	r0, [r7, #4]
	return 1;
 80057d6:	2301      	movs	r3, #1
}
 80057d8:	4618      	mov	r0, r3
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
	return 0;
 80057f0:	2300      	movs	r3, #0
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	3714      	adds	r7, #20
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr
	...

08005800 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005808:	4a14      	ldr	r2, [pc, #80]	; (800585c <_sbrk+0x5c>)
 800580a:	4b15      	ldr	r3, [pc, #84]	; (8005860 <_sbrk+0x60>)
 800580c:	1ad3      	subs	r3, r2, r3
 800580e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005814:	4b13      	ldr	r3, [pc, #76]	; (8005864 <_sbrk+0x64>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d102      	bne.n	8005822 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800581c:	4b11      	ldr	r3, [pc, #68]	; (8005864 <_sbrk+0x64>)
 800581e:	4a12      	ldr	r2, [pc, #72]	; (8005868 <_sbrk+0x68>)
 8005820:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005822:	4b10      	ldr	r3, [pc, #64]	; (8005864 <_sbrk+0x64>)
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4413      	add	r3, r2
 800582a:	693a      	ldr	r2, [r7, #16]
 800582c:	429a      	cmp	r2, r3
 800582e:	d207      	bcs.n	8005840 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005830:	f00d f94c 	bl	8012acc <__errno>
 8005834:	4602      	mov	r2, r0
 8005836:	230c      	movs	r3, #12
 8005838:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800583a:	f04f 33ff 	mov.w	r3, #4294967295
 800583e:	e009      	b.n	8005854 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005840:	4b08      	ldr	r3, [pc, #32]	; (8005864 <_sbrk+0x64>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005846:	4b07      	ldr	r3, [pc, #28]	; (8005864 <_sbrk+0x64>)
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4413      	add	r3, r2
 800584e:	4a05      	ldr	r2, [pc, #20]	; (8005864 <_sbrk+0x64>)
 8005850:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005852:	68fb      	ldr	r3, [r7, #12]
}
 8005854:	4618      	mov	r0, r3
 8005856:	3718      	adds	r7, #24
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}
 800585c:	20050000 	.word	0x20050000
 8005860:	00000400 	.word	0x00000400
 8005864:	20000230 	.word	0x20000230
 8005868:	20023eb8 	.word	0x20023eb8

0800586c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800586c:	b480      	push	{r7}
 800586e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005870:	4b08      	ldr	r3, [pc, #32]	; (8005894 <SystemInit+0x28>)
 8005872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005876:	4a07      	ldr	r2, [pc, #28]	; (8005894 <SystemInit+0x28>)
 8005878:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800587c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005880:	4b04      	ldr	r3, [pc, #16]	; (8005894 <SystemInit+0x28>)
 8005882:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005886:	609a      	str	r2, [r3, #8]
#endif
}
 8005888:	bf00      	nop
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	e000ed00 	.word	0xe000ed00

08005898 <batteryLowMode>:

double mon_f, mon_d;
double mon_v, mon_w;

void batteryLowMode()
{
 8005898:	b580      	push	{r7, lr}
 800589a:	af00      	add	r7, sp, #0
	lcd_clear();
 800589c:	f7fb fc00 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 80058a0:	2100      	movs	r1, #0
 80058a2:	2000      	movs	r0, #0
 80058a4:	f7fb fc0c 	bl	80010c0 <lcd_locate>
	lcd_printf("Battery");
 80058a8:	4814      	ldr	r0, [pc, #80]	; (80058fc <batteryLowMode+0x64>)
 80058aa:	f7fb fc33 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80058ae:	2101      	movs	r1, #1
 80058b0:	2000      	movs	r0, #0
 80058b2:	f7fb fc05 	bl	80010c0 <lcd_locate>
	lcd_printf("Low");
 80058b6:	4812      	ldr	r0, [pc, #72]	; (8005900 <batteryLowMode+0x68>)
 80058b8:	f7fb fc2c 	bl	8001114 <lcd_printf>

	while(1){
		led.fullColor('R');
 80058bc:	2152      	movs	r1, #82	; 0x52
 80058be:	4811      	ldr	r0, [pc, #68]	; (8005904 <batteryLowMode+0x6c>)
 80058c0:	f7fc fb2a 	bl	8001f18 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80058c4:	2064      	movs	r0, #100	; 0x64
 80058c6:	f000 fcfd 	bl	80062c4 <HAL_Delay>
		led.fullColor('Y');
 80058ca:	2159      	movs	r1, #89	; 0x59
 80058cc:	480d      	ldr	r0, [pc, #52]	; (8005904 <batteryLowMode+0x6c>)
 80058ce:	f7fc fb23 	bl	8001f18 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80058d2:	2064      	movs	r0, #100	; 0x64
 80058d4:	f000 fcf6 	bl	80062c4 <HAL_Delay>

		if(joy_stick.getValue() == JOY_C){
 80058d8:	480b      	ldr	r0, [pc, #44]	; (8005908 <batteryLowMode+0x70>)
 80058da:	f7fc fab9 	bl	8001e50 <_ZN8JoyStick8getValueEv>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b02      	cmp	r3, #2
 80058e2:	bf0c      	ite	eq
 80058e4:	2301      	moveq	r3, #1
 80058e6:	2300      	movne	r3, #0
 80058e8:	b2db      	uxtb	r3, r3
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d0e6      	beq.n	80058bc <batteryLowMode+0x24>
			HAL_Delay(500);
 80058ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80058f2:	f000 fce7 	bl	80062c4 <HAL_Delay>
			break;
 80058f6:	bf00      	nop
		}
	}
}
 80058f8:	bf00      	nop
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	08017a38 	.word	0x08017a38
 8005900:	08017a40 	.word	0x08017a40
 8005904:	2000053c 	.word	0x2000053c
 8005908:	20000530 	.word	0x20000530

0800590c <cppInit>:

void cppInit(void)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	af00      	add	r7, sp, #0
	lcd_init();
 8005910:	f7fb fb82 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 8005914:	4832      	ldr	r0, [pc, #200]	; (80059e0 <cppInit+0xd4>)
 8005916:	f7fd fccd 	bl	80032b4 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 800591a:	2064      	movs	r0, #100	; 0x64
 800591c:	f000 fcd2 	bl	80062c4 <HAL_Delay>
	power_sensor.updateValues();
 8005920:	482f      	ldr	r0, [pc, #188]	; (80059e0 <cppInit+0xd4>)
 8005922:	f7fd fcd5 	bl	80032d0 <_ZN11PowerSensor12updateValuesEv>
	if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed
 8005926:	482e      	ldr	r0, [pc, #184]	; (80059e0 <cppInit+0xd4>)
 8005928:	f7fd fcfe 	bl	8003328 <_ZN11PowerSensor12butteryCheckEv>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d001      	beq.n	8005936 <cppInit+0x2a>
 8005932:	f7ff ffb1 	bl	8005898 <batteryLowMode>

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 8005936:	482b      	ldr	r0, [pc, #172]	; (80059e4 <cppInit+0xd8>)
 8005938:	f7fd f8bc 	bl	8002ab4 <_ZN6Logger10sdCardInitEv>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d007      	beq.n	8005952 <cppInit+0x46>
		led.fullColor('G');
 8005942:	2147      	movs	r1, #71	; 0x47
 8005944:	4828      	ldr	r0, [pc, #160]	; (80059e8 <cppInit+0xdc>)
 8005946:	f7fc fae7 	bl	8001f18 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800594a:	2064      	movs	r0, #100	; 0x64
 800594c:	f000 fcba 	bl	80062c4 <HAL_Delay>
 8005950:	e006      	b.n	8005960 <cppInit+0x54>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8005952:	2152      	movs	r1, #82	; 0x52
 8005954:	4824      	ldr	r0, [pc, #144]	; (80059e8 <cppInit+0xdc>)
 8005956:	f7fc fadf 	bl	8001f18 <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800595a:	2064      	movs	r0, #100	; 0x64
 800595c:	f000 fcb2 	bl	80062c4 <HAL_Delay>
	}

	line_sensor.ADCStart();
 8005960:	4822      	ldr	r0, [pc, #136]	; (80059ec <cppInit+0xe0>)
 8005962:	f7fc fc35 	bl	80021d0 <_ZN10LineSensor8ADCStartEv>
	motor.init();
 8005966:	4822      	ldr	r0, [pc, #136]	; (80059f0 <cppInit+0xe4>)
 8005968:	f7fd f98c 	bl	8002c84 <_ZN5Motor4initEv>
	encoder.init();
 800596c:	4821      	ldr	r0, [pc, #132]	; (80059f4 <cppInit+0xe8>)
 800596e:	f7fb fc25 	bl	80011bc <_ZN7Encoder4initEv>
	imu.init();
 8005972:	4821      	ldr	r0, [pc, #132]	; (80059f8 <cppInit+0xec>)
 8005974:	f7fc f8ca 	bl	8001b0c <_ZN3IMU4initEv>

	line_sensor.calibration();
 8005978:	481c      	ldr	r0, [pc, #112]	; (80059ec <cppInit+0xe0>)
 800597a:	f7fc fd1f 	bl	80023bc <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 800597e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005982:	f000 fc9f 	bl	80062c4 <HAL_Delay>

	led.fullColor('M');
 8005986:	214d      	movs	r1, #77	; 0x4d
 8005988:	4817      	ldr	r0, [pc, #92]	; (80059e8 <cppInit+0xdc>)
 800598a:	f7fc fac5 	bl	8001f18 <_ZN3LED9fullColorEc>
	imu.calibration();
 800598e:	481a      	ldr	r0, [pc, #104]	; (80059f8 <cppInit+0xec>)
 8005990:	f7fc f94c 	bl	8001c2c <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	line_trace.setGain(0.0005, 0.000002, 0);
 8005994:	ed9f 1a19 	vldr	s2, [pc, #100]	; 80059fc <cppInit+0xf0>
 8005998:	eddf 0a19 	vldr	s1, [pc, #100]	; 8005a00 <cppInit+0xf4>
 800599c:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8005a04 <cppInit+0xf8>
 80059a0:	4819      	ldr	r0, [pc, #100]	; (8005a08 <cppInit+0xfc>)
 80059a2:	f7fc ffd1 	bl	8002948 <_ZN9LineTrace7setGainEfff>

	//velocity_ctrl.setVelocityGain(1.5, 0, 20);
	velocity_ctrl.setVelocityGain(0, 0, 0);
 80059a6:	ed9f 1a15 	vldr	s2, [pc, #84]	; 80059fc <cppInit+0xf0>
 80059aa:	eddf 0a14 	vldr	s1, [pc, #80]	; 80059fc <cppInit+0xf0>
 80059ae:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80059fc <cppInit+0xf0>
 80059b2:	4816      	ldr	r0, [pc, #88]	; (8005a0c <cppInit+0x100>)
 80059b4:	f7fd ff68 	bl	8003888 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setOmegaGain(0.05, 0, 7);
	velocity_ctrl.setOmegaGain(0.0, 0, 0);
 80059b8:	ed9f 1a10 	vldr	s2, [pc, #64]	; 80059fc <cppInit+0xf0>
 80059bc:	eddf 0a0f 	vldr	s1, [pc, #60]	; 80059fc <cppInit+0xf0>
 80059c0:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80059fc <cppInit+0xf0>
 80059c4:	4811      	ldr	r0, [pc, #68]	; (8005a0c <cppInit+0x100>)
 80059c6:	f7fd ff78 	bl	80038ba <_ZN12VelocityCtrl12setOmegaGainEfff>


	encoder.clearDistance();
 80059ca:	480a      	ldr	r0, [pc, #40]	; (80059f4 <cppInit+0xe8>)
 80059cc:	f7fb fce4 	bl	8001398 <_ZN7Encoder13clearDistanceEv>
	odometry.clearPotition();
 80059d0:	480f      	ldr	r0, [pc, #60]	; (8005a10 <cppInit+0x104>)
 80059d2:	f7fd fb65 	bl	80030a0 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 80059d6:	480f      	ldr	r0, [pc, #60]	; (8005a14 <cppInit+0x108>)
 80059d8:	f7fd fbde 	bl	8003198 <_ZN13PathFollowing4initEv>

}
 80059dc:	bf00      	nop
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	20000540 	.word	0x20000540
 80059e4:	20000570 	.word	0x20000570
 80059e8:	2000053c 	.word	0x2000053c
 80059ec:	20000234 	.word	0x20000234
 80059f0:	20000538 	.word	0x20000538
 80059f4:	2001f1a8 	.word	0x2001f1a8
 80059f8:	20000550 	.word	0x20000550
 80059fc:	00000000 	.word	0x00000000
 8005a00:	360637bd 	.word	0x360637bd
 8005a04:	3a03126f 	.word	0x3a03126f
 8005a08:	2001f218 	.word	0x2001f218
 8005a0c:	2001f1d8 	.word	0x2001f1d8
 8005a10:	2001f278 	.word	0x2001f278
 8005a14:	2001f2a8 	.word	0x2001f2a8

08005a18 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	ed2d 8b04 	vpush	{d8-d9}
 8005a1e:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8005a20:	4839      	ldr	r0, [pc, #228]	; (8005b08 <cppFlip1ms+0xf0>)
 8005a22:	f7fc fc33 	bl	800228c <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 8005a26:	4839      	ldr	r0, [pc, #228]	; (8005b0c <cppFlip1ms+0xf4>)
 8005a28:	f7fc f884 	bl	8001b34 <_ZN3IMU12updateValuesEv>
	encoder.updateCnt();
 8005a2c:	4838      	ldr	r0, [pc, #224]	; (8005b10 <cppFlip1ms+0xf8>)
 8005a2e:	f7fb fbe7 	bl	8001200 <_ZN7Encoder9updateCntEv>

	line_trace.flip();
 8005a32:	4838      	ldr	r0, [pc, #224]	; (8005b14 <cppFlip1ms+0xfc>)
 8005a34:	f7fc ffc0 	bl	80029b8 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 8005a38:	4837      	ldr	r0, [pc, #220]	; (8005b18 <cppFlip1ms+0x100>)
 8005a3a:	f7fd ff57 	bl	80038ec <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 8005a3e:	4837      	ldr	r0, [pc, #220]	; (8005b1c <cppFlip1ms+0x104>)
 8005a40:	f7fd faf0 	bl	8003024 <_ZN8Odometry4flipEv>

	motor.motorCtrl();
 8005a44:	4836      	ldr	r0, [pc, #216]	; (8005b20 <cppFlip1ms+0x108>)
 8005a46:	f7fd f92f 	bl	8002ca8 <_ZN5Motor9motorCtrlEv>
	*/

	//  rtY.V_tar = rtParam.kx * rtDW.Add4 + cos(rtDW.Add3) * rtb_Uk1;
	//  rtY.tar = (rtParam.ky * rtDW.Add5 + rtParam.kt * sin(rtDW.Add3)) * rtb_Uk1 + rtb_Diff;

	path_following.setGain(10, 10, 10);
 8005a4a:	ed9f 2b27 	vldr	d2, [pc, #156]	; 8005ae8 <cppFlip1ms+0xd0>
 8005a4e:	ed9f 1b26 	vldr	d1, [pc, #152]	; 8005ae8 <cppFlip1ms+0xd0>
 8005a52:	ed9f 0b25 	vldr	d0, [pc, #148]	; 8005ae8 <cppFlip1ms+0xd0>
 8005a56:	4833      	ldr	r0, [pc, #204]	; (8005b24 <cppFlip1ms+0x10c>)
 8005a58:	f7fd fba8 	bl	80031ac <_ZN13PathFollowing7setGainEddd>
	path_following.setGain(10, 10, 1000);
 8005a5c:	ed9f 2b24 	vldr	d2, [pc, #144]	; 8005af0 <cppFlip1ms+0xd8>
 8005a60:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8005ae8 <cppFlip1ms+0xd0>
 8005a64:	ed9f 0b20 	vldr	d0, [pc, #128]	; 8005ae8 <cppFlip1ms+0xd0>
 8005a68:	482e      	ldr	r0, [pc, #184]	; (8005b24 <cppFlip1ms+0x10c>)
 8005a6a:	f7fd fb9f 	bl	80031ac <_ZN13PathFollowing7setGainEddd>
	path_following.setTargetPath(0, 0, 1);
 8005a6e:	ed9f 2b22 	vldr	d2, [pc, #136]	; 8005af8 <cppFlip1ms+0xe0>
 8005a72:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8005b00 <cppFlip1ms+0xe8>
 8005a76:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005b00 <cppFlip1ms+0xe8>
 8005a7a:	482a      	ldr	r0, [pc, #168]	; (8005b24 <cppFlip1ms+0x10c>)
 8005a7c:	f7fd fbb6 	bl	80031ec <_ZN13PathFollowing13setTargetPathEddd>
	path_following.setCurrentPath(odometry.getX(), odometry.getY(), odometry.getTheta());
 8005a80:	4826      	ldr	r0, [pc, #152]	; (8005b1c <cppFlip1ms+0x104>)
 8005a82:	f7fd fada 	bl	800303a <_ZN8Odometry4getXEv>
 8005a86:	eeb0 8a40 	vmov.f32	s16, s0
 8005a8a:	eef0 8a60 	vmov.f32	s17, s1
 8005a8e:	4823      	ldr	r0, [pc, #140]	; (8005b1c <cppFlip1ms+0x104>)
 8005a90:	f7fd fae4 	bl	800305c <_ZN8Odometry4getYEv>
 8005a94:	eeb0 9a40 	vmov.f32	s18, s0
 8005a98:	eef0 9a60 	vmov.f32	s19, s1
 8005a9c:	481f      	ldr	r0, [pc, #124]	; (8005b1c <cppFlip1ms+0x104>)
 8005a9e:	f7fd faee 	bl	800307e <_ZN8Odometry8getThetaEv>
 8005aa2:	eeb0 7a40 	vmov.f32	s14, s0
 8005aa6:	eef0 7a60 	vmov.f32	s15, s1
 8005aaa:	eeb0 2a47 	vmov.f32	s4, s14
 8005aae:	eef0 2a67 	vmov.f32	s5, s15
 8005ab2:	eeb0 1a49 	vmov.f32	s2, s18
 8005ab6:	eef0 1a69 	vmov.f32	s3, s19
 8005aba:	eeb0 0a48 	vmov.f32	s0, s16
 8005abe:	eef0 0a68 	vmov.f32	s1, s17
 8005ac2:	4818      	ldr	r0, [pc, #96]	; (8005b24 <cppFlip1ms+0x10c>)
 8005ac4:	f7fd fbb2 	bl	800322c <_ZN13PathFollowing14setCurrentPathEddd>
	path_following.flip();
 8005ac8:	4816      	ldr	r0, [pc, #88]	; (8005b24 <cppFlip1ms+0x10c>)
 8005aca:	f7fd fbe9 	bl	80032a0 <_ZN13PathFollowing4flipEv>

	path_following.getTargetVelocitys(mon_v, mon_w);
 8005ace:	4a16      	ldr	r2, [pc, #88]	; (8005b28 <cppFlip1ms+0x110>)
 8005ad0:	4916      	ldr	r1, [pc, #88]	; (8005b2c <cppFlip1ms+0x114>)
 8005ad2:	4814      	ldr	r0, [pc, #80]	; (8005b24 <cppFlip1ms+0x10c>)
 8005ad4:	f7fd fbca 	bl	800326c <_ZN13PathFollowing18getTargetVelocitysERdS0_>


	encoder.clearCnt();
 8005ad8:	480d      	ldr	r0, [pc, #52]	; (8005b10 <cppFlip1ms+0xf8>)
 8005ada:	f7fb fc6d 	bl	80013b8 <_ZN7Encoder8clearCntEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8005ade:	bf00      	nop
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	ecbd 8b04 	vpop	{d8-d9}
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	00000000 	.word	0x00000000
 8005aec:	40240000 	.word	0x40240000
 8005af0:	00000000 	.word	0x00000000
 8005af4:	408f4000 	.word	0x408f4000
 8005af8:	00000000 	.word	0x00000000
 8005afc:	3ff00000 	.word	0x3ff00000
	...
 8005b08:	20000234 	.word	0x20000234
 8005b0c:	20000550 	.word	0x20000550
 8005b10:	2001f1a8 	.word	0x2001f1a8
 8005b14:	2001f218 	.word	0x2001f218
 8005b18:	2001f1d8 	.word	0x2001f1d8
 8005b1c:	2001f278 	.word	0x2001f278
 8005b20:	20000538 	.word	0x20000538
 8005b24:	2001f2a8 	.word	0x2001f2a8
 8005b28:	2001f2c8 	.word	0x2001f2c8
 8005b2c:	2001f2c0 	.word	0x2001f2c0

08005b30 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8005b34:	4802      	ldr	r0, [pc, #8]	; (8005b40 <cppFlip100ns+0x10>)
 8005b36:	f7fc fb5b 	bl	80021f0 <_ZN10LineSensor17storeSensorValuesEv>
}
 8005b3a:	bf00      	nop
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	20000234 	.word	0x20000234

08005b44 <cppFlip10ms>:

void cppFlip10ms(void)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	af00      	add	r7, sp, #0
	logger.storeLog(line_sensor.sensor[7]);
 8005b48:	4b04      	ldr	r3, [pc, #16]	; (8005b5c <cppFlip10ms+0x18>)
 8005b4a:	edd3 7ab7 	vldr	s15, [r3, #732]	; 0x2dc
 8005b4e:	eeb0 0a67 	vmov.f32	s0, s15
 8005b52:	4803      	ldr	r0, [pc, #12]	; (8005b60 <cppFlip10ms+0x1c>)
 8005b54:	f7fc fff6 	bl	8002b44 <_ZN6Logger8storeLogEf>
	//logger.storeDistanceAndTheta(encoder.getDistance(), velocity_ctrl.getCurrentOmega()*DELTA_T);
}
 8005b58:	bf00      	nop
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	20000234 	.word	0x20000234
 8005b60:	20000570 	.word	0x20000570

08005b64 <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	80fb      	strh	r3, [r7, #6]
	side_sensor.updateStatus(gpio_pin);
 8005b6e:	88fb      	ldrh	r3, [r7, #6]
 8005b70:	4619      	mov	r1, r3
 8005b72:	4803      	ldr	r0, [pc, #12]	; (8005b80 <cppExit+0x1c>)
 8005b74:	f7fd fc64 	bl	8003440 <_ZN10SideSensor12updateStatusEt>
}
 8005b78:	bf00      	nop
 8005b7a:	3708      	adds	r7, #8
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	2000052c 	.word	0x2000052c
 8005b84:	00000000 	.word	0x00000000

08005b88 <cppLoop>:

void cppLoop(void)
{
 8005b88:	b590      	push	{r4, r7, lr}
 8005b8a:	b089      	sub	sp, #36	; 0x24
 8005b8c:	af02      	add	r7, sp, #8
	switch(rotary_switch.getValue()){
 8005b8e:	48be      	ldr	r0, [pc, #760]	; (8005e88 <cppLoop+0x300>)
 8005b90:	f7fd fbfc 	bl	800338c <_ZN12RotarySwitch8getValueEv>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b0f      	cmp	r3, #15
 8005b98:	f200 8269 	bhi.w	800606e <cppLoop+0x4e6>
 8005b9c:	a201      	add	r2, pc, #4	; (adr r2, 8005ba4 <cppLoop+0x1c>)
 8005b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba2:	bf00      	nop
 8005ba4:	08005be5 	.word	0x08005be5
 8005ba8:	08005c07 	.word	0x08005c07
 8005bac:	08005c8f 	.word	0x08005c8f
 8005bb0:	08005d3b 	.word	0x08005d3b
 8005bb4:	08005df3 	.word	0x08005df3
 8005bb8:	08005eed 	.word	0x08005eed
 8005bbc:	08005fb7 	.word	0x08005fb7
 8005bc0:	0800606f 	.word	0x0800606f
 8005bc4:	0800606f 	.word	0x0800606f
 8005bc8:	0800606f 	.word	0x0800606f
 8005bcc:	0800606f 	.word	0x0800606f
 8005bd0:	0800606f 	.word	0x0800606f
 8005bd4:	0800606f 	.word	0x0800606f
 8005bd8:	0800606f 	.word	0x0800606f
 8005bdc:	0800606f 	.word	0x0800606f
 8005be0:	0800606f 	.word	0x0800606f

	case 0:
		lcd_clear();
 8005be4:	f7fb fa5c 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8005be8:	2100      	movs	r1, #0
 8005bea:	2000      	movs	r0, #0
 8005bec:	f7fb fa68 	bl	80010c0 <lcd_locate>
		lcd_printf("LCD");
 8005bf0:	48a6      	ldr	r0, [pc, #664]	; (8005e8c <cppLoop+0x304>)
 8005bf2:	f7fb fa8f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8005bf6:	2101      	movs	r1, #1
 8005bf8:	2000      	movs	r0, #0
 8005bfa:	f7fb fa61 	bl	80010c0 <lcd_locate>
		lcd_printf("TEST0");
 8005bfe:	48a4      	ldr	r0, [pc, #656]	; (8005e90 <cppLoop+0x308>)
 8005c00:	f7fb fa88 	bl	8001114 <lcd_printf>
		break;
 8005c04:	e240      	b.n	8006088 <cppLoop+0x500>

	case 1:
		lcd_clear();
 8005c06:	f7fb fa4b 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8005c0a:	2100      	movs	r1, #0
 8005c0c:	2000      	movs	r0, #0
 8005c0e:	f7fb fa57 	bl	80010c0 <lcd_locate>
		lcd_printf("velocity");
 8005c12:	48a0      	ldr	r0, [pc, #640]	; (8005e94 <cppLoop+0x30c>)
 8005c14:	f7fb fa7e 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8005c18:	2101      	movs	r1, #1
 8005c1a:	2000      	movs	r0, #0
 8005c1c:	f7fb fa50 	bl	80010c0 <lcd_locate>
		lcd_printf("test");
 8005c20:	489d      	ldr	r0, [pc, #628]	; (8005e98 <cppLoop+0x310>)
 8005c22:	f7fb fa77 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8005c26:	489d      	ldr	r0, [pc, #628]	; (8005e9c <cppLoop+0x314>)
 8005c28:	f7fc f912 	bl	8001e50 <_ZN8JoyStick8getValueEv>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	bf0c      	ite	eq
 8005c32:	2301      	moveq	r3, #1
 8005c34:	2300      	movne	r3, #0
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	f000 821a 	beq.w	8006072 <cppLoop+0x4ea>
			HAL_Delay(500);
 8005c3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005c42:	f000 fb3f 	bl	80062c4 <HAL_Delay>

			logger.start();
 8005c46:	4896      	ldr	r0, [pc, #600]	; (8005ea0 <cppLoop+0x318>)
 8005c48:	f7fc ffeb 	bl	8002c22 <_ZN6Logger5startEv>
			velocity_ctrl.start();
 8005c4c:	4895      	ldr	r0, [pc, #596]	; (8005ea4 <cppLoop+0x31c>)
 8005c4e:	f7fd fe60 	bl	8003912 <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(0.0, 0.0);
 8005c52:	eddf 0a95 	vldr	s1, [pc, #596]	; 8005ea8 <cppLoop+0x320>
 8005c56:	ed9f 0a94 	vldr	s0, [pc, #592]	; 8005ea8 <cppLoop+0x320>
 8005c5a:	4892      	ldr	r0, [pc, #584]	; (8005ea4 <cppLoop+0x31c>)
 8005c5c:	f7fd fe00 	bl	8003860 <_ZN12VelocityCtrl11setVelocityEff>
			led.LR(1, -1);
 8005c60:	f04f 32ff 	mov.w	r2, #4294967295
 8005c64:	2101      	movs	r1, #1
 8005c66:	4891      	ldr	r0, [pc, #580]	; (8005eac <cppLoop+0x324>)
 8005c68:	f7fc fa12 	bl	8002090 <_ZN3LED2LREaa>

			HAL_Delay(3000);
 8005c6c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8005c70:	f000 fb28 	bl	80062c4 <HAL_Delay>

			velocity_ctrl.stop();
 8005c74:	488b      	ldr	r0, [pc, #556]	; (8005ea4 <cppLoop+0x31c>)
 8005c76:	f7fd fe5b 	bl	8003930 <_ZN12VelocityCtrl4stopEv>
			led.LR(0, -1);
 8005c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c7e:	2100      	movs	r1, #0
 8005c80:	488a      	ldr	r0, [pc, #552]	; (8005eac <cppLoop+0x324>)
 8005c82:	f7fc fa05 	bl	8002090 <_ZN3LED2LREaa>

			logger.stop();
 8005c86:	4886      	ldr	r0, [pc, #536]	; (8005ea0 <cppLoop+0x318>)
 8005c88:	f7fc ffdb 	bl	8002c42 <_ZN6Logger4stopEv>
		}

		break;
 8005c8c:	e1f1      	b.n	8006072 <cppLoop+0x4ea>

	case 2:
		lcd_clear();
 8005c8e:	f7fb fa07 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8005c92:	2100      	movs	r1, #0
 8005c94:	2000      	movs	r0, #0
 8005c96:	f7fb fa13 	bl	80010c0 <lcd_locate>
		lcd_printf("LOG");
 8005c9a:	4885      	ldr	r0, [pc, #532]	; (8005eb0 <cppLoop+0x328>)
 8005c9c:	f7fb fa3a 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8005ca0:	2101      	movs	r1, #1
 8005ca2:	2000      	movs	r0, #0
 8005ca4:	f7fb fa0c 	bl	80010c0 <lcd_locate>
		lcd_printf("SAVE");
 8005ca8:	4882      	ldr	r0, [pc, #520]	; (8005eb4 <cppLoop+0x32c>)
 8005caa:	f7fb fa33 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8005cae:	487b      	ldr	r0, [pc, #492]	; (8005e9c <cppLoop+0x314>)
 8005cb0:	f7fc f8ce 	bl	8001e50 <_ZN8JoyStick8getValueEv>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	bf0c      	ite	eq
 8005cba:	2301      	moveq	r3, #1
 8005cbc:	2300      	movne	r3, #0
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 81d8 	beq.w	8006076 <cppLoop+0x4ee>
			led.LR(-1, 1);
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8005ccc:	4877      	ldr	r0, [pc, #476]	; (8005eac <cppLoop+0x324>)
 8005cce:	f7fc f9df 	bl	8002090 <_ZN3LED2LREaa>

			HAL_Delay(1000);
 8005cd2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005cd6:	f000 faf5 	bl	80062c4 <HAL_Delay>
			float f = 0.123456789123456789123456789;
 8005cda:	4b77      	ldr	r3, [pc, #476]	; (8005eb8 <cppLoop+0x330>)
 8005cdc:	617b      	str	r3, [r7, #20]
			double d = 0.123456789123456789123456789;
 8005cde:	a468      	add	r4, pc, #416	; (adr r4, 8005e80 <cppLoop+0x2f8>)
 8005ce0:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005ce4:	e9c7 3402 	strd	r3, r4, [r7, #8]
			mon_f = f;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	4618      	mov	r0, r3
 8005cec:	f7fa fc44 	bl	8000578 <__aeabi_f2d>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	460c      	mov	r4, r1
 8005cf4:	4a71      	ldr	r2, [pc, #452]	; (8005ebc <cppLoop+0x334>)
 8005cf6:	e9c2 3400 	strd	r3, r4, [r2]
			mon_d = d;
 8005cfa:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005cfe:	4a70      	ldr	r2, [pc, #448]	; (8005ec0 <cppLoop+0x338>)
 8005d00:	e9c2 3400 	strd	r3, r4, [r2]
			sd_write_array_float("type test", "float.txt", 1, &f, OVER_WRITE);
 8005d04:	f107 0214 	add.w	r2, r7, #20
 8005d08:	2300      	movs	r3, #0
 8005d0a:	9300      	str	r3, [sp, #0]
 8005d0c:	4613      	mov	r3, r2
 8005d0e:	2201      	movs	r2, #1
 8005d10:	496c      	ldr	r1, [pc, #432]	; (8005ec4 <cppLoop+0x33c>)
 8005d12:	486d      	ldr	r0, [pc, #436]	; (8005ec8 <cppLoop+0x340>)
 8005d14:	f7fb fc0c 	bl	8001530 <sd_write_array_float>
			sd_write_array_double("type test", "double.txt", 1, &d, OVER_WRITE);
 8005d18:	f107 0208 	add.w	r2, r7, #8
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	4613      	mov	r3, r2
 8005d22:	2201      	movs	r2, #1
 8005d24:	4969      	ldr	r1, [pc, #420]	; (8005ecc <cppLoop+0x344>)
 8005d26:	4868      	ldr	r0, [pc, #416]	; (8005ec8 <cppLoop+0x340>)
 8005d28:	f7fb fc68 	bl	80015fc <sd_write_array_double>

			led.LR(-1, 0);
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f04f 31ff 	mov.w	r1, #4294967295
 8005d32:	485e      	ldr	r0, [pc, #376]	; (8005eac <cppLoop+0x324>)
 8005d34:	f7fc f9ac 	bl	8002090 <_ZN3LED2LREaa>
		}
		break;
 8005d38:	e19d      	b.n	8006076 <cppLoop+0x4ee>

	case 3:
		led.fullColor('C');
 8005d3a:	2143      	movs	r1, #67	; 0x43
 8005d3c:	485b      	ldr	r0, [pc, #364]	; (8005eac <cppLoop+0x324>)
 8005d3e:	f7fc f8eb 	bl	8001f18 <_ZN3LED9fullColorEc>

		lcd_clear();
 8005d42:	f7fb f9ad 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8005d46:	2100      	movs	r1, #0
 8005d48:	2000      	movs	r0, #0
 8005d4a:	f7fb f9b9 	bl	80010c0 <lcd_locate>
		lcd_printf("Line");
 8005d4e:	4860      	ldr	r0, [pc, #384]	; (8005ed0 <cppLoop+0x348>)
 8005d50:	f7fb f9e0 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8005d54:	2101      	movs	r1, #1
 8005d56:	2000      	movs	r0, #0
 8005d58:	f7fb f9b2 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 8005d5c:	485d      	ldr	r0, [pc, #372]	; (8005ed4 <cppLoop+0x34c>)
 8005d5e:	f7fb f9d9 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8005d62:	484e      	ldr	r0, [pc, #312]	; (8005e9c <cppLoop+0x314>)
 8005d64:	f7fc f874 	bl	8001e50 <_ZN8JoyStick8getValueEv>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b02      	cmp	r3, #2
 8005d6c:	bf0c      	ite	eq
 8005d6e:	2301      	moveq	r3, #1
 8005d70:	2300      	movne	r3, #0
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f000 8180 	beq.w	800607a <cppLoop+0x4f2>
			led.LR(-1, 1);
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f04f 31ff 	mov.w	r1, #4294967295
 8005d80:	484a      	ldr	r0, [pc, #296]	; (8005eac <cppLoop+0x324>)
 8005d82:	f7fc f985 	bl	8002090 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8005d86:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005d8a:	f000 fa9b 	bl	80062c4 <HAL_Delay>

			logger.start();
 8005d8e:	4844      	ldr	r0, [pc, #272]	; (8005ea0 <cppLoop+0x318>)
 8005d90:	f7fc ff47 	bl	8002c22 <_ZN6Logger5startEv>
			line_trace.setNormalRatio(0.1);
 8005d94:	ed9f 0a50 	vldr	s0, [pc, #320]	; 8005ed8 <cppLoop+0x350>
 8005d98:	4850      	ldr	r0, [pc, #320]	; (8005edc <cppLoop+0x354>)
 8005d9a:	f7fc fdee 	bl	800297a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8005d9e:	484f      	ldr	r0, [pc, #316]	; (8005edc <cppLoop+0x354>)
 8005da0:	f7fc fe42 	bl	8002a28 <_ZN9LineTrace5startEv>

			HAL_Delay(5000);
 8005da4:	f241 3088 	movw	r0, #5000	; 0x1388
 8005da8:	f000 fa8c 	bl	80062c4 <HAL_Delay>

			logger.stop();
 8005dac:	483c      	ldr	r0, [pc, #240]	; (8005ea0 <cppLoop+0x318>)
 8005dae:	f7fc ff48 	bl	8002c42 <_ZN6Logger4stopEv>
			line_trace.setNormalRatio(0.1);
 8005db2:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8005ed8 <cppLoop+0x350>
 8005db6:	4849      	ldr	r0, [pc, #292]	; (8005edc <cppLoop+0x354>)
 8005db8:	f7fc fddf 	bl	800297a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.stop();
 8005dbc:	4847      	ldr	r0, [pc, #284]	; (8005edc <cppLoop+0x354>)
 8005dbe:	f7fc fe43 	bl	8002a48 <_ZN9LineTrace4stopEv>

			led.LR(1, -1);
 8005dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8005dc6:	2101      	movs	r1, #1
 8005dc8:	4838      	ldr	r0, [pc, #224]	; (8005eac <cppLoop+0x324>)
 8005dca:	f7fc f961 	bl	8002090 <_ZN3LED2LREaa>
			logger.saveLogs("line_sensors", "sensor7.csv");
 8005dce:	4a44      	ldr	r2, [pc, #272]	; (8005ee0 <cppLoop+0x358>)
 8005dd0:	4944      	ldr	r1, [pc, #272]	; (8005ee4 <cppLoop+0x35c>)
 8005dd2:	4833      	ldr	r0, [pc, #204]	; (8005ea0 <cppLoop+0x318>)
 8005dd4:	f7fc feee 	bl	8002bb4 <_ZN6Logger8saveLogsEPKcS1_>
			led.LR(0, -1);
 8005dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8005ddc:	2100      	movs	r1, #0
 8005dde:	4833      	ldr	r0, [pc, #204]	; (8005eac <cppLoop+0x324>)
 8005de0:	f7fc f956 	bl	8002090 <_ZN3LED2LREaa>

			led.LR(-1, 0);
 8005de4:	2200      	movs	r2, #0
 8005de6:	f04f 31ff 	mov.w	r1, #4294967295
 8005dea:	4830      	ldr	r0, [pc, #192]	; (8005eac <cppLoop+0x324>)
 8005dec:	f7fc f950 	bl	8002090 <_ZN3LED2LREaa>
		}

		break;
 8005df0:	e143      	b.n	800607a <cppLoop+0x4f2>

	case 4:
		led.fullColor('M');
 8005df2:	214d      	movs	r1, #77	; 0x4d
 8005df4:	482d      	ldr	r0, [pc, #180]	; (8005eac <cppLoop+0x324>)
 8005df6:	f7fc f88f 	bl	8001f18 <_ZN3LED9fullColorEc>

		lcd_clear();
 8005dfa:	f7fb f951 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8005dfe:	2100      	movs	r1, #0
 8005e00:	2000      	movs	r0, #0
 8005e02:	f7fb f95d 	bl	80010c0 <lcd_locate>
		lcd_printf("Steering");
 8005e06:	4838      	ldr	r0, [pc, #224]	; (8005ee8 <cppLoop+0x360>)
 8005e08:	f7fb f984 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8005e0c:	2101      	movs	r1, #1
 8005e0e:	2000      	movs	r0, #0
 8005e10:	f7fb f956 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 8005e14:	482f      	ldr	r0, [pc, #188]	; (8005ed4 <cppLoop+0x34c>)
 8005e16:	f7fb f97d 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8005e1a:	4820      	ldr	r0, [pc, #128]	; (8005e9c <cppLoop+0x314>)
 8005e1c:	f7fc f818 	bl	8001e50 <_ZN8JoyStick8getValueEv>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	bf0c      	ite	eq
 8005e26:	2301      	moveq	r3, #1
 8005e28:	2300      	movne	r3, #0
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f000 8126 	beq.w	800607e <cppLoop+0x4f6>
			led.LR(-1, 1);
 8005e32:	2201      	movs	r2, #1
 8005e34:	f04f 31ff 	mov.w	r1, #4294967295
 8005e38:	481c      	ldr	r0, [pc, #112]	; (8005eac <cppLoop+0x324>)
 8005e3a:	f7fc f929 	bl	8002090 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8005e3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005e42:	f000 fa3f 	bl	80062c4 <HAL_Delay>

			line_trace.setTargetVelocity(0.1);
 8005e46:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8005ed8 <cppLoop+0x350>
 8005e4a:	4824      	ldr	r0, [pc, #144]	; (8005edc <cppLoop+0x354>)
 8005e4c:	f7fc fda4 	bl	8002998 <_ZN9LineTrace17setTargetVelocityEf>
			velocity_ctrl.start();
 8005e50:	4814      	ldr	r0, [pc, #80]	; (8005ea4 <cppLoop+0x31c>)
 8005e52:	f7fd fd5e 	bl	8003912 <_ZN12VelocityCtrl5startEv>
			line_trace.start();
 8005e56:	4821      	ldr	r0, [pc, #132]	; (8005edc <cppLoop+0x354>)
 8005e58:	f7fc fde6 	bl	8002a28 <_ZN9LineTrace5startEv>

			HAL_Delay(10000);
 8005e5c:	f242 7010 	movw	r0, #10000	; 0x2710
 8005e60:	f000 fa30 	bl	80062c4 <HAL_Delay>

			line_trace.stop();
 8005e64:	481d      	ldr	r0, [pc, #116]	; (8005edc <cppLoop+0x354>)
 8005e66:	f7fc fdef 	bl	8002a48 <_ZN9LineTrace4stopEv>
			velocity_ctrl.stop();
 8005e6a:	480e      	ldr	r0, [pc, #56]	; (8005ea4 <cppLoop+0x31c>)
 8005e6c:	f7fd fd60 	bl	8003930 <_ZN12VelocityCtrl4stopEv>


			led.LR(-1, 0);
 8005e70:	2200      	movs	r2, #0
 8005e72:	f04f 31ff 	mov.w	r1, #4294967295
 8005e76:	480d      	ldr	r0, [pc, #52]	; (8005eac <cppLoop+0x324>)
 8005e78:	f7fc f90a 	bl	8002090 <_ZN3LED2LREaa>
		}
		break;
 8005e7c:	e0ff      	b.n	800607e <cppLoop+0x4f6>
 8005e7e:	bf00      	nop
 8005e80:	37c1215e 	.word	0x37c1215e
 8005e84:	3fbf9add 	.word	0x3fbf9add
 8005e88:	20000534 	.word	0x20000534
 8005e8c:	08017a44 	.word	0x08017a44
 8005e90:	08017a48 	.word	0x08017a48
 8005e94:	08017a50 	.word	0x08017a50
 8005e98:	08017a5c 	.word	0x08017a5c
 8005e9c:	20000530 	.word	0x20000530
 8005ea0:	20000570 	.word	0x20000570
 8005ea4:	2001f1d8 	.word	0x2001f1d8
 8005ea8:	00000000 	.word	0x00000000
 8005eac:	2000053c 	.word	0x2000053c
 8005eb0:	08017a64 	.word	0x08017a64
 8005eb4:	08017a68 	.word	0x08017a68
 8005eb8:	3dfcd6ea 	.word	0x3dfcd6ea
 8005ebc:	2001f2b0 	.word	0x2001f2b0
 8005ec0:	2001f2b8 	.word	0x2001f2b8
 8005ec4:	08017a70 	.word	0x08017a70
 8005ec8:	08017a7c 	.word	0x08017a7c
 8005ecc:	08017a88 	.word	0x08017a88
 8005ed0:	08017a94 	.word	0x08017a94
 8005ed4:	08017a9c 	.word	0x08017a9c
 8005ed8:	3dcccccd 	.word	0x3dcccccd
 8005edc:	2001f218 	.word	0x2001f218
 8005ee0:	08017aa4 	.word	0x08017aa4
 8005ee4:	08017ab0 	.word	0x08017ab0
 8005ee8:	08017ac0 	.word	0x08017ac0

	case 5:
		led.fullColor('Y');
 8005eec:	2159      	movs	r1, #89	; 0x59
 8005eee:	486a      	ldr	r0, [pc, #424]	; (8006098 <cppLoop+0x510>)
 8005ef0:	f7fc f812 	bl	8001f18 <_ZN3LED9fullColorEc>

		lcd_clear();
 8005ef4:	f7fb f8d4 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8005ef8:	2100      	movs	r1, #0
 8005efa:	2000      	movs	r0, #0
 8005efc:	f7fb f8e0 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 8005f00:	4866      	ldr	r0, [pc, #408]	; (800609c <cppLoop+0x514>)
 8005f02:	f7fb f907 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8005f06:	2101      	movs	r1, #1
 8005f08:	2000      	movs	r0, #0
 8005f0a:	f7fb f8d9 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 8005f0e:	4864      	ldr	r0, [pc, #400]	; (80060a0 <cppLoop+0x518>)
 8005f10:	f7fb f900 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8005f14:	4863      	ldr	r0, [pc, #396]	; (80060a4 <cppLoop+0x51c>)
 8005f16:	f7fb ff9b 	bl	8001e50 <_ZN8JoyStick8getValueEv>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b02      	cmp	r3, #2
 8005f1e:	bf0c      	ite	eq
 8005f20:	2301      	moveq	r3, #1
 8005f22:	2300      	movne	r3, #0
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	f000 80ab 	beq.w	8006082 <cppLoop+0x4fa>
			led.LR(-1, 1);
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f04f 31ff 	mov.w	r1, #4294967295
 8005f32:	4859      	ldr	r0, [pc, #356]	; (8006098 <cppLoop+0x510>)
 8005f34:	f7fc f8ac 	bl	8002090 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8005f38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005f3c:	f000 f9c2 	bl	80062c4 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 8005f40:	ed9f 0a59 	vldr	s0, [pc, #356]	; 80060a8 <cppLoop+0x520>
 8005f44:	4859      	ldr	r0, [pc, #356]	; (80060ac <cppLoop+0x524>)
 8005f46:	f7fc fd18 	bl	800297a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8005f4a:	4858      	ldr	r0, [pc, #352]	; (80060ac <cppLoop+0x524>)
 8005f4c:	f7fc fd6c 	bl	8002a28 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8005f50:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005f54:	f000 f9b6 	bl	80062c4 <HAL_Delay>

			led.fullColor('R');
 8005f58:	2152      	movs	r1, #82	; 0x52
 8005f5a:	484f      	ldr	r0, [pc, #316]	; (8006098 <cppLoop+0x510>)
 8005f5c:	f7fb ffdc 	bl	8001f18 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 8005f60:	4853      	ldr	r0, [pc, #332]	; (80060b0 <cppLoop+0x528>)
 8005f62:	f7fb fa53 	bl	800140c <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 8005f66:	4852      	ldr	r0, [pc, #328]	; (80060b0 <cppLoop+0x528>)
 8005f68:	f7fb fa16 	bl	8001398 <_ZN7Encoder13clearDistanceEv>

			HAL_Delay(10000);
 8005f6c:	f242 7010 	movw	r0, #10000	; 0x2710
 8005f70:	f000 f9a8 	bl	80062c4 <HAL_Delay>

			line_trace.stop();
 8005f74:	484d      	ldr	r0, [pc, #308]	; (80060ac <cppLoop+0x524>)
 8005f76:	f7fc fd67 	bl	8002a48 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 8005f7a:	494e      	ldr	r1, [pc, #312]	; (80060b4 <cppLoop+0x52c>)
 8005f7c:	484e      	ldr	r0, [pc, #312]	; (80060b8 <cppLoop+0x530>)
 8005f7e:	f7fb fa63 	bl	8001448 <user_fopen>
			float d = encoder.getDistance();
 8005f82:	484b      	ldr	r0, [pc, #300]	; (80060b0 <cppLoop+0x528>)
 8005f84:	f7fb f9f7 	bl	8001376 <_ZN7Encoder11getDistanceEv>
 8005f88:	ec54 3b10 	vmov	r3, r4, d0
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	4621      	mov	r1, r4
 8005f90:	f7fa fe42 	bl	8000c18 <__aeabi_d2f>
 8005f94:	4603      	mov	r3, r0
 8005f96:	607b      	str	r3, [r7, #4]
			sd_write(1, &d, ADD_WRITE);
 8005f98:	1d3b      	adds	r3, r7, #4
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	2001      	movs	r0, #1
 8005fa0:	f7fb fa74 	bl	800148c <sd_write>
			user_fclose();
 8005fa4:	f7fb fa62 	bl	800146c <user_fclose>

			led.LR(-1, 0);
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f04f 31ff 	mov.w	r1, #4294967295
 8005fae:	483a      	ldr	r0, [pc, #232]	; (8006098 <cppLoop+0x510>)
 8005fb0:	f7fc f86e 	bl	8002090 <_ZN3LED2LREaa>
		}

		break;
 8005fb4:	e065      	b.n	8006082 <cppLoop+0x4fa>

	case 6:
		led.fullColor('C');
 8005fb6:	2143      	movs	r1, #67	; 0x43
 8005fb8:	4837      	ldr	r0, [pc, #220]	; (8006098 <cppLoop+0x510>)
 8005fba:	f7fb ffad 	bl	8001f18 <_ZN3LED9fullColorEc>

		lcd_clear();
 8005fbe:	f7fb f86f 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8005fc2:	2100      	movs	r1, #0
 8005fc4:	2000      	movs	r0, #0
 8005fc6:	f7fb f87b 	bl	80010c0 <lcd_locate>
		lcd_printf("Position");
 8005fca:	483c      	ldr	r0, [pc, #240]	; (80060bc <cppLoop+0x534>)
 8005fcc:	f7fb f8a2 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8005fd0:	2101      	movs	r1, #1
 8005fd2:	2000      	movs	r0, #0
 8005fd4:	f7fb f874 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8005fd8:	4839      	ldr	r0, [pc, #228]	; (80060c0 <cppLoop+0x538>)
 8005fda:	f7fb f89b 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8005fde:	4831      	ldr	r0, [pc, #196]	; (80060a4 <cppLoop+0x51c>)
 8005fe0:	f7fb ff36 	bl	8001e50 <_ZN8JoyStick8getValueEv>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	2b02      	cmp	r3, #2
 8005fe8:	bf0c      	ite	eq
 8005fea:	2301      	moveq	r3, #1
 8005fec:	2300      	movne	r3, #0
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d048      	beq.n	8006086 <cppLoop+0x4fe>
			HAL_Delay(500);
 8005ff4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005ff8:	f000 f964 	bl	80062c4 <HAL_Delay>
			led.LR(-1, 1);
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f04f 31ff 	mov.w	r1, #4294967295
 8006002:	4825      	ldr	r0, [pc, #148]	; (8006098 <cppLoop+0x510>)
 8006004:	f7fc f844 	bl	8002090 <_ZN3LED2LREaa>

			line_trace.setNormalRatio(0.1);
 8006008:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 80060c4 <cppLoop+0x53c>
 800600c:	4827      	ldr	r0, [pc, #156]	; (80060ac <cppLoop+0x524>)
 800600e:	f7fc fcb4 	bl	800297a <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006012:	4826      	ldr	r0, [pc, #152]	; (80060ac <cppLoop+0x524>)
 8006014:	f7fc fd08 	bl	8002a28 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8006018:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800601c:	f000 f952 	bl	80062c4 <HAL_Delay>

			led.fullColor('R');
 8006020:	2152      	movs	r1, #82	; 0x52
 8006022:	481d      	ldr	r0, [pc, #116]	; (8006098 <cppLoop+0x510>)
 8006024:	f7fb ff78 	bl	8001f18 <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 8006028:	4821      	ldr	r0, [pc, #132]	; (80060b0 <cppLoop+0x528>)
 800602a:	f7fb f9ef 	bl	800140c <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 800602e:	4820      	ldr	r0, [pc, #128]	; (80060b0 <cppLoop+0x528>)
 8006030:	f7fb f9b2 	bl	8001398 <_ZN7Encoder13clearDistanceEv>
			odometry.clearPotition();
 8006034:	4824      	ldr	r0, [pc, #144]	; (80060c8 <cppLoop+0x540>)
 8006036:	f7fd f833 	bl	80030a0 <_ZN8Odometry13clearPotitionEv>
			logger.start();
 800603a:	4824      	ldr	r0, [pc, #144]	; (80060cc <cppLoop+0x544>)
 800603c:	f7fc fdf1 	bl	8002c22 <_ZN6Logger5startEv>

			HAL_Delay(10000);
 8006040:	f242 7010 	movw	r0, #10000	; 0x2710
 8006044:	f000 f93e 	bl	80062c4 <HAL_Delay>

			line_trace.stop();
 8006048:	4818      	ldr	r0, [pc, #96]	; (80060ac <cppLoop+0x524>)
 800604a:	f7fc fcfd 	bl	8002a48 <_ZN9LineTrace4stopEv>
			logger.stop();
 800604e:	481f      	ldr	r0, [pc, #124]	; (80060cc <cppLoop+0x544>)
 8006050:	f7fc fdf7 	bl	8002c42 <_ZN6Logger4stopEv>

			logger.saveDistanceAndTheta("Position", "delta_distance.txt", "delta_theta.txt");
 8006054:	4b1e      	ldr	r3, [pc, #120]	; (80060d0 <cppLoop+0x548>)
 8006056:	4a1f      	ldr	r2, [pc, #124]	; (80060d4 <cppLoop+0x54c>)
 8006058:	4918      	ldr	r1, [pc, #96]	; (80060bc <cppLoop+0x534>)
 800605a:	481c      	ldr	r0, [pc, #112]	; (80060cc <cppLoop+0x544>)
 800605c:	f7fc fdbe 	bl	8002bdc <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>

			led.LR(-1, 0);
 8006060:	2200      	movs	r2, #0
 8006062:	f04f 31ff 	mov.w	r1, #4294967295
 8006066:	480c      	ldr	r0, [pc, #48]	; (8006098 <cppLoop+0x510>)
 8006068:	f7fc f812 	bl	8002090 <_ZN3LED2LREaa>
		}

		break;
 800606c:	e00b      	b.n	8006086 <cppLoop+0x4fe>
	case 15:

		break;

	default:
		break;
 800606e:	bf00      	nop
 8006070:	e00a      	b.n	8006088 <cppLoop+0x500>
		break;
 8006072:	bf00      	nop
 8006074:	e008      	b.n	8006088 <cppLoop+0x500>
		break;
 8006076:	bf00      	nop
 8006078:	e006      	b.n	8006088 <cppLoop+0x500>
		break;
 800607a:	bf00      	nop
 800607c:	e004      	b.n	8006088 <cppLoop+0x500>
		break;
 800607e:	bf00      	nop
 8006080:	e002      	b.n	8006088 <cppLoop+0x500>
		break;
 8006082:	bf00      	nop
 8006084:	e000      	b.n	8006088 <cppLoop+0x500>
		break;
 8006086:	bf00      	nop

	}

	HAL_Delay(10);
 8006088:	200a      	movs	r0, #10
 800608a:	f000 f91b 	bl	80062c4 <HAL_Delay>

}
 800608e:	bf00      	nop
 8006090:	371c      	adds	r7, #28
 8006092:	46bd      	mov	sp, r7
 8006094:	bd90      	pop	{r4, r7, pc}
 8006096:	bf00      	nop
 8006098:	2000053c 	.word	0x2000053c
 800609c:	08017acc 	.word	0x08017acc
 80060a0:	08017ad4 	.word	0x08017ad4
 80060a4:	20000530 	.word	0x20000530
 80060a8:	00000000 	.word	0x00000000
 80060ac:	2001f218 	.word	0x2001f218
 80060b0:	2001f1a8 	.word	0x2001f1a8
 80060b4:	08017ae0 	.word	0x08017ae0
 80060b8:	08017ae8 	.word	0x08017ae8
 80060bc:	08017af4 	.word	0x08017af4
 80060c0:	08017b00 	.word	0x08017b00
 80060c4:	3dcccccd 	.word	0x3dcccccd
 80060c8:	2001f278 	.word	0x2001f278
 80060cc:	20000570 	.word	0x20000570
 80060d0:	08017b08 	.word	0x08017b08
 80060d4:	08017b18 	.word	0x08017b18

080060d8 <_Z41__static_initialization_and_destruction_0ii>:
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d12e      	bne.n	8006146 <_Z41__static_initialization_and_destruction_0ii+0x6e>
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d129      	bne.n	8006146 <_Z41__static_initialization_and_destruction_0ii+0x6e>
LineSensor line_sensor;
 80060f2:	4817      	ldr	r0, [pc, #92]	; (8006150 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80060f4:	f7fc f804 	bl	8002100 <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 80060f8:	4816      	ldr	r0, [pc, #88]	; (8006154 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 80060fa:	f7fd f995 	bl	8003428 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 80060fe:	4816      	ldr	r0, [pc, #88]	; (8006158 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8006100:	f7fb fe9a 	bl	8001e38 <_ZN8JoyStickC1Ev>
Motor motor;
 8006104:	4815      	ldr	r0, [pc, #84]	; (800615c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8006106:	f7fc fdac 	bl	8002c62 <_ZN5MotorC1Ev>
IMU imu;
 800610a:	4815      	ldr	r0, [pc, #84]	; (8006160 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 800610c:	f7fb fcda 	bl	8001ac4 <_ZN3IMUC1Ev>
Logger logger;
 8006110:	4814      	ldr	r0, [pc, #80]	; (8006164 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8006112:	f7fc fcb1 	bl	8002a78 <_ZN6LoggerC1Ev>
Encoder encoder;
 8006116:	4814      	ldr	r0, [pc, #80]	; (8006168 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006118:	f7fb f81c 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 800611c:	4b10      	ldr	r3, [pc, #64]	; (8006160 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 800611e:	4a12      	ldr	r2, [pc, #72]	; (8006168 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8006120:	490e      	ldr	r1, [pc, #56]	; (800615c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8006122:	4812      	ldr	r0, [pc, #72]	; (800616c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8006124:	f7fd f9ea 	bl	80034fc <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl);
 8006128:	4b10      	ldr	r3, [pc, #64]	; (800616c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 800612a:	4a09      	ldr	r2, [pc, #36]	; (8006150 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800612c:	490b      	ldr	r1, [pc, #44]	; (800615c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 800612e:	4810      	ldr	r0, [pc, #64]	; (8006170 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8006130:	f7fc fae0 	bl	80026f4 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrl>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8006134:	4b0d      	ldr	r3, [pc, #52]	; (800616c <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8006136:	4a0a      	ldr	r2, [pc, #40]	; (8006160 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8006138:	490b      	ldr	r1, [pc, #44]	; (8006168 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 800613a:	480e      	ldr	r0, [pc, #56]	; (8006174 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 800613c:	f7fc fe76 	bl	8002e2c <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
PathFollowing path_following;
 8006140:	480d      	ldr	r0, [pc, #52]	; (8006178 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8006142:	f7fc ffcb 	bl	80030dc <_ZN13PathFollowingC1Ev>
}
 8006146:	bf00      	nop
 8006148:	3708      	adds	r7, #8
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	20000234 	.word	0x20000234
 8006154:	2000052c 	.word	0x2000052c
 8006158:	20000530 	.word	0x20000530
 800615c:	20000538 	.word	0x20000538
 8006160:	20000550 	.word	0x20000550
 8006164:	20000570 	.word	0x20000570
 8006168:	2001f1a8 	.word	0x2001f1a8
 800616c:	2001f1d8 	.word	0x2001f1d8
 8006170:	2001f218 	.word	0x2001f218
 8006174:	2001f278 	.word	0x2001f278
 8006178:	2001f2a8 	.word	0x2001f2a8

0800617c <_GLOBAL__sub_I_line_sensor>:
 800617c:	b580      	push	{r7, lr}
 800617e:	af00      	add	r7, sp, #0
 8006180:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006184:	2001      	movs	r0, #1
 8006186:	f7ff ffa7 	bl	80060d8 <_Z41__static_initialization_and_destruction_0ii>
 800618a:	bd80      	pop	{r7, pc}

0800618c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800618c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80061c4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006190:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006192:	e003      	b.n	800619c <LoopCopyDataInit>

08006194 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006194:	4b0c      	ldr	r3, [pc, #48]	; (80061c8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006196:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006198:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800619a:	3104      	adds	r1, #4

0800619c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800619c:	480b      	ldr	r0, [pc, #44]	; (80061cc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800619e:	4b0c      	ldr	r3, [pc, #48]	; (80061d0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80061a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80061a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80061a4:	d3f6      	bcc.n	8006194 <CopyDataInit>
  ldr  r2, =_sbss
 80061a6:	4a0b      	ldr	r2, [pc, #44]	; (80061d4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80061a8:	e002      	b.n	80061b0 <LoopFillZerobss>

080061aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80061aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80061ac:	f842 3b04 	str.w	r3, [r2], #4

080061b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80061b0:	4b09      	ldr	r3, [pc, #36]	; (80061d8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80061b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80061b4:	d3f9      	bcc.n	80061aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80061b6:	f7ff fb59 	bl	800586c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80061ba:	f00c fc8d 	bl	8012ad8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80061be:	f7fd fc93 	bl	8003ae8 <main>
  bx  lr    
 80061c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80061c4:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80061c8:	08018528 	.word	0x08018528
  ldr  r0, =_sdata
 80061cc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80061d0:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80061d4:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 80061d8:	20023eb4 	.word	0x20023eb4

080061dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80061dc:	e7fe      	b.n	80061dc <ADC_IRQHandler>
	...

080061e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80061e4:	4b0e      	ldr	r3, [pc, #56]	; (8006220 <HAL_Init+0x40>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a0d      	ldr	r2, [pc, #52]	; (8006220 <HAL_Init+0x40>)
 80061ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80061ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80061f0:	4b0b      	ldr	r3, [pc, #44]	; (8006220 <HAL_Init+0x40>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a0a      	ldr	r2, [pc, #40]	; (8006220 <HAL_Init+0x40>)
 80061f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80061fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80061fc:	4b08      	ldr	r3, [pc, #32]	; (8006220 <HAL_Init+0x40>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a07      	ldr	r2, [pc, #28]	; (8006220 <HAL_Init+0x40>)
 8006202:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006206:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006208:	2003      	movs	r0, #3
 800620a:	f000 fd51 	bl	8006cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800620e:	2000      	movs	r0, #0
 8006210:	f000 f808 	bl	8006224 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006214:	f7fe fd18 	bl	8004c48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006218:	2300      	movs	r3, #0
}
 800621a:	4618      	mov	r0, r3
 800621c:	bd80      	pop	{r7, pc}
 800621e:	bf00      	nop
 8006220:	40023c00 	.word	0x40023c00

08006224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b082      	sub	sp, #8
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800622c:	4b12      	ldr	r3, [pc, #72]	; (8006278 <HAL_InitTick+0x54>)
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	4b12      	ldr	r3, [pc, #72]	; (800627c <HAL_InitTick+0x58>)
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	4619      	mov	r1, r3
 8006236:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800623a:	fbb3 f3f1 	udiv	r3, r3, r1
 800623e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006242:	4618      	mov	r0, r3
 8006244:	f000 fd69 	bl	8006d1a <HAL_SYSTICK_Config>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d001      	beq.n	8006252 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e00e      	b.n	8006270 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2b0f      	cmp	r3, #15
 8006256:	d80a      	bhi.n	800626e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006258:	2200      	movs	r2, #0
 800625a:	6879      	ldr	r1, [r7, #4]
 800625c:	f04f 30ff 	mov.w	r0, #4294967295
 8006260:	f000 fd31 	bl	8006cc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006264:	4a06      	ldr	r2, [pc, #24]	; (8006280 <HAL_InitTick+0x5c>)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800626a:	2300      	movs	r3, #0
 800626c:	e000      	b.n	8006270 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
}
 8006270:	4618      	mov	r0, r3
 8006272:	3708      	adds	r7, #8
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}
 8006278:	20000000 	.word	0x20000000
 800627c:	20000008 	.word	0x20000008
 8006280:	20000004 	.word	0x20000004

08006284 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006284:	b480      	push	{r7}
 8006286:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006288:	4b06      	ldr	r3, [pc, #24]	; (80062a4 <HAL_IncTick+0x20>)
 800628a:	781b      	ldrb	r3, [r3, #0]
 800628c:	461a      	mov	r2, r3
 800628e:	4b06      	ldr	r3, [pc, #24]	; (80062a8 <HAL_IncTick+0x24>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4413      	add	r3, r2
 8006294:	4a04      	ldr	r2, [pc, #16]	; (80062a8 <HAL_IncTick+0x24>)
 8006296:	6013      	str	r3, [r2, #0]
}
 8006298:	bf00      	nop
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr
 80062a2:	bf00      	nop
 80062a4:	20000008 	.word	0x20000008
 80062a8:	20021e38 	.word	0x20021e38

080062ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80062ac:	b480      	push	{r7}
 80062ae:	af00      	add	r7, sp, #0
  return uwTick;
 80062b0:	4b03      	ldr	r3, [pc, #12]	; (80062c0 <HAL_GetTick+0x14>)
 80062b2:	681b      	ldr	r3, [r3, #0]
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	20021e38 	.word	0x20021e38

080062c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b084      	sub	sp, #16
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80062cc:	f7ff ffee 	bl	80062ac <HAL_GetTick>
 80062d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062dc:	d005      	beq.n	80062ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80062de:	4b09      	ldr	r3, [pc, #36]	; (8006304 <HAL_Delay+0x40>)
 80062e0:	781b      	ldrb	r3, [r3, #0]
 80062e2:	461a      	mov	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	4413      	add	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80062ea:	bf00      	nop
 80062ec:	f7ff ffde 	bl	80062ac <HAL_GetTick>
 80062f0:	4602      	mov	r2, r0
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d8f7      	bhi.n	80062ec <HAL_Delay+0x28>
  {
  }
}
 80062fc:	bf00      	nop
 80062fe:	3710      	adds	r7, #16
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	20000008 	.word	0x20000008

08006308 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006310:	2300      	movs	r3, #0
 8006312:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e033      	b.n	8006386 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006322:	2b00      	cmp	r3, #0
 8006324:	d109      	bne.n	800633a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f7fe fcb6 	bl	8004c98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2200      	movs	r2, #0
 8006330:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800633e:	f003 0310 	and.w	r3, r3, #16
 8006342:	2b00      	cmp	r3, #0
 8006344:	d118      	bne.n	8006378 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800634e:	f023 0302 	bic.w	r3, r3, #2
 8006352:	f043 0202 	orr.w	r2, r3, #2
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 fa5a 	bl	8006814 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636a:	f023 0303 	bic.w	r3, r3, #3
 800636e:	f043 0201 	orr.w	r2, r3, #1
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	641a      	str	r2, [r3, #64]	; 0x40
 8006376:	e001      	b.n	800637c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006384:	7bfb      	ldrb	r3, [r7, #15]
}
 8006386:	4618      	mov	r0, r3
 8006388:	3710      	adds	r7, #16
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
	...

08006390 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b086      	sub	sp, #24
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	60b9      	str	r1, [r7, #8]
 800639a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800639c:	2300      	movs	r3, #0
 800639e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d101      	bne.n	80063ae <HAL_ADC_Start_DMA+0x1e>
 80063aa:	2302      	movs	r3, #2
 80063ac:	e0cc      	b.n	8006548 <HAL_ADC_Start_DMA+0x1b8>
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	f003 0301 	and.w	r3, r3, #1
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d018      	beq.n	80063f6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	689a      	ldr	r2, [r3, #8]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f042 0201 	orr.w	r2, r2, #1
 80063d2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80063d4:	4b5e      	ldr	r3, [pc, #376]	; (8006550 <HAL_ADC_Start_DMA+0x1c0>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a5e      	ldr	r2, [pc, #376]	; (8006554 <HAL_ADC_Start_DMA+0x1c4>)
 80063da:	fba2 2303 	umull	r2, r3, r2, r3
 80063de:	0c9a      	lsrs	r2, r3, #18
 80063e0:	4613      	mov	r3, r2
 80063e2:	005b      	lsls	r3, r3, #1
 80063e4:	4413      	add	r3, r2
 80063e6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80063e8:	e002      	b.n	80063f0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	3b01      	subs	r3, #1
 80063ee:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d1f9      	bne.n	80063ea <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	f003 0301 	and.w	r3, r3, #1
 8006400:	2b01      	cmp	r3, #1
 8006402:	f040 80a0 	bne.w	8006546 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800640e:	f023 0301 	bic.w	r3, r3, #1
 8006412:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006424:	2b00      	cmp	r3, #0
 8006426:	d007      	beq.n	8006438 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800642c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006430:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006440:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006444:	d106      	bne.n	8006454 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800644a:	f023 0206 	bic.w	r2, r3, #6
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	645a      	str	r2, [r3, #68]	; 0x44
 8006452:	e002      	b.n	800645a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006462:	4b3d      	ldr	r3, [pc, #244]	; (8006558 <HAL_ADC_Start_DMA+0x1c8>)
 8006464:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646a:	4a3c      	ldr	r2, [pc, #240]	; (800655c <HAL_ADC_Start_DMA+0x1cc>)
 800646c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006472:	4a3b      	ldr	r2, [pc, #236]	; (8006560 <HAL_ADC_Start_DMA+0x1d0>)
 8006474:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647a:	4a3a      	ldr	r2, [pc, #232]	; (8006564 <HAL_ADC_Start_DMA+0x1d4>)
 800647c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006486:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	685a      	ldr	r2, [r3, #4]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006496:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	689a      	ldr	r2, [r3, #8]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064a6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	334c      	adds	r3, #76	; 0x4c
 80064b2:	4619      	mov	r1, r3
 80064b4:	68ba      	ldr	r2, [r7, #8]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f000 fcea 	bl	8006e90 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	f003 031f 	and.w	r3, r3, #31
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d12a      	bne.n	800651e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a26      	ldr	r2, [pc, #152]	; (8006568 <HAL_ADC_Start_DMA+0x1d8>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d015      	beq.n	80064fe <HAL_ADC_Start_DMA+0x16e>
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a25      	ldr	r2, [pc, #148]	; (800656c <HAL_ADC_Start_DMA+0x1dc>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d105      	bne.n	80064e8 <HAL_ADC_Start_DMA+0x158>
 80064dc:	4b1e      	ldr	r3, [pc, #120]	; (8006558 <HAL_ADC_Start_DMA+0x1c8>)
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	f003 031f 	and.w	r3, r3, #31
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00a      	beq.n	80064fe <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a20      	ldr	r2, [pc, #128]	; (8006570 <HAL_ADC_Start_DMA+0x1e0>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d129      	bne.n	8006546 <HAL_ADC_Start_DMA+0x1b6>
 80064f2:	4b19      	ldr	r3, [pc, #100]	; (8006558 <HAL_ADC_Start_DMA+0x1c8>)
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	f003 031f 	and.w	r3, r3, #31
 80064fa:	2b0f      	cmp	r3, #15
 80064fc:	d823      	bhi.n	8006546 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006508:	2b00      	cmp	r3, #0
 800650a:	d11c      	bne.n	8006546 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	689a      	ldr	r2, [r3, #8]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800651a:	609a      	str	r2, [r3, #8]
 800651c:	e013      	b.n	8006546 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a11      	ldr	r2, [pc, #68]	; (8006568 <HAL_ADC_Start_DMA+0x1d8>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d10e      	bne.n	8006546 <HAL_ADC_Start_DMA+0x1b6>
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006532:	2b00      	cmp	r3, #0
 8006534:	d107      	bne.n	8006546 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	689a      	ldr	r2, [r3, #8]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006544:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8006546:	2300      	movs	r3, #0
}
 8006548:	4618      	mov	r0, r3
 800654a:	3718      	adds	r7, #24
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}
 8006550:	20000000 	.word	0x20000000
 8006554:	431bde83 	.word	0x431bde83
 8006558:	40012300 	.word	0x40012300
 800655c:	08006a0d 	.word	0x08006a0d
 8006560:	08006ac7 	.word	0x08006ac7
 8006564:	08006ae3 	.word	0x08006ae3
 8006568:	40012000 	.word	0x40012000
 800656c:	40012100 	.word	0x40012100
 8006570:	40012200 	.word	0x40012200

08006574 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800659c:	b480      	push	{r7}
 800659e:	b083      	sub	sp, #12
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80065a4:	bf00      	nop
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b085      	sub	sp, #20
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80065ba:	2300      	movs	r3, #0
 80065bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d101      	bne.n	80065cc <HAL_ADC_ConfigChannel+0x1c>
 80065c8:	2302      	movs	r3, #2
 80065ca:	e113      	b.n	80067f4 <HAL_ADC_ConfigChannel+0x244>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2201      	movs	r2, #1
 80065d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2b09      	cmp	r3, #9
 80065da:	d925      	bls.n	8006628 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68d9      	ldr	r1, [r3, #12]
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	b29b      	uxth	r3, r3
 80065e8:	461a      	mov	r2, r3
 80065ea:	4613      	mov	r3, r2
 80065ec:	005b      	lsls	r3, r3, #1
 80065ee:	4413      	add	r3, r2
 80065f0:	3b1e      	subs	r3, #30
 80065f2:	2207      	movs	r2, #7
 80065f4:	fa02 f303 	lsl.w	r3, r2, r3
 80065f8:	43da      	mvns	r2, r3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	400a      	ands	r2, r1
 8006600:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68d9      	ldr	r1, [r3, #12]
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	689a      	ldr	r2, [r3, #8]
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	b29b      	uxth	r3, r3
 8006612:	4618      	mov	r0, r3
 8006614:	4603      	mov	r3, r0
 8006616:	005b      	lsls	r3, r3, #1
 8006618:	4403      	add	r3, r0
 800661a:	3b1e      	subs	r3, #30
 800661c:	409a      	lsls	r2, r3
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	430a      	orrs	r2, r1
 8006624:	60da      	str	r2, [r3, #12]
 8006626:	e022      	b.n	800666e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	6919      	ldr	r1, [r3, #16]
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	b29b      	uxth	r3, r3
 8006634:	461a      	mov	r2, r3
 8006636:	4613      	mov	r3, r2
 8006638:	005b      	lsls	r3, r3, #1
 800663a:	4413      	add	r3, r2
 800663c:	2207      	movs	r2, #7
 800663e:	fa02 f303 	lsl.w	r3, r2, r3
 8006642:	43da      	mvns	r2, r3
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	400a      	ands	r2, r1
 800664a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	6919      	ldr	r1, [r3, #16]
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	689a      	ldr	r2, [r3, #8]
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	b29b      	uxth	r3, r3
 800665c:	4618      	mov	r0, r3
 800665e:	4603      	mov	r3, r0
 8006660:	005b      	lsls	r3, r3, #1
 8006662:	4403      	add	r3, r0
 8006664:	409a      	lsls	r2, r3
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	430a      	orrs	r2, r1
 800666c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	2b06      	cmp	r3, #6
 8006674:	d824      	bhi.n	80066c0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	685a      	ldr	r2, [r3, #4]
 8006680:	4613      	mov	r3, r2
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	4413      	add	r3, r2
 8006686:	3b05      	subs	r3, #5
 8006688:	221f      	movs	r2, #31
 800668a:	fa02 f303 	lsl.w	r3, r2, r3
 800668e:	43da      	mvns	r2, r3
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	400a      	ands	r2, r1
 8006696:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	4618      	mov	r0, r3
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	685a      	ldr	r2, [r3, #4]
 80066aa:	4613      	mov	r3, r2
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	4413      	add	r3, r2
 80066b0:	3b05      	subs	r3, #5
 80066b2:	fa00 f203 	lsl.w	r2, r0, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	430a      	orrs	r2, r1
 80066bc:	635a      	str	r2, [r3, #52]	; 0x34
 80066be:	e04c      	b.n	800675a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	2b0c      	cmp	r3, #12
 80066c6:	d824      	bhi.n	8006712 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	685a      	ldr	r2, [r3, #4]
 80066d2:	4613      	mov	r3, r2
 80066d4:	009b      	lsls	r3, r3, #2
 80066d6:	4413      	add	r3, r2
 80066d8:	3b23      	subs	r3, #35	; 0x23
 80066da:	221f      	movs	r2, #31
 80066dc:	fa02 f303 	lsl.w	r3, r2, r3
 80066e0:	43da      	mvns	r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	400a      	ands	r2, r1
 80066e8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	4618      	mov	r0, r3
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	685a      	ldr	r2, [r3, #4]
 80066fc:	4613      	mov	r3, r2
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	4413      	add	r3, r2
 8006702:	3b23      	subs	r3, #35	; 0x23
 8006704:	fa00 f203 	lsl.w	r2, r0, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	430a      	orrs	r2, r1
 800670e:	631a      	str	r2, [r3, #48]	; 0x30
 8006710:	e023      	b.n	800675a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	685a      	ldr	r2, [r3, #4]
 800671c:	4613      	mov	r3, r2
 800671e:	009b      	lsls	r3, r3, #2
 8006720:	4413      	add	r3, r2
 8006722:	3b41      	subs	r3, #65	; 0x41
 8006724:	221f      	movs	r2, #31
 8006726:	fa02 f303 	lsl.w	r3, r2, r3
 800672a:	43da      	mvns	r2, r3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	400a      	ands	r2, r1
 8006732:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	b29b      	uxth	r3, r3
 8006740:	4618      	mov	r0, r3
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	685a      	ldr	r2, [r3, #4]
 8006746:	4613      	mov	r3, r2
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	4413      	add	r3, r2
 800674c:	3b41      	subs	r3, #65	; 0x41
 800674e:	fa00 f203 	lsl.w	r2, r0, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800675a:	4b29      	ldr	r3, [pc, #164]	; (8006800 <HAL_ADC_ConfigChannel+0x250>)
 800675c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a28      	ldr	r2, [pc, #160]	; (8006804 <HAL_ADC_ConfigChannel+0x254>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d10f      	bne.n	8006788 <HAL_ADC_ConfigChannel+0x1d8>
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2b12      	cmp	r3, #18
 800676e:	d10b      	bne.n	8006788 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a1d      	ldr	r2, [pc, #116]	; (8006804 <HAL_ADC_ConfigChannel+0x254>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d12b      	bne.n	80067ea <HAL_ADC_ConfigChannel+0x23a>
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a1c      	ldr	r2, [pc, #112]	; (8006808 <HAL_ADC_ConfigChannel+0x258>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d003      	beq.n	80067a4 <HAL_ADC_ConfigChannel+0x1f4>
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2b11      	cmp	r3, #17
 80067a2:	d122      	bne.n	80067ea <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a11      	ldr	r2, [pc, #68]	; (8006808 <HAL_ADC_ConfigChannel+0x258>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d111      	bne.n	80067ea <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80067c6:	4b11      	ldr	r3, [pc, #68]	; (800680c <HAL_ADC_ConfigChannel+0x25c>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a11      	ldr	r2, [pc, #68]	; (8006810 <HAL_ADC_ConfigChannel+0x260>)
 80067cc:	fba2 2303 	umull	r2, r3, r2, r3
 80067d0:	0c9a      	lsrs	r2, r3, #18
 80067d2:	4613      	mov	r3, r2
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	4413      	add	r3, r2
 80067d8:	005b      	lsls	r3, r3, #1
 80067da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80067dc:	e002      	b.n	80067e4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	3b01      	subs	r3, #1
 80067e2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d1f9      	bne.n	80067de <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80067f2:	2300      	movs	r3, #0
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3714      	adds	r7, #20
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr
 8006800:	40012300 	.word	0x40012300
 8006804:	40012000 	.word	0x40012000
 8006808:	10000012 	.word	0x10000012
 800680c:	20000000 	.word	0x20000000
 8006810:	431bde83 	.word	0x431bde83

08006814 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006814:	b480      	push	{r7}
 8006816:	b085      	sub	sp, #20
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800681c:	4b79      	ldr	r3, [pc, #484]	; (8006a04 <ADC_Init+0x1f0>)
 800681e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	685a      	ldr	r2, [r3, #4]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	431a      	orrs	r2, r3
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	685a      	ldr	r2, [r3, #4]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006848:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	6859      	ldr	r1, [r3, #4]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	691b      	ldr	r3, [r3, #16]
 8006854:	021a      	lsls	r2, r3, #8
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	430a      	orrs	r2, r1
 800685c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	685a      	ldr	r2, [r3, #4]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800686c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	6859      	ldr	r1, [r3, #4]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	689a      	ldr	r2, [r3, #8]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	430a      	orrs	r2, r1
 800687e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	689a      	ldr	r2, [r3, #8]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800688e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	6899      	ldr	r1, [r3, #8]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	68da      	ldr	r2, [r3, #12]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	430a      	orrs	r2, r1
 80068a0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068a6:	4a58      	ldr	r2, [pc, #352]	; (8006a08 <ADC_Init+0x1f4>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d022      	beq.n	80068f2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	689a      	ldr	r2, [r3, #8]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80068ba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	6899      	ldr	r1, [r3, #8]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	430a      	orrs	r2, r1
 80068cc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	689a      	ldr	r2, [r3, #8]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80068dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	6899      	ldr	r1, [r3, #8]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	430a      	orrs	r2, r1
 80068ee:	609a      	str	r2, [r3, #8]
 80068f0:	e00f      	b.n	8006912 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	689a      	ldr	r2, [r3, #8]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006900:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	689a      	ldr	r2, [r3, #8]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006910:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	689a      	ldr	r2, [r3, #8]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f022 0202 	bic.w	r2, r2, #2
 8006920:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	6899      	ldr	r1, [r3, #8]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	7e1b      	ldrb	r3, [r3, #24]
 800692c:	005a      	lsls	r2, r3, #1
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	430a      	orrs	r2, r1
 8006934:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 3020 	ldrb.w	r3, [r3, #32]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d01b      	beq.n	8006978 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	685a      	ldr	r2, [r3, #4]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800694e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	685a      	ldr	r2, [r3, #4]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800695e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	6859      	ldr	r1, [r3, #4]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800696a:	3b01      	subs	r3, #1
 800696c:	035a      	lsls	r2, r3, #13
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	430a      	orrs	r2, r1
 8006974:	605a      	str	r2, [r3, #4]
 8006976:	e007      	b.n	8006988 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	685a      	ldr	r2, [r3, #4]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006986:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006996:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	69db      	ldr	r3, [r3, #28]
 80069a2:	3b01      	subs	r3, #1
 80069a4:	051a      	lsls	r2, r3, #20
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	430a      	orrs	r2, r1
 80069ac:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	689a      	ldr	r2, [r3, #8]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80069bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	6899      	ldr	r1, [r3, #8]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80069ca:	025a      	lsls	r2, r3, #9
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	430a      	orrs	r2, r1
 80069d2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	689a      	ldr	r2, [r3, #8]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	6899      	ldr	r1, [r3, #8]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	029a      	lsls	r2, r3, #10
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	430a      	orrs	r2, r1
 80069f6:	609a      	str	r2, [r3, #8]
}
 80069f8:	bf00      	nop
 80069fa:	3714      	adds	r7, #20
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr
 8006a04:	40012300 	.word	0x40012300
 8006a08:	0f000001 	.word	0x0f000001

08006a0c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a18:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a1e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d13c      	bne.n	8006aa0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a2a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d12b      	bne.n	8006a98 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d127      	bne.n	8006a98 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a4e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d006      	beq.n	8006a64 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d119      	bne.n	8006a98 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	685a      	ldr	r2, [r3, #4]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f022 0220 	bic.w	r2, r2, #32
 8006a72:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a78:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d105      	bne.n	8006a98 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a90:	f043 0201 	orr.w	r2, r3, #1
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006a98:	68f8      	ldr	r0, [r7, #12]
 8006a9a:	f7ff fd6b 	bl	8006574 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006a9e:	e00e      	b.n	8006abe <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa4:	f003 0310 	and.w	r3, r3, #16
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d003      	beq.n	8006ab4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f7ff fd75 	bl	800659c <HAL_ADC_ErrorCallback>
}
 8006ab2:	e004      	b.n	8006abe <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	4798      	blx	r3
}
 8006abe:	bf00      	nop
 8006ac0:	3710      	adds	r7, #16
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}

08006ac6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006ac6:	b580      	push	{r7, lr}
 8006ac8:	b084      	sub	sp, #16
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ad2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006ad4:	68f8      	ldr	r0, [r7, #12]
 8006ad6:	f7ff fd57 	bl	8006588 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006ada:	bf00      	nop
 8006adc:	3710      	adds	r7, #16
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}

08006ae2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006ae2:	b580      	push	{r7, lr}
 8006ae4:	b084      	sub	sp, #16
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aee:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2240      	movs	r2, #64	; 0x40
 8006af4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006afa:	f043 0204 	orr.w	r2, r3, #4
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006b02:	68f8      	ldr	r0, [r7, #12]
 8006b04:	f7ff fd4a 	bl	800659c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006b08:	bf00      	nop
 8006b0a:	3710      	adds	r7, #16
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <__NVIC_SetPriorityGrouping>:
{
 8006b10:	b480      	push	{r7}
 8006b12:	b085      	sub	sp, #20
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f003 0307 	and.w	r3, r3, #7
 8006b1e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006b20:	4b0c      	ldr	r3, [pc, #48]	; (8006b54 <__NVIC_SetPriorityGrouping+0x44>)
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006b26:	68ba      	ldr	r2, [r7, #8]
 8006b28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006b38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006b3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006b42:	4a04      	ldr	r2, [pc, #16]	; (8006b54 <__NVIC_SetPriorityGrouping+0x44>)
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	60d3      	str	r3, [r2, #12]
}
 8006b48:	bf00      	nop
 8006b4a:	3714      	adds	r7, #20
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr
 8006b54:	e000ed00 	.word	0xe000ed00

08006b58 <__NVIC_GetPriorityGrouping>:
{
 8006b58:	b480      	push	{r7}
 8006b5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b5c:	4b04      	ldr	r3, [pc, #16]	; (8006b70 <__NVIC_GetPriorityGrouping+0x18>)
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	0a1b      	lsrs	r3, r3, #8
 8006b62:	f003 0307 	and.w	r3, r3, #7
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr
 8006b70:	e000ed00 	.word	0xe000ed00

08006b74 <__NVIC_EnableIRQ>:
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	db0b      	blt.n	8006b9e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b86:	79fb      	ldrb	r3, [r7, #7]
 8006b88:	f003 021f 	and.w	r2, r3, #31
 8006b8c:	4907      	ldr	r1, [pc, #28]	; (8006bac <__NVIC_EnableIRQ+0x38>)
 8006b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b92:	095b      	lsrs	r3, r3, #5
 8006b94:	2001      	movs	r0, #1
 8006b96:	fa00 f202 	lsl.w	r2, r0, r2
 8006b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006b9e:	bf00      	nop
 8006ba0:	370c      	adds	r7, #12
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	e000e100 	.word	0xe000e100

08006bb0 <__NVIC_SetPriority>:
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	6039      	str	r1, [r7, #0]
 8006bba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	db0a      	blt.n	8006bda <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	b2da      	uxtb	r2, r3
 8006bc8:	490c      	ldr	r1, [pc, #48]	; (8006bfc <__NVIC_SetPriority+0x4c>)
 8006bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bce:	0112      	lsls	r2, r2, #4
 8006bd0:	b2d2      	uxtb	r2, r2
 8006bd2:	440b      	add	r3, r1
 8006bd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006bd8:	e00a      	b.n	8006bf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	b2da      	uxtb	r2, r3
 8006bde:	4908      	ldr	r1, [pc, #32]	; (8006c00 <__NVIC_SetPriority+0x50>)
 8006be0:	79fb      	ldrb	r3, [r7, #7]
 8006be2:	f003 030f 	and.w	r3, r3, #15
 8006be6:	3b04      	subs	r3, #4
 8006be8:	0112      	lsls	r2, r2, #4
 8006bea:	b2d2      	uxtb	r2, r2
 8006bec:	440b      	add	r3, r1
 8006bee:	761a      	strb	r2, [r3, #24]
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr
 8006bfc:	e000e100 	.word	0xe000e100
 8006c00:	e000ed00 	.word	0xe000ed00

08006c04 <NVIC_EncodePriority>:
{
 8006c04:	b480      	push	{r7}
 8006c06:	b089      	sub	sp, #36	; 0x24
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f003 0307 	and.w	r3, r3, #7
 8006c16:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	f1c3 0307 	rsb	r3, r3, #7
 8006c1e:	2b04      	cmp	r3, #4
 8006c20:	bf28      	it	cs
 8006c22:	2304      	movcs	r3, #4
 8006c24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	3304      	adds	r3, #4
 8006c2a:	2b06      	cmp	r3, #6
 8006c2c:	d902      	bls.n	8006c34 <NVIC_EncodePriority+0x30>
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	3b03      	subs	r3, #3
 8006c32:	e000      	b.n	8006c36 <NVIC_EncodePriority+0x32>
 8006c34:	2300      	movs	r3, #0
 8006c36:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c38:	f04f 32ff 	mov.w	r2, #4294967295
 8006c3c:	69bb      	ldr	r3, [r7, #24]
 8006c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c42:	43da      	mvns	r2, r3
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	401a      	ands	r2, r3
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	fa01 f303 	lsl.w	r3, r1, r3
 8006c56:	43d9      	mvns	r1, r3
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c5c:	4313      	orrs	r3, r2
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3724      	adds	r7, #36	; 0x24
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr
	...

08006c6c <SysTick_Config>:
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b082      	sub	sp, #8
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	3b01      	subs	r3, #1
 8006c78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006c7c:	d301      	bcc.n	8006c82 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e00f      	b.n	8006ca2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006c82:	4a0a      	ldr	r2, [pc, #40]	; (8006cac <SysTick_Config+0x40>)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	3b01      	subs	r3, #1
 8006c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006c8a:	210f      	movs	r1, #15
 8006c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c90:	f7ff ff8e 	bl	8006bb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006c94:	4b05      	ldr	r3, [pc, #20]	; (8006cac <SysTick_Config+0x40>)
 8006c96:	2200      	movs	r2, #0
 8006c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006c9a:	4b04      	ldr	r3, [pc, #16]	; (8006cac <SysTick_Config+0x40>)
 8006c9c:	2207      	movs	r2, #7
 8006c9e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3708      	adds	r7, #8
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	e000e010 	.word	0xe000e010

08006cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f7ff ff29 	bl	8006b10 <__NVIC_SetPriorityGrouping>
}
 8006cbe:	bf00      	nop
 8006cc0:	3708      	adds	r7, #8
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b086      	sub	sp, #24
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	4603      	mov	r3, r0
 8006cce:	60b9      	str	r1, [r7, #8]
 8006cd0:	607a      	str	r2, [r7, #4]
 8006cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006cd8:	f7ff ff3e 	bl	8006b58 <__NVIC_GetPriorityGrouping>
 8006cdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006cde:	687a      	ldr	r2, [r7, #4]
 8006ce0:	68b9      	ldr	r1, [r7, #8]
 8006ce2:	6978      	ldr	r0, [r7, #20]
 8006ce4:	f7ff ff8e 	bl	8006c04 <NVIC_EncodePriority>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cee:	4611      	mov	r1, r2
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7ff ff5d 	bl	8006bb0 <__NVIC_SetPriority>
}
 8006cf6:	bf00      	nop
 8006cf8:	3718      	adds	r7, #24
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}

08006cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b082      	sub	sp, #8
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	4603      	mov	r3, r0
 8006d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f7ff ff31 	bl	8006b74 <__NVIC_EnableIRQ>
}
 8006d12:	bf00      	nop
 8006d14:	3708      	adds	r7, #8
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}

08006d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b082      	sub	sp, #8
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f7ff ffa2 	bl	8006c6c <SysTick_Config>
 8006d28:	4603      	mov	r3, r0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
	...

08006d34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006d40:	f7ff fab4 	bl	80062ac <HAL_GetTick>
 8006d44:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d101      	bne.n	8006d50 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e099      	b.n	8006e84 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2200      	movs	r2, #0
 8006d54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2202      	movs	r2, #2
 8006d5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f022 0201 	bic.w	r2, r2, #1
 8006d6e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d70:	e00f      	b.n	8006d92 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006d72:	f7ff fa9b 	bl	80062ac <HAL_GetTick>
 8006d76:	4602      	mov	r2, r0
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	2b05      	cmp	r3, #5
 8006d7e:	d908      	bls.n	8006d92 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2220      	movs	r2, #32
 8006d84:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2203      	movs	r2, #3
 8006d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e078      	b.n	8006e84 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f003 0301 	and.w	r3, r3, #1
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d1e8      	bne.n	8006d72 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006da8:	697a      	ldr	r2, [r7, #20]
 8006daa:	4b38      	ldr	r3, [pc, #224]	; (8006e8c <HAL_DMA_Init+0x158>)
 8006dac:	4013      	ands	r3, r2
 8006dae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	685a      	ldr	r2, [r3, #4]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006dbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006dca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	699b      	ldr	r3, [r3, #24]
 8006dd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006dd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6a1b      	ldr	r3, [r3, #32]
 8006ddc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006dde:	697a      	ldr	r2, [r7, #20]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de8:	2b04      	cmp	r3, #4
 8006dea:	d107      	bne.n	8006dfc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df4:	4313      	orrs	r3, r2
 8006df6:	697a      	ldr	r2, [r7, #20]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	697a      	ldr	r2, [r7, #20]
 8006e02:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	695b      	ldr	r3, [r3, #20]
 8006e0a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	f023 0307 	bic.w	r3, r3, #7
 8006e12:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e18:	697a      	ldr	r2, [r7, #20]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e22:	2b04      	cmp	r3, #4
 8006e24:	d117      	bne.n	8006e56 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e2a:	697a      	ldr	r2, [r7, #20]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d00e      	beq.n	8006e56 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f000 fa9d 	bl	8007378 <DMA_CheckFifoParam>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d008      	beq.n	8006e56 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2240      	movs	r2, #64	; 0x40
 8006e48:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006e52:	2301      	movs	r3, #1
 8006e54:	e016      	b.n	8006e84 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	697a      	ldr	r2, [r7, #20]
 8006e5c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 fa54 	bl	800730c <DMA_CalcBaseAndBitshift>
 8006e64:	4603      	mov	r3, r0
 8006e66:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e6c:	223f      	movs	r2, #63	; 0x3f
 8006e6e:	409a      	lsls	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006e82:	2300      	movs	r3, #0
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3718      	adds	r7, #24
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	f010803f 	.word	0xf010803f

08006e90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b086      	sub	sp, #24
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	607a      	str	r2, [r7, #4]
 8006e9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ea6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d101      	bne.n	8006eb6 <HAL_DMA_Start_IT+0x26>
 8006eb2:	2302      	movs	r3, #2
 8006eb4:	e040      	b.n	8006f38 <HAL_DMA_Start_IT+0xa8>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d12f      	bne.n	8006f2a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2202      	movs	r2, #2
 8006ece:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	68b9      	ldr	r1, [r7, #8]
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	f000 f9e6 	bl	80072b0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ee8:	223f      	movs	r2, #63	; 0x3f
 8006eea:	409a      	lsls	r2, r3
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f042 0216 	orr.w	r2, r2, #22
 8006efe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d007      	beq.n	8006f18 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f042 0208 	orr.w	r2, r2, #8
 8006f16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f042 0201 	orr.w	r2, r2, #1
 8006f26:	601a      	str	r2, [r3, #0]
 8006f28:	e005      	b.n	8006f36 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006f32:	2302      	movs	r3, #2
 8006f34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006f36:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3718      	adds	r7, #24
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b083      	sub	sp, #12
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d004      	beq.n	8006f5e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2280      	movs	r2, #128	; 0x80
 8006f58:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e00c      	b.n	8006f78 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2205      	movs	r2, #5
 8006f62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f022 0201 	bic.w	r2, r2, #1
 8006f74:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006f76:	2300      	movs	r3, #0
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b086      	sub	sp, #24
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006f90:	4b92      	ldr	r3, [pc, #584]	; (80071dc <HAL_DMA_IRQHandler+0x258>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a92      	ldr	r2, [pc, #584]	; (80071e0 <HAL_DMA_IRQHandler+0x25c>)
 8006f96:	fba2 2303 	umull	r2, r3, r2, r3
 8006f9a:	0a9b      	lsrs	r3, r3, #10
 8006f9c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fa2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fae:	2208      	movs	r2, #8
 8006fb0:	409a      	lsls	r2, r3
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d01a      	beq.n	8006ff0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 0304 	and.w	r3, r3, #4
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d013      	beq.n	8006ff0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f022 0204 	bic.w	r2, r2, #4
 8006fd6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fdc:	2208      	movs	r2, #8
 8006fde:	409a      	lsls	r2, r3
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fe8:	f043 0201 	orr.w	r2, r3, #1
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	409a      	lsls	r2, r3
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d012      	beq.n	8007026 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00b      	beq.n	8007026 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007012:	2201      	movs	r2, #1
 8007014:	409a      	lsls	r2, r3
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800701e:	f043 0202 	orr.w	r2, r3, #2
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800702a:	2204      	movs	r2, #4
 800702c:	409a      	lsls	r2, r3
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	4013      	ands	r3, r2
 8007032:	2b00      	cmp	r3, #0
 8007034:	d012      	beq.n	800705c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f003 0302 	and.w	r3, r3, #2
 8007040:	2b00      	cmp	r3, #0
 8007042:	d00b      	beq.n	800705c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007048:	2204      	movs	r2, #4
 800704a:	409a      	lsls	r2, r3
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007054:	f043 0204 	orr.w	r2, r3, #4
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007060:	2210      	movs	r2, #16
 8007062:	409a      	lsls	r2, r3
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	4013      	ands	r3, r2
 8007068:	2b00      	cmp	r3, #0
 800706a:	d043      	beq.n	80070f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 0308 	and.w	r3, r3, #8
 8007076:	2b00      	cmp	r3, #0
 8007078:	d03c      	beq.n	80070f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800707e:	2210      	movs	r2, #16
 8007080:	409a      	lsls	r2, r3
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007090:	2b00      	cmp	r3, #0
 8007092:	d018      	beq.n	80070c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d108      	bne.n	80070b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d024      	beq.n	80070f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	4798      	blx	r3
 80070b2:	e01f      	b.n	80070f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d01b      	beq.n	80070f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	4798      	blx	r3
 80070c4:	e016      	b.n	80070f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d107      	bne.n	80070e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f022 0208 	bic.w	r2, r2, #8
 80070e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d003      	beq.n	80070f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070f8:	2220      	movs	r2, #32
 80070fa:	409a      	lsls	r2, r3
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	4013      	ands	r3, r2
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 808e 	beq.w	8007222 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 0310 	and.w	r3, r3, #16
 8007110:	2b00      	cmp	r3, #0
 8007112:	f000 8086 	beq.w	8007222 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800711a:	2220      	movs	r2, #32
 800711c:	409a      	lsls	r2, r3
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007128:	b2db      	uxtb	r3, r3
 800712a:	2b05      	cmp	r3, #5
 800712c:	d136      	bne.n	800719c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f022 0216 	bic.w	r2, r2, #22
 800713c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	695a      	ldr	r2, [r3, #20]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800714c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007152:	2b00      	cmp	r3, #0
 8007154:	d103      	bne.n	800715e <HAL_DMA_IRQHandler+0x1da>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800715a:	2b00      	cmp	r3, #0
 800715c:	d007      	beq.n	800716e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f022 0208 	bic.w	r2, r2, #8
 800716c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007172:	223f      	movs	r2, #63	; 0x3f
 8007174:	409a      	lsls	r2, r3
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2200      	movs	r2, #0
 800717e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2201      	movs	r2, #1
 8007186:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800718e:	2b00      	cmp	r3, #0
 8007190:	d07d      	beq.n	800728e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	4798      	blx	r3
        }
        return;
 800719a:	e078      	b.n	800728e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d01c      	beq.n	80071e4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d108      	bne.n	80071ca <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d030      	beq.n	8007222 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	4798      	blx	r3
 80071c8:	e02b      	b.n	8007222 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d027      	beq.n	8007222 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	4798      	blx	r3
 80071da:	e022      	b.n	8007222 <HAL_DMA_IRQHandler+0x29e>
 80071dc:	20000000 	.word	0x20000000
 80071e0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d10f      	bne.n	8007212 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f022 0210 	bic.w	r2, r2, #16
 8007200:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2200      	movs	r2, #0
 8007206:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2201      	movs	r2, #1
 800720e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007216:	2b00      	cmp	r3, #0
 8007218:	d003      	beq.n	8007222 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007226:	2b00      	cmp	r3, #0
 8007228:	d032      	beq.n	8007290 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800722e:	f003 0301 	and.w	r3, r3, #1
 8007232:	2b00      	cmp	r3, #0
 8007234:	d022      	beq.n	800727c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2205      	movs	r2, #5
 800723a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f022 0201 	bic.w	r2, r2, #1
 800724c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	3301      	adds	r3, #1
 8007252:	60bb      	str	r3, [r7, #8]
 8007254:	697a      	ldr	r2, [r7, #20]
 8007256:	429a      	cmp	r2, r3
 8007258:	d307      	bcc.n	800726a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 0301 	and.w	r3, r3, #1
 8007264:	2b00      	cmp	r3, #0
 8007266:	d1f2      	bne.n	800724e <HAL_DMA_IRQHandler+0x2ca>
 8007268:	e000      	b.n	800726c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800726a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007280:	2b00      	cmp	r3, #0
 8007282:	d005      	beq.n	8007290 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	4798      	blx	r3
 800728c:	e000      	b.n	8007290 <HAL_DMA_IRQHandler+0x30c>
        return;
 800728e:	bf00      	nop
    }
  }
}
 8007290:	3718      	adds	r7, #24
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
 8007296:	bf00      	nop

08007298 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	370c      	adds	r7, #12
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr

080072b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b085      	sub	sp, #20
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	60b9      	str	r1, [r7, #8]
 80072ba:	607a      	str	r2, [r7, #4]
 80072bc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80072cc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	683a      	ldr	r2, [r7, #0]
 80072d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	2b40      	cmp	r3, #64	; 0x40
 80072dc:	d108      	bne.n	80072f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68ba      	ldr	r2, [r7, #8]
 80072ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80072ee:	e007      	b.n	8007300 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	60da      	str	r2, [r3, #12]
}
 8007300:	bf00      	nop
 8007302:	3714      	adds	r7, #20
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr

0800730c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800730c:	b480      	push	{r7}
 800730e:	b085      	sub	sp, #20
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	b2db      	uxtb	r3, r3
 800731a:	3b10      	subs	r3, #16
 800731c:	4a14      	ldr	r2, [pc, #80]	; (8007370 <DMA_CalcBaseAndBitshift+0x64>)
 800731e:	fba2 2303 	umull	r2, r3, r2, r3
 8007322:	091b      	lsrs	r3, r3, #4
 8007324:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007326:	4a13      	ldr	r2, [pc, #76]	; (8007374 <DMA_CalcBaseAndBitshift+0x68>)
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	4413      	add	r3, r2
 800732c:	781b      	ldrb	r3, [r3, #0]
 800732e:	461a      	mov	r2, r3
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2b03      	cmp	r3, #3
 8007338:	d909      	bls.n	800734e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007342:	f023 0303 	bic.w	r3, r3, #3
 8007346:	1d1a      	adds	r2, r3, #4
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	659a      	str	r2, [r3, #88]	; 0x58
 800734c:	e007      	b.n	800735e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007356:	f023 0303 	bic.w	r3, r3, #3
 800735a:	687a      	ldr	r2, [r7, #4]
 800735c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007362:	4618      	mov	r0, r3
 8007364:	3714      	adds	r7, #20
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop
 8007370:	aaaaaaab 	.word	0xaaaaaaab
 8007374:	08017b98 	.word	0x08017b98

08007378 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007378:	b480      	push	{r7}
 800737a:	b085      	sub	sp, #20
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007380:	2300      	movs	r3, #0
 8007382:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007388:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	699b      	ldr	r3, [r3, #24]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d11f      	bne.n	80073d2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	2b03      	cmp	r3, #3
 8007396:	d855      	bhi.n	8007444 <DMA_CheckFifoParam+0xcc>
 8007398:	a201      	add	r2, pc, #4	; (adr r2, 80073a0 <DMA_CheckFifoParam+0x28>)
 800739a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800739e:	bf00      	nop
 80073a0:	080073b1 	.word	0x080073b1
 80073a4:	080073c3 	.word	0x080073c3
 80073a8:	080073b1 	.word	0x080073b1
 80073ac:	08007445 	.word	0x08007445
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d045      	beq.n	8007448 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073c0:	e042      	b.n	8007448 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80073ca:	d13f      	bne.n	800744c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80073cc:	2301      	movs	r3, #1
 80073ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073d0:	e03c      	b.n	800744c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	699b      	ldr	r3, [r3, #24]
 80073d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073da:	d121      	bne.n	8007420 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	2b03      	cmp	r3, #3
 80073e0:	d836      	bhi.n	8007450 <DMA_CheckFifoParam+0xd8>
 80073e2:	a201      	add	r2, pc, #4	; (adr r2, 80073e8 <DMA_CheckFifoParam+0x70>)
 80073e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073e8:	080073f9 	.word	0x080073f9
 80073ec:	080073ff 	.word	0x080073ff
 80073f0:	080073f9 	.word	0x080073f9
 80073f4:	08007411 	.word	0x08007411
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	73fb      	strb	r3, [r7, #15]
      break;
 80073fc:	e02f      	b.n	800745e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007402:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007406:	2b00      	cmp	r3, #0
 8007408:	d024      	beq.n	8007454 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800740e:	e021      	b.n	8007454 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007414:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007418:	d11e      	bne.n	8007458 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800741e:	e01b      	b.n	8007458 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	2b02      	cmp	r3, #2
 8007424:	d902      	bls.n	800742c <DMA_CheckFifoParam+0xb4>
 8007426:	2b03      	cmp	r3, #3
 8007428:	d003      	beq.n	8007432 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800742a:	e018      	b.n	800745e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	73fb      	strb	r3, [r7, #15]
      break;
 8007430:	e015      	b.n	800745e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007436:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00e      	beq.n	800745c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	73fb      	strb	r3, [r7, #15]
      break;
 8007442:	e00b      	b.n	800745c <DMA_CheckFifoParam+0xe4>
      break;
 8007444:	bf00      	nop
 8007446:	e00a      	b.n	800745e <DMA_CheckFifoParam+0xe6>
      break;
 8007448:	bf00      	nop
 800744a:	e008      	b.n	800745e <DMA_CheckFifoParam+0xe6>
      break;
 800744c:	bf00      	nop
 800744e:	e006      	b.n	800745e <DMA_CheckFifoParam+0xe6>
      break;
 8007450:	bf00      	nop
 8007452:	e004      	b.n	800745e <DMA_CheckFifoParam+0xe6>
      break;
 8007454:	bf00      	nop
 8007456:	e002      	b.n	800745e <DMA_CheckFifoParam+0xe6>
      break;   
 8007458:	bf00      	nop
 800745a:	e000      	b.n	800745e <DMA_CheckFifoParam+0xe6>
      break;
 800745c:	bf00      	nop
    }
  } 
  
  return status; 
 800745e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007460:	4618      	mov	r0, r3
 8007462:	3714      	adds	r7, #20
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800746c:	b480      	push	{r7}
 800746e:	b089      	sub	sp, #36	; 0x24
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007476:	2300      	movs	r3, #0
 8007478:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800747a:	2300      	movs	r3, #0
 800747c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800747e:	2300      	movs	r3, #0
 8007480:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007482:	2300      	movs	r3, #0
 8007484:	61fb      	str	r3, [r7, #28]
 8007486:	e177      	b.n	8007778 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007488:	2201      	movs	r2, #1
 800748a:	69fb      	ldr	r3, [r7, #28]
 800748c:	fa02 f303 	lsl.w	r3, r2, r3
 8007490:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	697a      	ldr	r2, [r7, #20]
 8007498:	4013      	ands	r3, r2
 800749a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800749c:	693a      	ldr	r2, [r7, #16]
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	f040 8166 	bne.w	8007772 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	d00b      	beq.n	80074c6 <HAL_GPIO_Init+0x5a>
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	2b02      	cmp	r3, #2
 80074b4:	d007      	beq.n	80074c6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80074ba:	2b11      	cmp	r3, #17
 80074bc:	d003      	beq.n	80074c6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	2b12      	cmp	r3, #18
 80074c4:	d130      	bne.n	8007528 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80074cc:	69fb      	ldr	r3, [r7, #28]
 80074ce:	005b      	lsls	r3, r3, #1
 80074d0:	2203      	movs	r2, #3
 80074d2:	fa02 f303 	lsl.w	r3, r2, r3
 80074d6:	43db      	mvns	r3, r3
 80074d8:	69ba      	ldr	r2, [r7, #24]
 80074da:	4013      	ands	r3, r2
 80074dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	68da      	ldr	r2, [r3, #12]
 80074e2:	69fb      	ldr	r3, [r7, #28]
 80074e4:	005b      	lsls	r3, r3, #1
 80074e6:	fa02 f303 	lsl.w	r3, r2, r3
 80074ea:	69ba      	ldr	r2, [r7, #24]
 80074ec:	4313      	orrs	r3, r2
 80074ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	69ba      	ldr	r2, [r7, #24]
 80074f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80074fc:	2201      	movs	r2, #1
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	fa02 f303 	lsl.w	r3, r2, r3
 8007504:	43db      	mvns	r3, r3
 8007506:	69ba      	ldr	r2, [r7, #24]
 8007508:	4013      	ands	r3, r2
 800750a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	091b      	lsrs	r3, r3, #4
 8007512:	f003 0201 	and.w	r2, r3, #1
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	fa02 f303 	lsl.w	r3, r2, r3
 800751c:	69ba      	ldr	r2, [r7, #24]
 800751e:	4313      	orrs	r3, r2
 8007520:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	69ba      	ldr	r2, [r7, #24]
 8007526:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	68db      	ldr	r3, [r3, #12]
 800752c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800752e:	69fb      	ldr	r3, [r7, #28]
 8007530:	005b      	lsls	r3, r3, #1
 8007532:	2203      	movs	r2, #3
 8007534:	fa02 f303 	lsl.w	r3, r2, r3
 8007538:	43db      	mvns	r3, r3
 800753a:	69ba      	ldr	r2, [r7, #24]
 800753c:	4013      	ands	r3, r2
 800753e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	689a      	ldr	r2, [r3, #8]
 8007544:	69fb      	ldr	r3, [r7, #28]
 8007546:	005b      	lsls	r3, r3, #1
 8007548:	fa02 f303 	lsl.w	r3, r2, r3
 800754c:	69ba      	ldr	r2, [r7, #24]
 800754e:	4313      	orrs	r3, r2
 8007550:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	69ba      	ldr	r2, [r7, #24]
 8007556:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	2b02      	cmp	r3, #2
 800755e:	d003      	beq.n	8007568 <HAL_GPIO_Init+0xfc>
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	2b12      	cmp	r3, #18
 8007566:	d123      	bne.n	80075b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	08da      	lsrs	r2, r3, #3
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	3208      	adds	r2, #8
 8007570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007574:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007576:	69fb      	ldr	r3, [r7, #28]
 8007578:	f003 0307 	and.w	r3, r3, #7
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	220f      	movs	r2, #15
 8007580:	fa02 f303 	lsl.w	r3, r2, r3
 8007584:	43db      	mvns	r3, r3
 8007586:	69ba      	ldr	r2, [r7, #24]
 8007588:	4013      	ands	r3, r2
 800758a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	691a      	ldr	r2, [r3, #16]
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	f003 0307 	and.w	r3, r3, #7
 8007596:	009b      	lsls	r3, r3, #2
 8007598:	fa02 f303 	lsl.w	r3, r2, r3
 800759c:	69ba      	ldr	r2, [r7, #24]
 800759e:	4313      	orrs	r3, r2
 80075a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80075a2:	69fb      	ldr	r3, [r7, #28]
 80075a4:	08da      	lsrs	r2, r3, #3
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	3208      	adds	r2, #8
 80075aa:	69b9      	ldr	r1, [r7, #24]
 80075ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	005b      	lsls	r3, r3, #1
 80075ba:	2203      	movs	r2, #3
 80075bc:	fa02 f303 	lsl.w	r3, r2, r3
 80075c0:	43db      	mvns	r3, r3
 80075c2:	69ba      	ldr	r2, [r7, #24]
 80075c4:	4013      	ands	r3, r2
 80075c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	f003 0203 	and.w	r2, r3, #3
 80075d0:	69fb      	ldr	r3, [r7, #28]
 80075d2:	005b      	lsls	r3, r3, #1
 80075d4:	fa02 f303 	lsl.w	r3, r2, r3
 80075d8:	69ba      	ldr	r2, [r7, #24]
 80075da:	4313      	orrs	r3, r2
 80075dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	69ba      	ldr	r2, [r7, #24]
 80075e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80075e4:	683b      	ldr	r3, [r7, #0]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	f000 80c0 	beq.w	8007772 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80075f2:	2300      	movs	r3, #0
 80075f4:	60fb      	str	r3, [r7, #12]
 80075f6:	4b65      	ldr	r3, [pc, #404]	; (800778c <HAL_GPIO_Init+0x320>)
 80075f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075fa:	4a64      	ldr	r2, [pc, #400]	; (800778c <HAL_GPIO_Init+0x320>)
 80075fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007600:	6453      	str	r3, [r2, #68]	; 0x44
 8007602:	4b62      	ldr	r3, [pc, #392]	; (800778c <HAL_GPIO_Init+0x320>)
 8007604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007606:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800760a:	60fb      	str	r3, [r7, #12]
 800760c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800760e:	4a60      	ldr	r2, [pc, #384]	; (8007790 <HAL_GPIO_Init+0x324>)
 8007610:	69fb      	ldr	r3, [r7, #28]
 8007612:	089b      	lsrs	r3, r3, #2
 8007614:	3302      	adds	r3, #2
 8007616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800761a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800761c:	69fb      	ldr	r3, [r7, #28]
 800761e:	f003 0303 	and.w	r3, r3, #3
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	220f      	movs	r2, #15
 8007626:	fa02 f303 	lsl.w	r3, r2, r3
 800762a:	43db      	mvns	r3, r3
 800762c:	69ba      	ldr	r2, [r7, #24]
 800762e:	4013      	ands	r3, r2
 8007630:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	4a57      	ldr	r2, [pc, #348]	; (8007794 <HAL_GPIO_Init+0x328>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d037      	beq.n	80076aa <HAL_GPIO_Init+0x23e>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	4a56      	ldr	r2, [pc, #344]	; (8007798 <HAL_GPIO_Init+0x32c>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d031      	beq.n	80076a6 <HAL_GPIO_Init+0x23a>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	4a55      	ldr	r2, [pc, #340]	; (800779c <HAL_GPIO_Init+0x330>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d02b      	beq.n	80076a2 <HAL_GPIO_Init+0x236>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	4a54      	ldr	r2, [pc, #336]	; (80077a0 <HAL_GPIO_Init+0x334>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d025      	beq.n	800769e <HAL_GPIO_Init+0x232>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	4a53      	ldr	r2, [pc, #332]	; (80077a4 <HAL_GPIO_Init+0x338>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d01f      	beq.n	800769a <HAL_GPIO_Init+0x22e>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	4a52      	ldr	r2, [pc, #328]	; (80077a8 <HAL_GPIO_Init+0x33c>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d019      	beq.n	8007696 <HAL_GPIO_Init+0x22a>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	4a51      	ldr	r2, [pc, #324]	; (80077ac <HAL_GPIO_Init+0x340>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d013      	beq.n	8007692 <HAL_GPIO_Init+0x226>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	4a50      	ldr	r2, [pc, #320]	; (80077b0 <HAL_GPIO_Init+0x344>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d00d      	beq.n	800768e <HAL_GPIO_Init+0x222>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	4a4f      	ldr	r2, [pc, #316]	; (80077b4 <HAL_GPIO_Init+0x348>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d007      	beq.n	800768a <HAL_GPIO_Init+0x21e>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	4a4e      	ldr	r2, [pc, #312]	; (80077b8 <HAL_GPIO_Init+0x34c>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d101      	bne.n	8007686 <HAL_GPIO_Init+0x21a>
 8007682:	2309      	movs	r3, #9
 8007684:	e012      	b.n	80076ac <HAL_GPIO_Init+0x240>
 8007686:	230a      	movs	r3, #10
 8007688:	e010      	b.n	80076ac <HAL_GPIO_Init+0x240>
 800768a:	2308      	movs	r3, #8
 800768c:	e00e      	b.n	80076ac <HAL_GPIO_Init+0x240>
 800768e:	2307      	movs	r3, #7
 8007690:	e00c      	b.n	80076ac <HAL_GPIO_Init+0x240>
 8007692:	2306      	movs	r3, #6
 8007694:	e00a      	b.n	80076ac <HAL_GPIO_Init+0x240>
 8007696:	2305      	movs	r3, #5
 8007698:	e008      	b.n	80076ac <HAL_GPIO_Init+0x240>
 800769a:	2304      	movs	r3, #4
 800769c:	e006      	b.n	80076ac <HAL_GPIO_Init+0x240>
 800769e:	2303      	movs	r3, #3
 80076a0:	e004      	b.n	80076ac <HAL_GPIO_Init+0x240>
 80076a2:	2302      	movs	r3, #2
 80076a4:	e002      	b.n	80076ac <HAL_GPIO_Init+0x240>
 80076a6:	2301      	movs	r3, #1
 80076a8:	e000      	b.n	80076ac <HAL_GPIO_Init+0x240>
 80076aa:	2300      	movs	r3, #0
 80076ac:	69fa      	ldr	r2, [r7, #28]
 80076ae:	f002 0203 	and.w	r2, r2, #3
 80076b2:	0092      	lsls	r2, r2, #2
 80076b4:	4093      	lsls	r3, r2
 80076b6:	69ba      	ldr	r2, [r7, #24]
 80076b8:	4313      	orrs	r3, r2
 80076ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80076bc:	4934      	ldr	r1, [pc, #208]	; (8007790 <HAL_GPIO_Init+0x324>)
 80076be:	69fb      	ldr	r3, [r7, #28]
 80076c0:	089b      	lsrs	r3, r3, #2
 80076c2:	3302      	adds	r3, #2
 80076c4:	69ba      	ldr	r2, [r7, #24]
 80076c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80076ca:	4b3c      	ldr	r3, [pc, #240]	; (80077bc <HAL_GPIO_Init+0x350>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	43db      	mvns	r3, r3
 80076d4:	69ba      	ldr	r2, [r7, #24]
 80076d6:	4013      	ands	r3, r2
 80076d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d003      	beq.n	80076ee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80076e6:	69ba      	ldr	r2, [r7, #24]
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80076ee:	4a33      	ldr	r2, [pc, #204]	; (80077bc <HAL_GPIO_Init+0x350>)
 80076f0:	69bb      	ldr	r3, [r7, #24]
 80076f2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80076f4:	4b31      	ldr	r3, [pc, #196]	; (80077bc <HAL_GPIO_Init+0x350>)
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	43db      	mvns	r3, r3
 80076fe:	69ba      	ldr	r2, [r7, #24]
 8007700:	4013      	ands	r3, r2
 8007702:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800770c:	2b00      	cmp	r3, #0
 800770e:	d003      	beq.n	8007718 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007710:	69ba      	ldr	r2, [r7, #24]
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	4313      	orrs	r3, r2
 8007716:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007718:	4a28      	ldr	r2, [pc, #160]	; (80077bc <HAL_GPIO_Init+0x350>)
 800771a:	69bb      	ldr	r3, [r7, #24]
 800771c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800771e:	4b27      	ldr	r3, [pc, #156]	; (80077bc <HAL_GPIO_Init+0x350>)
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	43db      	mvns	r3, r3
 8007728:	69ba      	ldr	r2, [r7, #24]
 800772a:	4013      	ands	r3, r2
 800772c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007736:	2b00      	cmp	r3, #0
 8007738:	d003      	beq.n	8007742 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800773a:	69ba      	ldr	r2, [r7, #24]
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	4313      	orrs	r3, r2
 8007740:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007742:	4a1e      	ldr	r2, [pc, #120]	; (80077bc <HAL_GPIO_Init+0x350>)
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007748:	4b1c      	ldr	r3, [pc, #112]	; (80077bc <HAL_GPIO_Init+0x350>)
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	43db      	mvns	r3, r3
 8007752:	69ba      	ldr	r2, [r7, #24]
 8007754:	4013      	ands	r3, r2
 8007756:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007760:	2b00      	cmp	r3, #0
 8007762:	d003      	beq.n	800776c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007764:	69ba      	ldr	r2, [r7, #24]
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	4313      	orrs	r3, r2
 800776a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800776c:	4a13      	ldr	r2, [pc, #76]	; (80077bc <HAL_GPIO_Init+0x350>)
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	3301      	adds	r3, #1
 8007776:	61fb      	str	r3, [r7, #28]
 8007778:	69fb      	ldr	r3, [r7, #28]
 800777a:	2b0f      	cmp	r3, #15
 800777c:	f67f ae84 	bls.w	8007488 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007780:	bf00      	nop
 8007782:	3724      	adds	r7, #36	; 0x24
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr
 800778c:	40023800 	.word	0x40023800
 8007790:	40013800 	.word	0x40013800
 8007794:	40020000 	.word	0x40020000
 8007798:	40020400 	.word	0x40020400
 800779c:	40020800 	.word	0x40020800
 80077a0:	40020c00 	.word	0x40020c00
 80077a4:	40021000 	.word	0x40021000
 80077a8:	40021400 	.word	0x40021400
 80077ac:	40021800 	.word	0x40021800
 80077b0:	40021c00 	.word	0x40021c00
 80077b4:	40022000 	.word	0x40022000
 80077b8:	40022400 	.word	0x40022400
 80077bc:	40013c00 	.word	0x40013c00

080077c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b085      	sub	sp, #20
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
 80077c8:	460b      	mov	r3, r1
 80077ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	691a      	ldr	r2, [r3, #16]
 80077d0:	887b      	ldrh	r3, [r7, #2]
 80077d2:	4013      	ands	r3, r2
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d002      	beq.n	80077de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80077d8:	2301      	movs	r3, #1
 80077da:	73fb      	strb	r3, [r7, #15]
 80077dc:	e001      	b.n	80077e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80077de:	2300      	movs	r3, #0
 80077e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80077e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3714      	adds	r7, #20
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b083      	sub	sp, #12
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	460b      	mov	r3, r1
 80077fa:	807b      	strh	r3, [r7, #2]
 80077fc:	4613      	mov	r3, r2
 80077fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007800:	787b      	ldrb	r3, [r7, #1]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d003      	beq.n	800780e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007806:	887a      	ldrh	r2, [r7, #2]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800780c:	e003      	b.n	8007816 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800780e:	887b      	ldrh	r3, [r7, #2]
 8007810:	041a      	lsls	r2, r3, #16
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	619a      	str	r2, [r3, #24]
}
 8007816:	bf00      	nop
 8007818:	370c      	adds	r7, #12
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
	...

08007824 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b082      	sub	sp, #8
 8007828:	af00      	add	r7, sp, #0
 800782a:	4603      	mov	r3, r0
 800782c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800782e:	4b08      	ldr	r3, [pc, #32]	; (8007850 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007830:	695a      	ldr	r2, [r3, #20]
 8007832:	88fb      	ldrh	r3, [r7, #6]
 8007834:	4013      	ands	r3, r2
 8007836:	2b00      	cmp	r3, #0
 8007838:	d006      	beq.n	8007848 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800783a:	4a05      	ldr	r2, [pc, #20]	; (8007850 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800783c:	88fb      	ldrh	r3, [r7, #6]
 800783e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007840:	88fb      	ldrh	r3, [r7, #6]
 8007842:	4618      	mov	r0, r3
 8007844:	f7fc f8d3 	bl	80039ee <HAL_GPIO_EXTI_Callback>
  }
}
 8007848:	bf00      	nop
 800784a:	3708      	adds	r7, #8
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	40013c00 	.word	0x40013c00

08007854 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d101      	bne.n	8007866 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	e11f      	b.n	8007aa6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800786c:	b2db      	uxtb	r3, r3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d106      	bne.n	8007880 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f7fd fabe 	bl	8004dfc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2224      	movs	r2, #36	; 0x24
 8007884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f022 0201 	bic.w	r2, r2, #1
 8007896:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80078a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	681a      	ldr	r2, [r3, #0]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80078b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80078b8:	f001 f96e 	bl	8008b98 <HAL_RCC_GetPCLK1Freq>
 80078bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	4a7b      	ldr	r2, [pc, #492]	; (8007ab0 <HAL_I2C_Init+0x25c>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d807      	bhi.n	80078d8 <HAL_I2C_Init+0x84>
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	4a7a      	ldr	r2, [pc, #488]	; (8007ab4 <HAL_I2C_Init+0x260>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	bf94      	ite	ls
 80078d0:	2301      	movls	r3, #1
 80078d2:	2300      	movhi	r3, #0
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	e006      	b.n	80078e6 <HAL_I2C_Init+0x92>
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	4a77      	ldr	r2, [pc, #476]	; (8007ab8 <HAL_I2C_Init+0x264>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	bf94      	ite	ls
 80078e0:	2301      	movls	r3, #1
 80078e2:	2300      	movhi	r3, #0
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d001      	beq.n	80078ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e0db      	b.n	8007aa6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	4a72      	ldr	r2, [pc, #456]	; (8007abc <HAL_I2C_Init+0x268>)
 80078f2:	fba2 2303 	umull	r2, r3, r2, r3
 80078f6:	0c9b      	lsrs	r3, r3, #18
 80078f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	68ba      	ldr	r2, [r7, #8]
 800790a:	430a      	orrs	r2, r1
 800790c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	6a1b      	ldr	r3, [r3, #32]
 8007914:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	4a64      	ldr	r2, [pc, #400]	; (8007ab0 <HAL_I2C_Init+0x25c>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d802      	bhi.n	8007928 <HAL_I2C_Init+0xd4>
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	3301      	adds	r3, #1
 8007926:	e009      	b.n	800793c <HAL_I2C_Init+0xe8>
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800792e:	fb02 f303 	mul.w	r3, r2, r3
 8007932:	4a63      	ldr	r2, [pc, #396]	; (8007ac0 <HAL_I2C_Init+0x26c>)
 8007934:	fba2 2303 	umull	r2, r3, r2, r3
 8007938:	099b      	lsrs	r3, r3, #6
 800793a:	3301      	adds	r3, #1
 800793c:	687a      	ldr	r2, [r7, #4]
 800793e:	6812      	ldr	r2, [r2, #0]
 8007940:	430b      	orrs	r3, r1
 8007942:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	69db      	ldr	r3, [r3, #28]
 800794a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800794e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	4956      	ldr	r1, [pc, #344]	; (8007ab0 <HAL_I2C_Init+0x25c>)
 8007958:	428b      	cmp	r3, r1
 800795a:	d80d      	bhi.n	8007978 <HAL_I2C_Init+0x124>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	1e59      	subs	r1, r3, #1
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	005b      	lsls	r3, r3, #1
 8007966:	fbb1 f3f3 	udiv	r3, r1, r3
 800796a:	3301      	adds	r3, #1
 800796c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007970:	2b04      	cmp	r3, #4
 8007972:	bf38      	it	cc
 8007974:	2304      	movcc	r3, #4
 8007976:	e04f      	b.n	8007a18 <HAL_I2C_Init+0x1c4>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d111      	bne.n	80079a4 <HAL_I2C_Init+0x150>
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	1e58      	subs	r0, r3, #1
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6859      	ldr	r1, [r3, #4]
 8007988:	460b      	mov	r3, r1
 800798a:	005b      	lsls	r3, r3, #1
 800798c:	440b      	add	r3, r1
 800798e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007992:	3301      	adds	r3, #1
 8007994:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007998:	2b00      	cmp	r3, #0
 800799a:	bf0c      	ite	eq
 800799c:	2301      	moveq	r3, #1
 800799e:	2300      	movne	r3, #0
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	e012      	b.n	80079ca <HAL_I2C_Init+0x176>
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	1e58      	subs	r0, r3, #1
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6859      	ldr	r1, [r3, #4]
 80079ac:	460b      	mov	r3, r1
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	440b      	add	r3, r1
 80079b2:	0099      	lsls	r1, r3, #2
 80079b4:	440b      	add	r3, r1
 80079b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80079ba:	3301      	adds	r3, #1
 80079bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	bf0c      	ite	eq
 80079c4:	2301      	moveq	r3, #1
 80079c6:	2300      	movne	r3, #0
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d001      	beq.n	80079d2 <HAL_I2C_Init+0x17e>
 80079ce:	2301      	movs	r3, #1
 80079d0:	e022      	b.n	8007a18 <HAL_I2C_Init+0x1c4>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d10e      	bne.n	80079f8 <HAL_I2C_Init+0x1a4>
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	1e58      	subs	r0, r3, #1
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6859      	ldr	r1, [r3, #4]
 80079e2:	460b      	mov	r3, r1
 80079e4:	005b      	lsls	r3, r3, #1
 80079e6:	440b      	add	r3, r1
 80079e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80079ec:	3301      	adds	r3, #1
 80079ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079f6:	e00f      	b.n	8007a18 <HAL_I2C_Init+0x1c4>
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	1e58      	subs	r0, r3, #1
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6859      	ldr	r1, [r3, #4]
 8007a00:	460b      	mov	r3, r1
 8007a02:	009b      	lsls	r3, r3, #2
 8007a04:	440b      	add	r3, r1
 8007a06:	0099      	lsls	r1, r3, #2
 8007a08:	440b      	add	r3, r1
 8007a0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a0e:	3301      	adds	r3, #1
 8007a10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a14:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a18:	6879      	ldr	r1, [r7, #4]
 8007a1a:	6809      	ldr	r1, [r1, #0]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	69da      	ldr	r2, [r3, #28]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a1b      	ldr	r3, [r3, #32]
 8007a32:	431a      	orrs	r2, r3
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	430a      	orrs	r2, r1
 8007a3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007a46:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	6911      	ldr	r1, [r2, #16]
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	68d2      	ldr	r2, [r2, #12]
 8007a52:	4311      	orrs	r1, r2
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	6812      	ldr	r2, [r2, #0]
 8007a58:	430b      	orrs	r3, r1
 8007a5a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	695a      	ldr	r2, [r3, #20]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	699b      	ldr	r3, [r3, #24]
 8007a6e:	431a      	orrs	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	430a      	orrs	r2, r1
 8007a76:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f042 0201 	orr.w	r2, r2, #1
 8007a86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2220      	movs	r2, #32
 8007a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3710      	adds	r7, #16
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	000186a0 	.word	0x000186a0
 8007ab4:	001e847f 	.word	0x001e847f
 8007ab8:	003d08ff 	.word	0x003d08ff
 8007abc:	431bde83 	.word	0x431bde83
 8007ac0:	10624dd3 	.word	0x10624dd3

08007ac4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b088      	sub	sp, #32
 8007ac8:	af02      	add	r7, sp, #8
 8007aca:	60f8      	str	r0, [r7, #12]
 8007acc:	607a      	str	r2, [r7, #4]
 8007ace:	461a      	mov	r2, r3
 8007ad0:	460b      	mov	r3, r1
 8007ad2:	817b      	strh	r3, [r7, #10]
 8007ad4:	4613      	mov	r3, r2
 8007ad6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007ad8:	f7fe fbe8 	bl	80062ac <HAL_GetTick>
 8007adc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b20      	cmp	r3, #32
 8007ae8:	f040 80e0 	bne.w	8007cac <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	9300      	str	r3, [sp, #0]
 8007af0:	2319      	movs	r3, #25
 8007af2:	2201      	movs	r2, #1
 8007af4:	4970      	ldr	r1, [pc, #448]	; (8007cb8 <HAL_I2C_Master_Transmit+0x1f4>)
 8007af6:	68f8      	ldr	r0, [r7, #12]
 8007af8:	f000 fc58 	bl	80083ac <I2C_WaitOnFlagUntilTimeout>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d001      	beq.n	8007b06 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007b02:	2302      	movs	r3, #2
 8007b04:	e0d3      	b.n	8007cae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	d101      	bne.n	8007b14 <HAL_I2C_Master_Transmit+0x50>
 8007b10:	2302      	movs	r3, #2
 8007b12:	e0cc      	b.n	8007cae <HAL_I2C_Master_Transmit+0x1ea>
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d007      	beq.n	8007b3a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f042 0201 	orr.w	r2, r2, #1
 8007b38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007b48:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2221      	movs	r2, #33	; 0x21
 8007b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2210      	movs	r2, #16
 8007b56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	893a      	ldrh	r2, [r7, #8]
 8007b6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b70:	b29a      	uxth	r2, r3
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	4a50      	ldr	r2, [pc, #320]	; (8007cbc <HAL_I2C_Master_Transmit+0x1f8>)
 8007b7a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007b7c:	8979      	ldrh	r1, [r7, #10]
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	6a3a      	ldr	r2, [r7, #32]
 8007b82:	68f8      	ldr	r0, [r7, #12]
 8007b84:	f000 fac2 	bl	800810c <I2C_MasterRequestWrite>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d001      	beq.n	8007b92 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	e08d      	b.n	8007cae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b92:	2300      	movs	r3, #0
 8007b94:	613b      	str	r3, [r7, #16]
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	695b      	ldr	r3, [r3, #20]
 8007b9c:	613b      	str	r3, [r7, #16]
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	699b      	ldr	r3, [r3, #24]
 8007ba4:	613b      	str	r3, [r7, #16]
 8007ba6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007ba8:	e066      	b.n	8007c78 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007baa:	697a      	ldr	r2, [r7, #20]
 8007bac:	6a39      	ldr	r1, [r7, #32]
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	f000 fcd2 	bl	8008558 <I2C_WaitOnTXEFlagUntilTimeout>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00d      	beq.n	8007bd6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bbe:	2b04      	cmp	r3, #4
 8007bc0:	d107      	bne.n	8007bd2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bd0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e06b      	b.n	8007cae <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bda:	781a      	ldrb	r2, [r3, #0]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be6:	1c5a      	adds	r2, r3, #1
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bf0:	b29b      	uxth	r3, r3
 8007bf2:	3b01      	subs	r3, #1
 8007bf4:	b29a      	uxth	r2, r3
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bfe:	3b01      	subs	r3, #1
 8007c00:	b29a      	uxth	r2, r3
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	695b      	ldr	r3, [r3, #20]
 8007c0c:	f003 0304 	and.w	r3, r3, #4
 8007c10:	2b04      	cmp	r3, #4
 8007c12:	d11b      	bne.n	8007c4c <HAL_I2C_Master_Transmit+0x188>
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d017      	beq.n	8007c4c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c20:	781a      	ldrb	r2, [r3, #0]
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c2c:	1c5a      	adds	r2, r3, #1
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	3b01      	subs	r3, #1
 8007c3a:	b29a      	uxth	r2, r3
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c44:	3b01      	subs	r3, #1
 8007c46:	b29a      	uxth	r2, r3
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c4c:	697a      	ldr	r2, [r7, #20]
 8007c4e:	6a39      	ldr	r1, [r7, #32]
 8007c50:	68f8      	ldr	r0, [r7, #12]
 8007c52:	f000 fcc2 	bl	80085da <I2C_WaitOnBTFFlagUntilTimeout>
 8007c56:	4603      	mov	r3, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d00d      	beq.n	8007c78 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c60:	2b04      	cmp	r3, #4
 8007c62:	d107      	bne.n	8007c74 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	681a      	ldr	r2, [r3, #0]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c72:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	e01a      	b.n	8007cae <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d194      	bne.n	8007baa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2220      	movs	r2, #32
 8007c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	e000      	b.n	8007cae <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007cac:	2302      	movs	r3, #2
  }
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3718      	adds	r7, #24
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
 8007cb6:	bf00      	nop
 8007cb8:	00100002 	.word	0x00100002
 8007cbc:	ffff0000 	.word	0xffff0000

08007cc0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b08c      	sub	sp, #48	; 0x30
 8007cc4:	af02      	add	r7, sp, #8
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	607a      	str	r2, [r7, #4]
 8007cca:	461a      	mov	r2, r3
 8007ccc:	460b      	mov	r3, r1
 8007cce:	817b      	strh	r3, [r7, #10]
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007cd4:	f7fe faea 	bl	80062ac <HAL_GetTick>
 8007cd8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ce0:	b2db      	uxtb	r3, r3
 8007ce2:	2b20      	cmp	r3, #32
 8007ce4:	f040 820b 	bne.w	80080fe <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cea:	9300      	str	r3, [sp, #0]
 8007cec:	2319      	movs	r3, #25
 8007cee:	2201      	movs	r2, #1
 8007cf0:	497c      	ldr	r1, [pc, #496]	; (8007ee4 <HAL_I2C_Master_Receive+0x224>)
 8007cf2:	68f8      	ldr	r0, [r7, #12]
 8007cf4:	f000 fb5a 	bl	80083ac <I2C_WaitOnFlagUntilTimeout>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d001      	beq.n	8007d02 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8007cfe:	2302      	movs	r3, #2
 8007d00:	e1fe      	b.n	8008100 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d101      	bne.n	8007d10 <HAL_I2C_Master_Receive+0x50>
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	e1f7      	b.n	8008100 <HAL_I2C_Master_Receive+0x440>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f003 0301 	and.w	r3, r3, #1
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	d007      	beq.n	8007d36 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f042 0201 	orr.w	r2, r2, #1
 8007d34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	681a      	ldr	r2, [r3, #0]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d44:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2222      	movs	r2, #34	; 0x22
 8007d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2210      	movs	r2, #16
 8007d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	893a      	ldrh	r2, [r7, #8]
 8007d66:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d6c:	b29a      	uxth	r2, r3
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	4a5c      	ldr	r2, [pc, #368]	; (8007ee8 <HAL_I2C_Master_Receive+0x228>)
 8007d76:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007d78:	8979      	ldrh	r1, [r7, #10]
 8007d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d7e:	68f8      	ldr	r0, [r7, #12]
 8007d80:	f000 fa46 	bl	8008210 <I2C_MasterRequestRead>
 8007d84:	4603      	mov	r3, r0
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d001      	beq.n	8007d8e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e1b8      	b.n	8008100 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d113      	bne.n	8007dbe <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d96:	2300      	movs	r3, #0
 8007d98:	623b      	str	r3, [r7, #32]
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	695b      	ldr	r3, [r3, #20]
 8007da0:	623b      	str	r3, [r7, #32]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	699b      	ldr	r3, [r3, #24]
 8007da8:	623b      	str	r3, [r7, #32]
 8007daa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007dba:	601a      	str	r2, [r3, #0]
 8007dbc:	e18c      	b.n	80080d8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d11b      	bne.n	8007dfe <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681a      	ldr	r2, [r3, #0]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007dd4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	61fb      	str	r3, [r7, #28]
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	695b      	ldr	r3, [r3, #20]
 8007de0:	61fb      	str	r3, [r7, #28]
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	699b      	ldr	r3, [r3, #24]
 8007de8:	61fb      	str	r3, [r7, #28]
 8007dea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007dfa:	601a      	str	r2, [r3, #0]
 8007dfc:	e16c      	b.n	80080d8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e02:	2b02      	cmp	r3, #2
 8007e04:	d11b      	bne.n	8007e3e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e14:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007e24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e26:	2300      	movs	r3, #0
 8007e28:	61bb      	str	r3, [r7, #24]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	695b      	ldr	r3, [r3, #20]
 8007e30:	61bb      	str	r3, [r7, #24]
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	699b      	ldr	r3, [r3, #24]
 8007e38:	61bb      	str	r3, [r7, #24]
 8007e3a:	69bb      	ldr	r3, [r7, #24]
 8007e3c:	e14c      	b.n	80080d8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	681a      	ldr	r2, [r3, #0]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007e4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e4e:	2300      	movs	r3, #0
 8007e50:	617b      	str	r3, [r7, #20]
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	695b      	ldr	r3, [r3, #20]
 8007e58:	617b      	str	r3, [r7, #20]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	699b      	ldr	r3, [r3, #24]
 8007e60:	617b      	str	r3, [r7, #20]
 8007e62:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007e64:	e138      	b.n	80080d8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e6a:	2b03      	cmp	r3, #3
 8007e6c:	f200 80f1 	bhi.w	8008052 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	d123      	bne.n	8007ec0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f000 fbed 	bl	800865c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d001      	beq.n	8007e8c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007e88:	2301      	movs	r3, #1
 8007e8a:	e139      	b.n	8008100 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	691a      	ldr	r2, [r3, #16]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e96:	b2d2      	uxtb	r2, r2
 8007e98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e9e:	1c5a      	adds	r2, r3, #1
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ea8:	3b01      	subs	r3, #1
 8007eaa:	b29a      	uxth	r2, r3
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	3b01      	subs	r3, #1
 8007eb8:	b29a      	uxth	r2, r3
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007ebe:	e10b      	b.n	80080d8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	d14e      	bne.n	8007f66 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eca:	9300      	str	r3, [sp, #0]
 8007ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ece:	2200      	movs	r2, #0
 8007ed0:	4906      	ldr	r1, [pc, #24]	; (8007eec <HAL_I2C_Master_Receive+0x22c>)
 8007ed2:	68f8      	ldr	r0, [r7, #12]
 8007ed4:	f000 fa6a 	bl	80083ac <I2C_WaitOnFlagUntilTimeout>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d008      	beq.n	8007ef0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e10e      	b.n	8008100 <HAL_I2C_Master_Receive+0x440>
 8007ee2:	bf00      	nop
 8007ee4:	00100002 	.word	0x00100002
 8007ee8:	ffff0000 	.word	0xffff0000
 8007eec:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007efe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	691a      	ldr	r2, [r3, #16]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f0a:	b2d2      	uxtb	r2, r2
 8007f0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f12:	1c5a      	adds	r2, r3, #1
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f1c:	3b01      	subs	r3, #1
 8007f1e:	b29a      	uxth	r2, r3
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	3b01      	subs	r3, #1
 8007f2c:	b29a      	uxth	r2, r3
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	691a      	ldr	r2, [r3, #16]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f3c:	b2d2      	uxtb	r2, r2
 8007f3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f44:	1c5a      	adds	r2, r3, #1
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007f4e:	3b01      	subs	r3, #1
 8007f50:	b29a      	uxth	r2, r3
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	3b01      	subs	r3, #1
 8007f5e:	b29a      	uxth	r2, r3
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007f64:	e0b8      	b.n	80080d8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f68:	9300      	str	r3, [sp, #0]
 8007f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	4966      	ldr	r1, [pc, #408]	; (8008108 <HAL_I2C_Master_Receive+0x448>)
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	f000 fa1b 	bl	80083ac <I2C_WaitOnFlagUntilTimeout>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d001      	beq.n	8007f80 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e0bf      	b.n	8008100 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	681a      	ldr	r2, [r3, #0]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	691a      	ldr	r2, [r3, #16]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f9a:	b2d2      	uxtb	r2, r2
 8007f9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fa2:	1c5a      	adds	r2, r3, #1
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fac:	3b01      	subs	r3, #1
 8007fae:	b29a      	uxth	r2, r3
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fb8:	b29b      	uxth	r3, r3
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	b29a      	uxth	r2, r3
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc4:	9300      	str	r3, [sp, #0]
 8007fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc8:	2200      	movs	r2, #0
 8007fca:	494f      	ldr	r1, [pc, #316]	; (8008108 <HAL_I2C_Master_Receive+0x448>)
 8007fcc:	68f8      	ldr	r0, [r7, #12]
 8007fce:	f000 f9ed 	bl	80083ac <I2C_WaitOnFlagUntilTimeout>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d001      	beq.n	8007fdc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e091      	b.n	8008100 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	681a      	ldr	r2, [r3, #0]
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	691a      	ldr	r2, [r3, #16]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff6:	b2d2      	uxtb	r2, r2
 8007ff8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ffe:	1c5a      	adds	r2, r3, #1
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008008:	3b01      	subs	r3, #1
 800800a:	b29a      	uxth	r2, r3
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008014:	b29b      	uxth	r3, r3
 8008016:	3b01      	subs	r3, #1
 8008018:	b29a      	uxth	r2, r3
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	691a      	ldr	r2, [r3, #16]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008028:	b2d2      	uxtb	r2, r2
 800802a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008030:	1c5a      	adds	r2, r3, #1
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800803a:	3b01      	subs	r3, #1
 800803c:	b29a      	uxth	r2, r3
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008046:	b29b      	uxth	r3, r3
 8008048:	3b01      	subs	r3, #1
 800804a:	b29a      	uxth	r2, r3
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008050:	e042      	b.n	80080d8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008052:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008054:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008056:	68f8      	ldr	r0, [r7, #12]
 8008058:	f000 fb00 	bl	800865c <I2C_WaitOnRXNEFlagUntilTimeout>
 800805c:	4603      	mov	r3, r0
 800805e:	2b00      	cmp	r3, #0
 8008060:	d001      	beq.n	8008066 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e04c      	b.n	8008100 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	691a      	ldr	r2, [r3, #16]
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008070:	b2d2      	uxtb	r2, r2
 8008072:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008078:	1c5a      	adds	r2, r3, #1
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008082:	3b01      	subs	r3, #1
 8008084:	b29a      	uxth	r2, r3
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800808e:	b29b      	uxth	r3, r3
 8008090:	3b01      	subs	r3, #1
 8008092:	b29a      	uxth	r2, r3
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	695b      	ldr	r3, [r3, #20]
 800809e:	f003 0304 	and.w	r3, r3, #4
 80080a2:	2b04      	cmp	r3, #4
 80080a4:	d118      	bne.n	80080d8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	691a      	ldr	r2, [r3, #16]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b0:	b2d2      	uxtb	r2, r2
 80080b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b8:	1c5a      	adds	r2, r3, #1
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080c2:	3b01      	subs	r3, #1
 80080c4:	b29a      	uxth	r2, r3
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	3b01      	subs	r3, #1
 80080d2:	b29a      	uxth	r2, r3
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080dc:	2b00      	cmp	r3, #0
 80080de:	f47f aec2 	bne.w	8007e66 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2220      	movs	r2, #32
 80080e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2200      	movs	r2, #0
 80080ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2200      	movs	r2, #0
 80080f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80080fa:	2300      	movs	r3, #0
 80080fc:	e000      	b.n	8008100 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80080fe:	2302      	movs	r3, #2
  }
}
 8008100:	4618      	mov	r0, r3
 8008102:	3728      	adds	r7, #40	; 0x28
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}
 8008108:	00010004 	.word	0x00010004

0800810c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b088      	sub	sp, #32
 8008110:	af02      	add	r7, sp, #8
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	607a      	str	r2, [r7, #4]
 8008116:	603b      	str	r3, [r7, #0]
 8008118:	460b      	mov	r3, r1
 800811a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008120:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	2b08      	cmp	r3, #8
 8008126:	d006      	beq.n	8008136 <I2C_MasterRequestWrite+0x2a>
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	2b01      	cmp	r3, #1
 800812c:	d003      	beq.n	8008136 <I2C_MasterRequestWrite+0x2a>
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008134:	d108      	bne.n	8008148 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	681a      	ldr	r2, [r3, #0]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008144:	601a      	str	r2, [r3, #0]
 8008146:	e00b      	b.n	8008160 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800814c:	2b12      	cmp	r3, #18
 800814e:	d107      	bne.n	8008160 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800815e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	9300      	str	r3, [sp, #0]
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800816c:	68f8      	ldr	r0, [r7, #12]
 800816e:	f000 f91d 	bl	80083ac <I2C_WaitOnFlagUntilTimeout>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d00d      	beq.n	8008194 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008182:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008186:	d103      	bne.n	8008190 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800818e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008190:	2303      	movs	r3, #3
 8008192:	e035      	b.n	8008200 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	691b      	ldr	r3, [r3, #16]
 8008198:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800819c:	d108      	bne.n	80081b0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800819e:	897b      	ldrh	r3, [r7, #10]
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	461a      	mov	r2, r3
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80081ac:	611a      	str	r2, [r3, #16]
 80081ae:	e01b      	b.n	80081e8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80081b0:	897b      	ldrh	r3, [r7, #10]
 80081b2:	11db      	asrs	r3, r3, #7
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	f003 0306 	and.w	r3, r3, #6
 80081ba:	b2db      	uxtb	r3, r3
 80081bc:	f063 030f 	orn	r3, r3, #15
 80081c0:	b2da      	uxtb	r2, r3
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	490e      	ldr	r1, [pc, #56]	; (8008208 <I2C_MasterRequestWrite+0xfc>)
 80081ce:	68f8      	ldr	r0, [r7, #12]
 80081d0:	f000 f943 	bl	800845a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d001      	beq.n	80081de <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	e010      	b.n	8008200 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80081de:	897b      	ldrh	r3, [r7, #10]
 80081e0:	b2da      	uxtb	r2, r3
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	687a      	ldr	r2, [r7, #4]
 80081ec:	4907      	ldr	r1, [pc, #28]	; (800820c <I2C_MasterRequestWrite+0x100>)
 80081ee:	68f8      	ldr	r0, [r7, #12]
 80081f0:	f000 f933 	bl	800845a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80081f4:	4603      	mov	r3, r0
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d001      	beq.n	80081fe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80081fa:	2301      	movs	r3, #1
 80081fc:	e000      	b.n	8008200 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80081fe:	2300      	movs	r3, #0
}
 8008200:	4618      	mov	r0, r3
 8008202:	3718      	adds	r7, #24
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}
 8008208:	00010008 	.word	0x00010008
 800820c:	00010002 	.word	0x00010002

08008210 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b088      	sub	sp, #32
 8008214:	af02      	add	r7, sp, #8
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	607a      	str	r2, [r7, #4]
 800821a:	603b      	str	r3, [r7, #0]
 800821c:	460b      	mov	r3, r1
 800821e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008224:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008234:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	2b08      	cmp	r3, #8
 800823a:	d006      	beq.n	800824a <I2C_MasterRequestRead+0x3a>
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	2b01      	cmp	r3, #1
 8008240:	d003      	beq.n	800824a <I2C_MasterRequestRead+0x3a>
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008248:	d108      	bne.n	800825c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008258:	601a      	str	r2, [r3, #0]
 800825a:	e00b      	b.n	8008274 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008260:	2b11      	cmp	r3, #17
 8008262:	d107      	bne.n	8008274 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008272:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	9300      	str	r3, [sp, #0]
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2200      	movs	r2, #0
 800827c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	f000 f893 	bl	80083ac <I2C_WaitOnFlagUntilTimeout>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d00d      	beq.n	80082a8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008296:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800829a:	d103      	bne.n	80082a4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80082a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80082a4:	2303      	movs	r3, #3
 80082a6:	e079      	b.n	800839c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	691b      	ldr	r3, [r3, #16]
 80082ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80082b0:	d108      	bne.n	80082c4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80082b2:	897b      	ldrh	r3, [r7, #10]
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	f043 0301 	orr.w	r3, r3, #1
 80082ba:	b2da      	uxtb	r2, r3
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	611a      	str	r2, [r3, #16]
 80082c2:	e05f      	b.n	8008384 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80082c4:	897b      	ldrh	r3, [r7, #10]
 80082c6:	11db      	asrs	r3, r3, #7
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	f003 0306 	and.w	r3, r3, #6
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	f063 030f 	orn	r3, r3, #15
 80082d4:	b2da      	uxtb	r2, r3
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	687a      	ldr	r2, [r7, #4]
 80082e0:	4930      	ldr	r1, [pc, #192]	; (80083a4 <I2C_MasterRequestRead+0x194>)
 80082e2:	68f8      	ldr	r0, [r7, #12]
 80082e4:	f000 f8b9 	bl	800845a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80082e8:	4603      	mov	r3, r0
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d001      	beq.n	80082f2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	e054      	b.n	800839c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80082f2:	897b      	ldrh	r3, [r7, #10]
 80082f4:	b2da      	uxtb	r2, r3
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	4929      	ldr	r1, [pc, #164]	; (80083a8 <I2C_MasterRequestRead+0x198>)
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f000 f8a9 	bl	800845a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d001      	beq.n	8008312 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800830e:	2301      	movs	r3, #1
 8008310:	e044      	b.n	800839c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008312:	2300      	movs	r3, #0
 8008314:	613b      	str	r3, [r7, #16]
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	695b      	ldr	r3, [r3, #20]
 800831c:	613b      	str	r3, [r7, #16]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	699b      	ldr	r3, [r3, #24]
 8008324:	613b      	str	r3, [r7, #16]
 8008326:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	681a      	ldr	r2, [r3, #0]
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008336:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	9300      	str	r3, [sp, #0]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2200      	movs	r2, #0
 8008340:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008344:	68f8      	ldr	r0, [r7, #12]
 8008346:	f000 f831 	bl	80083ac <I2C_WaitOnFlagUntilTimeout>
 800834a:	4603      	mov	r3, r0
 800834c:	2b00      	cmp	r3, #0
 800834e:	d00d      	beq.n	800836c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800835a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800835e:	d103      	bne.n	8008368 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008366:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008368:	2303      	movs	r3, #3
 800836a:	e017      	b.n	800839c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800836c:	897b      	ldrh	r3, [r7, #10]
 800836e:	11db      	asrs	r3, r3, #7
 8008370:	b2db      	uxtb	r3, r3
 8008372:	f003 0306 	and.w	r3, r3, #6
 8008376:	b2db      	uxtb	r3, r3
 8008378:	f063 030e 	orn	r3, r3, #14
 800837c:	b2da      	uxtb	r2, r3
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	687a      	ldr	r2, [r7, #4]
 8008388:	4907      	ldr	r1, [pc, #28]	; (80083a8 <I2C_MasterRequestRead+0x198>)
 800838a:	68f8      	ldr	r0, [r7, #12]
 800838c:	f000 f865 	bl	800845a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008390:	4603      	mov	r3, r0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d001      	beq.n	800839a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	e000      	b.n	800839c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800839a:	2300      	movs	r3, #0
}
 800839c:	4618      	mov	r0, r3
 800839e:	3718      	adds	r7, #24
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}
 80083a4:	00010008 	.word	0x00010008
 80083a8:	00010002 	.word	0x00010002

080083ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b084      	sub	sp, #16
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	60f8      	str	r0, [r7, #12]
 80083b4:	60b9      	str	r1, [r7, #8]
 80083b6:	603b      	str	r3, [r7, #0]
 80083b8:	4613      	mov	r3, r2
 80083ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80083bc:	e025      	b.n	800840a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083c4:	d021      	beq.n	800840a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083c6:	f7fd ff71 	bl	80062ac <HAL_GetTick>
 80083ca:	4602      	mov	r2, r0
 80083cc:	69bb      	ldr	r3, [r7, #24]
 80083ce:	1ad3      	subs	r3, r2, r3
 80083d0:	683a      	ldr	r2, [r7, #0]
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d302      	bcc.n	80083dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d116      	bne.n	800840a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2200      	movs	r2, #0
 80083e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2220      	movs	r2, #32
 80083e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2200      	movs	r2, #0
 80083ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083f6:	f043 0220 	orr.w	r2, r3, #32
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2200      	movs	r2, #0
 8008402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008406:	2301      	movs	r3, #1
 8008408:	e023      	b.n	8008452 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	0c1b      	lsrs	r3, r3, #16
 800840e:	b2db      	uxtb	r3, r3
 8008410:	2b01      	cmp	r3, #1
 8008412:	d10d      	bne.n	8008430 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	695b      	ldr	r3, [r3, #20]
 800841a:	43da      	mvns	r2, r3
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	4013      	ands	r3, r2
 8008420:	b29b      	uxth	r3, r3
 8008422:	2b00      	cmp	r3, #0
 8008424:	bf0c      	ite	eq
 8008426:	2301      	moveq	r3, #1
 8008428:	2300      	movne	r3, #0
 800842a:	b2db      	uxtb	r3, r3
 800842c:	461a      	mov	r2, r3
 800842e:	e00c      	b.n	800844a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	699b      	ldr	r3, [r3, #24]
 8008436:	43da      	mvns	r2, r3
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	4013      	ands	r3, r2
 800843c:	b29b      	uxth	r3, r3
 800843e:	2b00      	cmp	r3, #0
 8008440:	bf0c      	ite	eq
 8008442:	2301      	moveq	r3, #1
 8008444:	2300      	movne	r3, #0
 8008446:	b2db      	uxtb	r3, r3
 8008448:	461a      	mov	r2, r3
 800844a:	79fb      	ldrb	r3, [r7, #7]
 800844c:	429a      	cmp	r2, r3
 800844e:	d0b6      	beq.n	80083be <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008450:	2300      	movs	r3, #0
}
 8008452:	4618      	mov	r0, r3
 8008454:	3710      	adds	r7, #16
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}

0800845a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800845a:	b580      	push	{r7, lr}
 800845c:	b084      	sub	sp, #16
 800845e:	af00      	add	r7, sp, #0
 8008460:	60f8      	str	r0, [r7, #12]
 8008462:	60b9      	str	r1, [r7, #8]
 8008464:	607a      	str	r2, [r7, #4]
 8008466:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008468:	e051      	b.n	800850e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	695b      	ldr	r3, [r3, #20]
 8008470:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008474:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008478:	d123      	bne.n	80084c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008488:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008492:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	2220      	movs	r2, #32
 800849e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	2200      	movs	r2, #0
 80084a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084ae:	f043 0204 	orr.w	r2, r3, #4
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2200      	movs	r2, #0
 80084ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80084be:	2301      	movs	r3, #1
 80084c0:	e046      	b.n	8008550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084c8:	d021      	beq.n	800850e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084ca:	f7fd feef 	bl	80062ac <HAL_GetTick>
 80084ce:	4602      	mov	r2, r0
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	1ad3      	subs	r3, r2, r3
 80084d4:	687a      	ldr	r2, [r7, #4]
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d302      	bcc.n	80084e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d116      	bne.n	800850e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2200      	movs	r2, #0
 80084e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2220      	movs	r2, #32
 80084ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084fa:	f043 0220 	orr.w	r2, r3, #32
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800850a:	2301      	movs	r3, #1
 800850c:	e020      	b.n	8008550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	0c1b      	lsrs	r3, r3, #16
 8008512:	b2db      	uxtb	r3, r3
 8008514:	2b01      	cmp	r3, #1
 8008516:	d10c      	bne.n	8008532 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	695b      	ldr	r3, [r3, #20]
 800851e:	43da      	mvns	r2, r3
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	4013      	ands	r3, r2
 8008524:	b29b      	uxth	r3, r3
 8008526:	2b00      	cmp	r3, #0
 8008528:	bf14      	ite	ne
 800852a:	2301      	movne	r3, #1
 800852c:	2300      	moveq	r3, #0
 800852e:	b2db      	uxtb	r3, r3
 8008530:	e00b      	b.n	800854a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	699b      	ldr	r3, [r3, #24]
 8008538:	43da      	mvns	r2, r3
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	4013      	ands	r3, r2
 800853e:	b29b      	uxth	r3, r3
 8008540:	2b00      	cmp	r3, #0
 8008542:	bf14      	ite	ne
 8008544:	2301      	movne	r3, #1
 8008546:	2300      	moveq	r3, #0
 8008548:	b2db      	uxtb	r3, r3
 800854a:	2b00      	cmp	r3, #0
 800854c:	d18d      	bne.n	800846a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800854e:	2300      	movs	r3, #0
}
 8008550:	4618      	mov	r0, r3
 8008552:	3710      	adds	r7, #16
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	60f8      	str	r0, [r7, #12]
 8008560:	60b9      	str	r1, [r7, #8]
 8008562:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008564:	e02d      	b.n	80085c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008566:	68f8      	ldr	r0, [r7, #12]
 8008568:	f000 f8ce 	bl	8008708 <I2C_IsAcknowledgeFailed>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d001      	beq.n	8008576 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008572:	2301      	movs	r3, #1
 8008574:	e02d      	b.n	80085d2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800857c:	d021      	beq.n	80085c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800857e:	f7fd fe95 	bl	80062ac <HAL_GetTick>
 8008582:	4602      	mov	r2, r0
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	1ad3      	subs	r3, r2, r3
 8008588:	68ba      	ldr	r2, [r7, #8]
 800858a:	429a      	cmp	r2, r3
 800858c:	d302      	bcc.n	8008594 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d116      	bne.n	80085c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2200      	movs	r2, #0
 8008598:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2220      	movs	r2, #32
 800859e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ae:	f043 0220 	orr.w	r2, r3, #32
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2200      	movs	r2, #0
 80085ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80085be:	2301      	movs	r3, #1
 80085c0:	e007      	b.n	80085d2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	695b      	ldr	r3, [r3, #20]
 80085c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085cc:	2b80      	cmp	r3, #128	; 0x80
 80085ce:	d1ca      	bne.n	8008566 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80085d0:	2300      	movs	r3, #0
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3710      	adds	r7, #16
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}

080085da <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80085da:	b580      	push	{r7, lr}
 80085dc:	b084      	sub	sp, #16
 80085de:	af00      	add	r7, sp, #0
 80085e0:	60f8      	str	r0, [r7, #12]
 80085e2:	60b9      	str	r1, [r7, #8]
 80085e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80085e6:	e02d      	b.n	8008644 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80085e8:	68f8      	ldr	r0, [r7, #12]
 80085ea:	f000 f88d 	bl	8008708 <I2C_IsAcknowledgeFailed>
 80085ee:	4603      	mov	r3, r0
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d001      	beq.n	80085f8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80085f4:	2301      	movs	r3, #1
 80085f6:	e02d      	b.n	8008654 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085fe:	d021      	beq.n	8008644 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008600:	f7fd fe54 	bl	80062ac <HAL_GetTick>
 8008604:	4602      	mov	r2, r0
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	68ba      	ldr	r2, [r7, #8]
 800860c:	429a      	cmp	r2, r3
 800860e:	d302      	bcc.n	8008616 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d116      	bne.n	8008644 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2200      	movs	r2, #0
 800861a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2220      	movs	r2, #32
 8008620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008630:	f043 0220 	orr.w	r2, r3, #32
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2200      	movs	r2, #0
 800863c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008640:	2301      	movs	r3, #1
 8008642:	e007      	b.n	8008654 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	695b      	ldr	r3, [r3, #20]
 800864a:	f003 0304 	and.w	r3, r3, #4
 800864e:	2b04      	cmp	r3, #4
 8008650:	d1ca      	bne.n	80085e8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	3710      	adds	r7, #16
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b084      	sub	sp, #16
 8008660:	af00      	add	r7, sp, #0
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008668:	e042      	b.n	80086f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	695b      	ldr	r3, [r3, #20]
 8008670:	f003 0310 	and.w	r3, r3, #16
 8008674:	2b10      	cmp	r3, #16
 8008676:	d119      	bne.n	80086ac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f06f 0210 	mvn.w	r2, #16
 8008680:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2200      	movs	r2, #0
 8008686:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2220      	movs	r2, #32
 800868c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2200      	movs	r2, #0
 8008694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2200      	movs	r2, #0
 80086a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	e029      	b.n	8008700 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086ac:	f7fd fdfe 	bl	80062ac <HAL_GetTick>
 80086b0:	4602      	mov	r2, r0
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	1ad3      	subs	r3, r2, r3
 80086b6:	68ba      	ldr	r2, [r7, #8]
 80086b8:	429a      	cmp	r2, r3
 80086ba:	d302      	bcc.n	80086c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d116      	bne.n	80086f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2200      	movs	r2, #0
 80086c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2220      	movs	r2, #32
 80086cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086dc:	f043 0220 	orr.w	r2, r3, #32
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80086ec:	2301      	movs	r3, #1
 80086ee:	e007      	b.n	8008700 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	695b      	ldr	r3, [r3, #20]
 80086f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086fa:	2b40      	cmp	r3, #64	; 0x40
 80086fc:	d1b5      	bne.n	800866a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80086fe:	2300      	movs	r3, #0
}
 8008700:	4618      	mov	r0, r3
 8008702:	3710      	adds	r7, #16
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008708:	b480      	push	{r7}
 800870a:	b083      	sub	sp, #12
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	695b      	ldr	r3, [r3, #20]
 8008716:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800871a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800871e:	d11b      	bne.n	8008758 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008728:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2200      	movs	r2, #0
 800872e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2220      	movs	r2, #32
 8008734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2200      	movs	r2, #0
 800873c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008744:	f043 0204 	orr.w	r2, r3, #4
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2200      	movs	r2, #0
 8008750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008754:	2301      	movs	r3, #1
 8008756:	e000      	b.n	800875a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	370c      	adds	r7, #12
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
	...

08008768 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b082      	sub	sp, #8
 800876c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800876e:	2300      	movs	r3, #0
 8008770:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008772:	2300      	movs	r3, #0
 8008774:	603b      	str	r3, [r7, #0]
 8008776:	4b20      	ldr	r3, [pc, #128]	; (80087f8 <HAL_PWREx_EnableOverDrive+0x90>)
 8008778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800877a:	4a1f      	ldr	r2, [pc, #124]	; (80087f8 <HAL_PWREx_EnableOverDrive+0x90>)
 800877c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008780:	6413      	str	r3, [r2, #64]	; 0x40
 8008782:	4b1d      	ldr	r3, [pc, #116]	; (80087f8 <HAL_PWREx_EnableOverDrive+0x90>)
 8008784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800878a:	603b      	str	r3, [r7, #0]
 800878c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800878e:	4b1b      	ldr	r3, [pc, #108]	; (80087fc <HAL_PWREx_EnableOverDrive+0x94>)
 8008790:	2201      	movs	r2, #1
 8008792:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008794:	f7fd fd8a 	bl	80062ac <HAL_GetTick>
 8008798:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800879a:	e009      	b.n	80087b0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800879c:	f7fd fd86 	bl	80062ac <HAL_GetTick>
 80087a0:	4602      	mov	r2, r0
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	1ad3      	subs	r3, r2, r3
 80087a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80087aa:	d901      	bls.n	80087b0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80087ac:	2303      	movs	r3, #3
 80087ae:	e01f      	b.n	80087f0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80087b0:	4b13      	ldr	r3, [pc, #76]	; (8008800 <HAL_PWREx_EnableOverDrive+0x98>)
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80087b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087bc:	d1ee      	bne.n	800879c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80087be:	4b11      	ldr	r3, [pc, #68]	; (8008804 <HAL_PWREx_EnableOverDrive+0x9c>)
 80087c0:	2201      	movs	r2, #1
 80087c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80087c4:	f7fd fd72 	bl	80062ac <HAL_GetTick>
 80087c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80087ca:	e009      	b.n	80087e0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80087cc:	f7fd fd6e 	bl	80062ac <HAL_GetTick>
 80087d0:	4602      	mov	r2, r0
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	1ad3      	subs	r3, r2, r3
 80087d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80087da:	d901      	bls.n	80087e0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80087dc:	2303      	movs	r3, #3
 80087de:	e007      	b.n	80087f0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80087e0:	4b07      	ldr	r3, [pc, #28]	; (8008800 <HAL_PWREx_EnableOverDrive+0x98>)
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80087ec:	d1ee      	bne.n	80087cc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80087ee:	2300      	movs	r3, #0
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3708      	adds	r7, #8
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}
 80087f8:	40023800 	.word	0x40023800
 80087fc:	420e0040 	.word	0x420e0040
 8008800:	40007000 	.word	0x40007000
 8008804:	420e0044 	.word	0x420e0044

08008808 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b084      	sub	sp, #16
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
 8008810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d101      	bne.n	800881c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008818:	2301      	movs	r3, #1
 800881a:	e0cc      	b.n	80089b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800881c:	4b68      	ldr	r3, [pc, #416]	; (80089c0 <HAL_RCC_ClockConfig+0x1b8>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f003 030f 	and.w	r3, r3, #15
 8008824:	683a      	ldr	r2, [r7, #0]
 8008826:	429a      	cmp	r2, r3
 8008828:	d90c      	bls.n	8008844 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800882a:	4b65      	ldr	r3, [pc, #404]	; (80089c0 <HAL_RCC_ClockConfig+0x1b8>)
 800882c:	683a      	ldr	r2, [r7, #0]
 800882e:	b2d2      	uxtb	r2, r2
 8008830:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008832:	4b63      	ldr	r3, [pc, #396]	; (80089c0 <HAL_RCC_ClockConfig+0x1b8>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f003 030f 	and.w	r3, r3, #15
 800883a:	683a      	ldr	r2, [r7, #0]
 800883c:	429a      	cmp	r2, r3
 800883e:	d001      	beq.n	8008844 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008840:	2301      	movs	r3, #1
 8008842:	e0b8      	b.n	80089b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f003 0302 	and.w	r3, r3, #2
 800884c:	2b00      	cmp	r3, #0
 800884e:	d020      	beq.n	8008892 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f003 0304 	and.w	r3, r3, #4
 8008858:	2b00      	cmp	r3, #0
 800885a:	d005      	beq.n	8008868 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800885c:	4b59      	ldr	r3, [pc, #356]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	4a58      	ldr	r2, [pc, #352]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 8008862:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008866:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f003 0308 	and.w	r3, r3, #8
 8008870:	2b00      	cmp	r3, #0
 8008872:	d005      	beq.n	8008880 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008874:	4b53      	ldr	r3, [pc, #332]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 8008876:	689b      	ldr	r3, [r3, #8]
 8008878:	4a52      	ldr	r2, [pc, #328]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 800887a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800887e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008880:	4b50      	ldr	r3, [pc, #320]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	494d      	ldr	r1, [pc, #308]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 800888e:	4313      	orrs	r3, r2
 8008890:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f003 0301 	and.w	r3, r3, #1
 800889a:	2b00      	cmp	r3, #0
 800889c:	d044      	beq.n	8008928 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	2b01      	cmp	r3, #1
 80088a4:	d107      	bne.n	80088b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80088a6:	4b47      	ldr	r3, [pc, #284]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d119      	bne.n	80088e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e07f      	b.n	80089b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	2b02      	cmp	r3, #2
 80088bc:	d003      	beq.n	80088c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80088c2:	2b03      	cmp	r3, #3
 80088c4:	d107      	bne.n	80088d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80088c6:	4b3f      	ldr	r3, [pc, #252]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d109      	bne.n	80088e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80088d2:	2301      	movs	r3, #1
 80088d4:	e06f      	b.n	80089b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80088d6:	4b3b      	ldr	r3, [pc, #236]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f003 0302 	and.w	r3, r3, #2
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d101      	bne.n	80088e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	e067      	b.n	80089b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80088e6:	4b37      	ldr	r3, [pc, #220]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	f023 0203 	bic.w	r2, r3, #3
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	4934      	ldr	r1, [pc, #208]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 80088f4:	4313      	orrs	r3, r2
 80088f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80088f8:	f7fd fcd8 	bl	80062ac <HAL_GetTick>
 80088fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088fe:	e00a      	b.n	8008916 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008900:	f7fd fcd4 	bl	80062ac <HAL_GetTick>
 8008904:	4602      	mov	r2, r0
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	1ad3      	subs	r3, r2, r3
 800890a:	f241 3288 	movw	r2, #5000	; 0x1388
 800890e:	4293      	cmp	r3, r2
 8008910:	d901      	bls.n	8008916 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008912:	2303      	movs	r3, #3
 8008914:	e04f      	b.n	80089b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008916:	4b2b      	ldr	r3, [pc, #172]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	f003 020c 	and.w	r2, r3, #12
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	009b      	lsls	r3, r3, #2
 8008924:	429a      	cmp	r2, r3
 8008926:	d1eb      	bne.n	8008900 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008928:	4b25      	ldr	r3, [pc, #148]	; (80089c0 <HAL_RCC_ClockConfig+0x1b8>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f003 030f 	and.w	r3, r3, #15
 8008930:	683a      	ldr	r2, [r7, #0]
 8008932:	429a      	cmp	r2, r3
 8008934:	d20c      	bcs.n	8008950 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008936:	4b22      	ldr	r3, [pc, #136]	; (80089c0 <HAL_RCC_ClockConfig+0x1b8>)
 8008938:	683a      	ldr	r2, [r7, #0]
 800893a:	b2d2      	uxtb	r2, r2
 800893c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800893e:	4b20      	ldr	r3, [pc, #128]	; (80089c0 <HAL_RCC_ClockConfig+0x1b8>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f003 030f 	and.w	r3, r3, #15
 8008946:	683a      	ldr	r2, [r7, #0]
 8008948:	429a      	cmp	r2, r3
 800894a:	d001      	beq.n	8008950 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	e032      	b.n	80089b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f003 0304 	and.w	r3, r3, #4
 8008958:	2b00      	cmp	r3, #0
 800895a:	d008      	beq.n	800896e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800895c:	4b19      	ldr	r3, [pc, #100]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	4916      	ldr	r1, [pc, #88]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 800896a:	4313      	orrs	r3, r2
 800896c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f003 0308 	and.w	r3, r3, #8
 8008976:	2b00      	cmp	r3, #0
 8008978:	d009      	beq.n	800898e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800897a:	4b12      	ldr	r3, [pc, #72]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	691b      	ldr	r3, [r3, #16]
 8008986:	00db      	lsls	r3, r3, #3
 8008988:	490e      	ldr	r1, [pc, #56]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 800898a:	4313      	orrs	r3, r2
 800898c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800898e:	f000 f821 	bl	80089d4 <HAL_RCC_GetSysClockFreq>
 8008992:	4601      	mov	r1, r0
 8008994:	4b0b      	ldr	r3, [pc, #44]	; (80089c4 <HAL_RCC_ClockConfig+0x1bc>)
 8008996:	689b      	ldr	r3, [r3, #8]
 8008998:	091b      	lsrs	r3, r3, #4
 800899a:	f003 030f 	and.w	r3, r3, #15
 800899e:	4a0a      	ldr	r2, [pc, #40]	; (80089c8 <HAL_RCC_ClockConfig+0x1c0>)
 80089a0:	5cd3      	ldrb	r3, [r2, r3]
 80089a2:	fa21 f303 	lsr.w	r3, r1, r3
 80089a6:	4a09      	ldr	r2, [pc, #36]	; (80089cc <HAL_RCC_ClockConfig+0x1c4>)
 80089a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80089aa:	4b09      	ldr	r3, [pc, #36]	; (80089d0 <HAL_RCC_ClockConfig+0x1c8>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4618      	mov	r0, r3
 80089b0:	f7fd fc38 	bl	8006224 <HAL_InitTick>

  return HAL_OK;
 80089b4:	2300      	movs	r3, #0
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3710      	adds	r7, #16
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	40023c00 	.word	0x40023c00
 80089c4:	40023800 	.word	0x40023800
 80089c8:	08017b80 	.word	0x08017b80
 80089cc:	20000000 	.word	0x20000000
 80089d0:	20000004 	.word	0x20000004

080089d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80089d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089d6:	b085      	sub	sp, #20
 80089d8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80089da:	2300      	movs	r3, #0
 80089dc:	607b      	str	r3, [r7, #4]
 80089de:	2300      	movs	r3, #0
 80089e0:	60fb      	str	r3, [r7, #12]
 80089e2:	2300      	movs	r3, #0
 80089e4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80089e6:	2300      	movs	r3, #0
 80089e8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80089ea:	4b63      	ldr	r3, [pc, #396]	; (8008b78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	f003 030c 	and.w	r3, r3, #12
 80089f2:	2b04      	cmp	r3, #4
 80089f4:	d007      	beq.n	8008a06 <HAL_RCC_GetSysClockFreq+0x32>
 80089f6:	2b08      	cmp	r3, #8
 80089f8:	d008      	beq.n	8008a0c <HAL_RCC_GetSysClockFreq+0x38>
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	f040 80b4 	bne.w	8008b68 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008a00:	4b5e      	ldr	r3, [pc, #376]	; (8008b7c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008a02:	60bb      	str	r3, [r7, #8]
       break;
 8008a04:	e0b3      	b.n	8008b6e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008a06:	4b5d      	ldr	r3, [pc, #372]	; (8008b7c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008a08:	60bb      	str	r3, [r7, #8]
      break;
 8008a0a:	e0b0      	b.n	8008b6e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008a0c:	4b5a      	ldr	r3, [pc, #360]	; (8008b78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008a14:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008a16:	4b58      	ldr	r3, [pc, #352]	; (8008b78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d04a      	beq.n	8008ab8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008a22:	4b55      	ldr	r3, [pc, #340]	; (8008b78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	099b      	lsrs	r3, r3, #6
 8008a28:	f04f 0400 	mov.w	r4, #0
 8008a2c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008a30:	f04f 0200 	mov.w	r2, #0
 8008a34:	ea03 0501 	and.w	r5, r3, r1
 8008a38:	ea04 0602 	and.w	r6, r4, r2
 8008a3c:	4629      	mov	r1, r5
 8008a3e:	4632      	mov	r2, r6
 8008a40:	f04f 0300 	mov.w	r3, #0
 8008a44:	f04f 0400 	mov.w	r4, #0
 8008a48:	0154      	lsls	r4, r2, #5
 8008a4a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008a4e:	014b      	lsls	r3, r1, #5
 8008a50:	4619      	mov	r1, r3
 8008a52:	4622      	mov	r2, r4
 8008a54:	1b49      	subs	r1, r1, r5
 8008a56:	eb62 0206 	sbc.w	r2, r2, r6
 8008a5a:	f04f 0300 	mov.w	r3, #0
 8008a5e:	f04f 0400 	mov.w	r4, #0
 8008a62:	0194      	lsls	r4, r2, #6
 8008a64:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008a68:	018b      	lsls	r3, r1, #6
 8008a6a:	1a5b      	subs	r3, r3, r1
 8008a6c:	eb64 0402 	sbc.w	r4, r4, r2
 8008a70:	f04f 0100 	mov.w	r1, #0
 8008a74:	f04f 0200 	mov.w	r2, #0
 8008a78:	00e2      	lsls	r2, r4, #3
 8008a7a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008a7e:	00d9      	lsls	r1, r3, #3
 8008a80:	460b      	mov	r3, r1
 8008a82:	4614      	mov	r4, r2
 8008a84:	195b      	adds	r3, r3, r5
 8008a86:	eb44 0406 	adc.w	r4, r4, r6
 8008a8a:	f04f 0100 	mov.w	r1, #0
 8008a8e:	f04f 0200 	mov.w	r2, #0
 8008a92:	02a2      	lsls	r2, r4, #10
 8008a94:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8008a98:	0299      	lsls	r1, r3, #10
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	4614      	mov	r4, r2
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	4621      	mov	r1, r4
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f04f 0400 	mov.w	r4, #0
 8008aa8:	461a      	mov	r2, r3
 8008aaa:	4623      	mov	r3, r4
 8008aac:	f7f8 f904 	bl	8000cb8 <__aeabi_uldivmod>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	460c      	mov	r4, r1
 8008ab4:	60fb      	str	r3, [r7, #12]
 8008ab6:	e049      	b.n	8008b4c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008ab8:	4b2f      	ldr	r3, [pc, #188]	; (8008b78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	099b      	lsrs	r3, r3, #6
 8008abe:	f04f 0400 	mov.w	r4, #0
 8008ac2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008ac6:	f04f 0200 	mov.w	r2, #0
 8008aca:	ea03 0501 	and.w	r5, r3, r1
 8008ace:	ea04 0602 	and.w	r6, r4, r2
 8008ad2:	4629      	mov	r1, r5
 8008ad4:	4632      	mov	r2, r6
 8008ad6:	f04f 0300 	mov.w	r3, #0
 8008ada:	f04f 0400 	mov.w	r4, #0
 8008ade:	0154      	lsls	r4, r2, #5
 8008ae0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008ae4:	014b      	lsls	r3, r1, #5
 8008ae6:	4619      	mov	r1, r3
 8008ae8:	4622      	mov	r2, r4
 8008aea:	1b49      	subs	r1, r1, r5
 8008aec:	eb62 0206 	sbc.w	r2, r2, r6
 8008af0:	f04f 0300 	mov.w	r3, #0
 8008af4:	f04f 0400 	mov.w	r4, #0
 8008af8:	0194      	lsls	r4, r2, #6
 8008afa:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008afe:	018b      	lsls	r3, r1, #6
 8008b00:	1a5b      	subs	r3, r3, r1
 8008b02:	eb64 0402 	sbc.w	r4, r4, r2
 8008b06:	f04f 0100 	mov.w	r1, #0
 8008b0a:	f04f 0200 	mov.w	r2, #0
 8008b0e:	00e2      	lsls	r2, r4, #3
 8008b10:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008b14:	00d9      	lsls	r1, r3, #3
 8008b16:	460b      	mov	r3, r1
 8008b18:	4614      	mov	r4, r2
 8008b1a:	195b      	adds	r3, r3, r5
 8008b1c:	eb44 0406 	adc.w	r4, r4, r6
 8008b20:	f04f 0100 	mov.w	r1, #0
 8008b24:	f04f 0200 	mov.w	r2, #0
 8008b28:	02a2      	lsls	r2, r4, #10
 8008b2a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8008b2e:	0299      	lsls	r1, r3, #10
 8008b30:	460b      	mov	r3, r1
 8008b32:	4614      	mov	r4, r2
 8008b34:	4618      	mov	r0, r3
 8008b36:	4621      	mov	r1, r4
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f04f 0400 	mov.w	r4, #0
 8008b3e:	461a      	mov	r2, r3
 8008b40:	4623      	mov	r3, r4
 8008b42:	f7f8 f8b9 	bl	8000cb8 <__aeabi_uldivmod>
 8008b46:	4603      	mov	r3, r0
 8008b48:	460c      	mov	r4, r1
 8008b4a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008b4c:	4b0a      	ldr	r3, [pc, #40]	; (8008b78 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008b4e:	685b      	ldr	r3, [r3, #4]
 8008b50:	0c1b      	lsrs	r3, r3, #16
 8008b52:	f003 0303 	and.w	r3, r3, #3
 8008b56:	3301      	adds	r3, #1
 8008b58:	005b      	lsls	r3, r3, #1
 8008b5a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008b5c:	68fa      	ldr	r2, [r7, #12]
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b64:	60bb      	str	r3, [r7, #8]
      break;
 8008b66:	e002      	b.n	8008b6e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008b68:	4b04      	ldr	r3, [pc, #16]	; (8008b7c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008b6a:	60bb      	str	r3, [r7, #8]
      break;
 8008b6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008b6e:	68bb      	ldr	r3, [r7, #8]
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3714      	adds	r7, #20
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b78:	40023800 	.word	0x40023800
 8008b7c:	00f42400 	.word	0x00f42400

08008b80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b80:	b480      	push	{r7}
 8008b82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008b84:	4b03      	ldr	r3, [pc, #12]	; (8008b94 <HAL_RCC_GetHCLKFreq+0x14>)
 8008b86:	681b      	ldr	r3, [r3, #0]
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop
 8008b94:	20000000 	.word	0x20000000

08008b98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008b9c:	f7ff fff0 	bl	8008b80 <HAL_RCC_GetHCLKFreq>
 8008ba0:	4601      	mov	r1, r0
 8008ba2:	4b05      	ldr	r3, [pc, #20]	; (8008bb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008ba4:	689b      	ldr	r3, [r3, #8]
 8008ba6:	0a9b      	lsrs	r3, r3, #10
 8008ba8:	f003 0307 	and.w	r3, r3, #7
 8008bac:	4a03      	ldr	r2, [pc, #12]	; (8008bbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8008bae:	5cd3      	ldrb	r3, [r2, r3]
 8008bb0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	bd80      	pop	{r7, pc}
 8008bb8:	40023800 	.word	0x40023800
 8008bbc:	08017b90 	.word	0x08017b90

08008bc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008bc4:	f7ff ffdc 	bl	8008b80 <HAL_RCC_GetHCLKFreq>
 8008bc8:	4601      	mov	r1, r0
 8008bca:	4b05      	ldr	r3, [pc, #20]	; (8008be0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008bcc:	689b      	ldr	r3, [r3, #8]
 8008bce:	0b5b      	lsrs	r3, r3, #13
 8008bd0:	f003 0307 	and.w	r3, r3, #7
 8008bd4:	4a03      	ldr	r2, [pc, #12]	; (8008be4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008bd6:	5cd3      	ldrb	r3, [r2, r3]
 8008bd8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	bd80      	pop	{r7, pc}
 8008be0:	40023800 	.word	0x40023800
 8008be4:	08017b90 	.word	0x08017b90

08008be8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b088      	sub	sp, #32
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 8008c00:	2300      	movs	r3, #0
 8008c02:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d00a      	beq.n	8008c26 <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008c10:	4b66      	ldr	r3, [pc, #408]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008c12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008c16:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c1e:	4963      	ldr	r1, [pc, #396]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008c20:	4313      	orrs	r3, r2
 8008c22:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d00a      	beq.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8008c32:	4b5e      	ldr	r3, [pc, #376]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008c34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008c38:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c40:	495a      	ldr	r1, [pc, #360]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008c42:	4313      	orrs	r3, r2
 8008c44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f003 0301 	and.w	r3, r3, #1
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d10b      	bne.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d105      	bne.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d075      	beq.n	8008d58 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008c6c:	4b50      	ldr	r3, [pc, #320]	; (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8008c6e:	2200      	movs	r2, #0
 8008c70:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008c72:	f7fd fb1b 	bl	80062ac <HAL_GetTick>
 8008c76:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008c78:	e008      	b.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008c7a:	f7fd fb17 	bl	80062ac <HAL_GetTick>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	69fb      	ldr	r3, [r7, #28]
 8008c82:	1ad3      	subs	r3, r2, r3
 8008c84:	2b02      	cmp	r3, #2
 8008c86:	d901      	bls.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008c88:	2303      	movs	r3, #3
 8008c8a:	e1dc      	b.n	8009046 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008c8c:	4b47      	ldr	r3, [pc, #284]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1f0      	bne.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f003 0301 	and.w	r3, r3, #1
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d009      	beq.n	8008cb8 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	019a      	lsls	r2, r3, #6
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	071b      	lsls	r3, r3, #28
 8008cb0:	493e      	ldr	r1, [pc, #248]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f003 0302 	and.w	r3, r3, #2
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d01f      	beq.n	8008d04 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008cc4:	4b39      	ldr	r3, [pc, #228]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008cc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008cca:	0f1b      	lsrs	r3, r3, #28
 8008ccc:	f003 0307 	and.w	r3, r3, #7
 8008cd0:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	019a      	lsls	r2, r3, #6
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	68db      	ldr	r3, [r3, #12]
 8008cdc:	061b      	lsls	r3, r3, #24
 8008cde:	431a      	orrs	r2, r3
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	071b      	lsls	r3, r3, #28
 8008ce4:	4931      	ldr	r1, [pc, #196]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008cec:	4b2f      	ldr	r3, [pc, #188]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008cee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008cf2:	f023 021f 	bic.w	r2, r3, #31
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6a1b      	ldr	r3, [r3, #32]
 8008cfa:	3b01      	subs	r3, #1
 8008cfc:	492b      	ldr	r1, [pc, #172]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00d      	beq.n	8008d2c <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	019a      	lsls	r2, r3, #6
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	68db      	ldr	r3, [r3, #12]
 8008d1a:	061b      	lsls	r3, r3, #24
 8008d1c:	431a      	orrs	r2, r3
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	689b      	ldr	r3, [r3, #8]
 8008d22:	071b      	lsls	r3, r3, #28
 8008d24:	4921      	ldr	r1, [pc, #132]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008d26:	4313      	orrs	r3, r2
 8008d28:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008d2c:	4b20      	ldr	r3, [pc, #128]	; (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8008d2e:	2201      	movs	r2, #1
 8008d30:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008d32:	f7fd fabb 	bl	80062ac <HAL_GetTick>
 8008d36:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008d38:	e008      	b.n	8008d4c <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008d3a:	f7fd fab7 	bl	80062ac <HAL_GetTick>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	1ad3      	subs	r3, r2, r3
 8008d44:	2b02      	cmp	r3, #2
 8008d46:	d901      	bls.n	8008d4c <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008d48:	2303      	movs	r3, #3
 8008d4a:	e17c      	b.n	8009046 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008d4c:	4b17      	ldr	r3, [pc, #92]	; (8008dac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d0f0      	beq.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f003 0304 	and.w	r3, r3, #4
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d112      	bne.n	8008d8a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d10c      	bne.n	8008d8a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	f000 80ce 	beq.w	8008f1a <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 8008d82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008d86:	f040 80c8 	bne.w	8008f1a <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008d8a:	4b0a      	ldr	r3, [pc, #40]	; (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008d90:	f7fd fa8c 	bl	80062ac <HAL_GetTick>
 8008d94:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008d96:	e00f      	b.n	8008db8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008d98:	f7fd fa88 	bl	80062ac <HAL_GetTick>
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	69fb      	ldr	r3, [r7, #28]
 8008da0:	1ad3      	subs	r3, r2, r3
 8008da2:	2b02      	cmp	r3, #2
 8008da4:	d908      	bls.n	8008db8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008da6:	2303      	movs	r3, #3
 8008da8:	e14d      	b.n	8009046 <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8008daa:	bf00      	nop
 8008dac:	40023800 	.word	0x40023800
 8008db0:	42470068 	.word	0x42470068
 8008db4:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008db8:	4ba5      	ldr	r3, [pc, #660]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008dc0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008dc4:	d0e8      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f003 0304 	and.w	r3, r3, #4
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d02e      	beq.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8008dd2:	4b9f      	ldr	r3, [pc, #636]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008dd8:	0c1b      	lsrs	r3, r3, #16
 8008dda:	f003 0303 	and.w	r3, r3, #3
 8008dde:	3301      	adds	r3, #1
 8008de0:	005b      	lsls	r3, r3, #1
 8008de2:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008de4:	4b9a      	ldr	r3, [pc, #616]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008dea:	0f1b      	lsrs	r3, r3, #28
 8008dec:	f003 0307 	and.w	r3, r3, #7
 8008df0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	019a      	lsls	r2, r3, #6
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	085b      	lsrs	r3, r3, #1
 8008dfc:	3b01      	subs	r3, #1
 8008dfe:	041b      	lsls	r3, r3, #16
 8008e00:	431a      	orrs	r2, r3
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	699b      	ldr	r3, [r3, #24]
 8008e06:	061b      	lsls	r3, r3, #24
 8008e08:	431a      	orrs	r2, r3
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	071b      	lsls	r3, r3, #28
 8008e0e:	4990      	ldr	r1, [pc, #576]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008e10:	4313      	orrs	r3, r2
 8008e12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008e16:	4b8e      	ldr	r3, [pc, #568]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008e18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e1c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e24:	3b01      	subs	r3, #1
 8008e26:	021b      	lsls	r3, r3, #8
 8008e28:	4989      	ldr	r1, [pc, #548]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008e2a:	4313      	orrs	r3, r2
 8008e2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f003 0308 	and.w	r3, r3, #8
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d02c      	beq.n	8008e96 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8008e3c:	4b84      	ldr	r3, [pc, #528]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e42:	0c1b      	lsrs	r3, r3, #16
 8008e44:	f003 0303 	and.w	r3, r3, #3
 8008e48:	3301      	adds	r3, #1
 8008e4a:	005b      	lsls	r3, r3, #1
 8008e4c:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008e4e:	4b80      	ldr	r3, [pc, #512]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e54:	0e1b      	lsrs	r3, r3, #24
 8008e56:	f003 030f 	and.w	r3, r3, #15
 8008e5a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	691b      	ldr	r3, [r3, #16]
 8008e60:	019a      	lsls	r2, r3, #6
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	085b      	lsrs	r3, r3, #1
 8008e66:	3b01      	subs	r3, #1
 8008e68:	041b      	lsls	r3, r3, #16
 8008e6a:	431a      	orrs	r2, r3
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	061b      	lsls	r3, r3, #24
 8008e70:	431a      	orrs	r2, r3
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	69db      	ldr	r3, [r3, #28]
 8008e76:	071b      	lsls	r3, r3, #28
 8008e78:	4975      	ldr	r1, [pc, #468]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008e80:	4b73      	ldr	r3, [pc, #460]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008e82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e86:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e8e:	4970      	ldr	r1, [pc, #448]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008e90:	4313      	orrs	r3, r2
 8008e92:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d024      	beq.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 8008ea6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008eaa:	d11f      	bne.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008eac:	4b68      	ldr	r3, [pc, #416]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008eb2:	0e1b      	lsrs	r3, r3, #24
 8008eb4:	f003 030f 	and.w	r3, r3, #15
 8008eb8:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008eba:	4b65      	ldr	r3, [pc, #404]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ec0:	0f1b      	lsrs	r3, r3, #28
 8008ec2:	f003 0307 	and.w	r3, r3, #7
 8008ec6:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	691b      	ldr	r3, [r3, #16]
 8008ecc:	019a      	lsls	r2, r3, #6
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	695b      	ldr	r3, [r3, #20]
 8008ed2:	085b      	lsrs	r3, r3, #1
 8008ed4:	3b01      	subs	r3, #1
 8008ed6:	041b      	lsls	r3, r3, #16
 8008ed8:	431a      	orrs	r2, r3
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	061b      	lsls	r3, r3, #24
 8008ede:	431a      	orrs	r2, r3
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	071b      	lsls	r3, r3, #28
 8008ee4:	495a      	ldr	r1, [pc, #360]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008eec:	4b59      	ldr	r3, [pc, #356]	; (8009054 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8008eee:	2201      	movs	r2, #1
 8008ef0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008ef2:	f7fd f9db 	bl	80062ac <HAL_GetTick>
 8008ef6:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008ef8:	e008      	b.n	8008f0c <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008efa:	f7fd f9d7 	bl	80062ac <HAL_GetTick>
 8008efe:	4602      	mov	r2, r0
 8008f00:	69fb      	ldr	r3, [r7, #28]
 8008f02:	1ad3      	subs	r3, r2, r3
 8008f04:	2b02      	cmp	r3, #2
 8008f06:	d901      	bls.n	8008f0c <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008f08:	2303      	movs	r3, #3
 8008f0a:	e09c      	b.n	8009046 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008f0c:	4b50      	ldr	r3, [pc, #320]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008f14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008f18:	d1ef      	bne.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f003 0320 	and.w	r3, r3, #32
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	f000 8083 	beq.w	800902e <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008f28:	2300      	movs	r3, #0
 8008f2a:	60bb      	str	r3, [r7, #8]
 8008f2c:	4b48      	ldr	r3, [pc, #288]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f30:	4a47      	ldr	r2, [pc, #284]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008f32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f36:	6413      	str	r3, [r2, #64]	; 0x40
 8008f38:	4b45      	ldr	r3, [pc, #276]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f40:	60bb      	str	r3, [r7, #8]
 8008f42:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008f44:	4b44      	ldr	r3, [pc, #272]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a43      	ldr	r2, [pc, #268]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8008f4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f4e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008f50:	f7fd f9ac 	bl	80062ac <HAL_GetTick>
 8008f54:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008f56:	e008      	b.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008f58:	f7fd f9a8 	bl	80062ac <HAL_GetTick>
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	69fb      	ldr	r3, [r7, #28]
 8008f60:	1ad3      	subs	r3, r2, r3
 8008f62:	2b02      	cmp	r3, #2
 8008f64:	d901      	bls.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 8008f66:	2303      	movs	r3, #3
 8008f68:	e06d      	b.n	8009046 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008f6a:	4b3b      	ldr	r3, [pc, #236]	; (8009058 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d0f0      	beq.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008f76:	4b36      	ldr	r3, [pc, #216]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008f78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f7e:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d02f      	beq.n	8008fe6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f8e:	69ba      	ldr	r2, [r7, #24]
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d028      	beq.n	8008fe6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008f94:	4b2e      	ldr	r3, [pc, #184]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008f96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f9c:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008f9e:	4b2f      	ldr	r3, [pc, #188]	; (800905c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8008fa0:	2201      	movs	r2, #1
 8008fa2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008fa4:	4b2d      	ldr	r3, [pc, #180]	; (800905c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008faa:	4a29      	ldr	r2, [pc, #164]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008fac:	69bb      	ldr	r3, [r7, #24]
 8008fae:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008fb0:	4b27      	ldr	r3, [pc, #156]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008fb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fb4:	f003 0301 	and.w	r3, r3, #1
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d114      	bne.n	8008fe6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008fbc:	f7fd f976 	bl	80062ac <HAL_GetTick>
 8008fc0:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008fc2:	e00a      	b.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008fc4:	f7fd f972 	bl	80062ac <HAL_GetTick>
 8008fc8:	4602      	mov	r2, r0
 8008fca:	69fb      	ldr	r3, [r7, #28]
 8008fcc:	1ad3      	subs	r3, r2, r3
 8008fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d901      	bls.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 8008fd6:	2303      	movs	r3, #3
 8008fd8:	e035      	b.n	8009046 <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008fda:	4b1d      	ldr	r3, [pc, #116]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008fdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fde:	f003 0302 	and.w	r3, r3, #2
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d0ee      	beq.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008fee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ff2:	d10d      	bne.n	8009010 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8008ff4:	4b16      	ldr	r3, [pc, #88]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8008ff6:	689b      	ldr	r3, [r3, #8]
 8008ff8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009000:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009004:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009008:	4911      	ldr	r1, [pc, #68]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800900a:	4313      	orrs	r3, r2
 800900c:	608b      	str	r3, [r1, #8]
 800900e:	e005      	b.n	800901c <HAL_RCCEx_PeriphCLKConfig+0x434>
 8009010:	4b0f      	ldr	r3, [pc, #60]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	4a0e      	ldr	r2, [pc, #56]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009016:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800901a:	6093      	str	r3, [r2, #8]
 800901c:	4b0c      	ldr	r3, [pc, #48]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800901e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009028:	4909      	ldr	r1, [pc, #36]	; (8009050 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800902a:	4313      	orrs	r3, r2
 800902c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f003 0310 	and.w	r3, r3, #16
 8009036:	2b00      	cmp	r3, #0
 8009038:	d004      	beq.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8009040:	4b07      	ldr	r3, [pc, #28]	; (8009060 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 8009042:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	3720      	adds	r7, #32
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	40023800 	.word	0x40023800
 8009054:	42470070 	.word	0x42470070
 8009058:	40007000 	.word	0x40007000
 800905c:	42470e40 	.word	0x42470e40
 8009060:	424711e0 	.word	0x424711e0

08009064 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b086      	sub	sp, #24
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800906c:	2300      	movs	r3, #0
 800906e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f003 0301 	and.w	r3, r3, #1
 8009078:	2b00      	cmp	r3, #0
 800907a:	d075      	beq.n	8009168 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800907c:	4ba2      	ldr	r3, [pc, #648]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	f003 030c 	and.w	r3, r3, #12
 8009084:	2b04      	cmp	r3, #4
 8009086:	d00c      	beq.n	80090a2 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009088:	4b9f      	ldr	r3, [pc, #636]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 800908a:	689b      	ldr	r3, [r3, #8]
 800908c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009090:	2b08      	cmp	r3, #8
 8009092:	d112      	bne.n	80090ba <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009094:	4b9c      	ldr	r3, [pc, #624]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800909c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80090a0:	d10b      	bne.n	80090ba <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80090a2:	4b99      	ldr	r3, [pc, #612]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d05b      	beq.n	8009166 <HAL_RCC_OscConfig+0x102>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d157      	bne.n	8009166 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	e20b      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090c2:	d106      	bne.n	80090d2 <HAL_RCC_OscConfig+0x6e>
 80090c4:	4b90      	ldr	r3, [pc, #576]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a8f      	ldr	r2, [pc, #572]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80090ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090ce:	6013      	str	r3, [r2, #0]
 80090d0:	e01d      	b.n	800910e <HAL_RCC_OscConfig+0xaa>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	685b      	ldr	r3, [r3, #4]
 80090d6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80090da:	d10c      	bne.n	80090f6 <HAL_RCC_OscConfig+0x92>
 80090dc:	4b8a      	ldr	r3, [pc, #552]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	4a89      	ldr	r2, [pc, #548]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80090e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80090e6:	6013      	str	r3, [r2, #0]
 80090e8:	4b87      	ldr	r3, [pc, #540]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4a86      	ldr	r2, [pc, #536]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80090ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090f2:	6013      	str	r3, [r2, #0]
 80090f4:	e00b      	b.n	800910e <HAL_RCC_OscConfig+0xaa>
 80090f6:	4b84      	ldr	r3, [pc, #528]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a83      	ldr	r2, [pc, #524]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80090fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009100:	6013      	str	r3, [r2, #0]
 8009102:	4b81      	ldr	r3, [pc, #516]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4a80      	ldr	r2, [pc, #512]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 8009108:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800910c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d013      	beq.n	800913e <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009116:	f7fd f8c9 	bl	80062ac <HAL_GetTick>
 800911a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800911c:	e008      	b.n	8009130 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800911e:	f7fd f8c5 	bl	80062ac <HAL_GetTick>
 8009122:	4602      	mov	r2, r0
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	1ad3      	subs	r3, r2, r3
 8009128:	2b64      	cmp	r3, #100	; 0x64
 800912a:	d901      	bls.n	8009130 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800912c:	2303      	movs	r3, #3
 800912e:	e1d0      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009130:	4b75      	ldr	r3, [pc, #468]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009138:	2b00      	cmp	r3, #0
 800913a:	d0f0      	beq.n	800911e <HAL_RCC_OscConfig+0xba>
 800913c:	e014      	b.n	8009168 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800913e:	f7fd f8b5 	bl	80062ac <HAL_GetTick>
 8009142:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009144:	e008      	b.n	8009158 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009146:	f7fd f8b1 	bl	80062ac <HAL_GetTick>
 800914a:	4602      	mov	r2, r0
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	1ad3      	subs	r3, r2, r3
 8009150:	2b64      	cmp	r3, #100	; 0x64
 8009152:	d901      	bls.n	8009158 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8009154:	2303      	movs	r3, #3
 8009156:	e1bc      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009158:	4b6b      	ldr	r3, [pc, #428]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009160:	2b00      	cmp	r3, #0
 8009162:	d1f0      	bne.n	8009146 <HAL_RCC_OscConfig+0xe2>
 8009164:	e000      	b.n	8009168 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009166:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f003 0302 	and.w	r3, r3, #2
 8009170:	2b00      	cmp	r3, #0
 8009172:	d063      	beq.n	800923c <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009174:	4b64      	ldr	r3, [pc, #400]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 8009176:	689b      	ldr	r3, [r3, #8]
 8009178:	f003 030c 	and.w	r3, r3, #12
 800917c:	2b00      	cmp	r3, #0
 800917e:	d00b      	beq.n	8009198 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009180:	4b61      	ldr	r3, [pc, #388]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 8009182:	689b      	ldr	r3, [r3, #8]
 8009184:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009188:	2b08      	cmp	r3, #8
 800918a:	d11c      	bne.n	80091c6 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800918c:	4b5e      	ldr	r3, [pc, #376]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009194:	2b00      	cmp	r3, #0
 8009196:	d116      	bne.n	80091c6 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009198:	4b5b      	ldr	r3, [pc, #364]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f003 0302 	and.w	r3, r3, #2
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d005      	beq.n	80091b0 <HAL_RCC_OscConfig+0x14c>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	68db      	ldr	r3, [r3, #12]
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d001      	beq.n	80091b0 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 80091ac:	2301      	movs	r3, #1
 80091ae:	e190      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80091b0:	4b55      	ldr	r3, [pc, #340]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	691b      	ldr	r3, [r3, #16]
 80091bc:	00db      	lsls	r3, r3, #3
 80091be:	4952      	ldr	r1, [pc, #328]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80091c0:	4313      	orrs	r3, r2
 80091c2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80091c4:	e03a      	b.n	800923c <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	68db      	ldr	r3, [r3, #12]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d020      	beq.n	8009210 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80091ce:	4b4f      	ldr	r3, [pc, #316]	; (800930c <HAL_RCC_OscConfig+0x2a8>)
 80091d0:	2201      	movs	r2, #1
 80091d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091d4:	f7fd f86a 	bl	80062ac <HAL_GetTick>
 80091d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80091da:	e008      	b.n	80091ee <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80091dc:	f7fd f866 	bl	80062ac <HAL_GetTick>
 80091e0:	4602      	mov	r2, r0
 80091e2:	693b      	ldr	r3, [r7, #16]
 80091e4:	1ad3      	subs	r3, r2, r3
 80091e6:	2b02      	cmp	r3, #2
 80091e8:	d901      	bls.n	80091ee <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80091ea:	2303      	movs	r3, #3
 80091ec:	e171      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80091ee:	4b46      	ldr	r3, [pc, #280]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	f003 0302 	and.w	r3, r3, #2
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d0f0      	beq.n	80091dc <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80091fa:	4b43      	ldr	r3, [pc, #268]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	691b      	ldr	r3, [r3, #16]
 8009206:	00db      	lsls	r3, r3, #3
 8009208:	493f      	ldr	r1, [pc, #252]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 800920a:	4313      	orrs	r3, r2
 800920c:	600b      	str	r3, [r1, #0]
 800920e:	e015      	b.n	800923c <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009210:	4b3e      	ldr	r3, [pc, #248]	; (800930c <HAL_RCC_OscConfig+0x2a8>)
 8009212:	2200      	movs	r2, #0
 8009214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009216:	f7fd f849 	bl	80062ac <HAL_GetTick>
 800921a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800921c:	e008      	b.n	8009230 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800921e:	f7fd f845 	bl	80062ac <HAL_GetTick>
 8009222:	4602      	mov	r2, r0
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	1ad3      	subs	r3, r2, r3
 8009228:	2b02      	cmp	r3, #2
 800922a:	d901      	bls.n	8009230 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800922c:	2303      	movs	r3, #3
 800922e:	e150      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009230:	4b35      	ldr	r3, [pc, #212]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f003 0302 	and.w	r3, r3, #2
 8009238:	2b00      	cmp	r3, #0
 800923a:	d1f0      	bne.n	800921e <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f003 0308 	and.w	r3, r3, #8
 8009244:	2b00      	cmp	r3, #0
 8009246:	d030      	beq.n	80092aa <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	695b      	ldr	r3, [r3, #20]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d016      	beq.n	800927e <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009250:	4b2f      	ldr	r3, [pc, #188]	; (8009310 <HAL_RCC_OscConfig+0x2ac>)
 8009252:	2201      	movs	r2, #1
 8009254:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009256:	f7fd f829 	bl	80062ac <HAL_GetTick>
 800925a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800925c:	e008      	b.n	8009270 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800925e:	f7fd f825 	bl	80062ac <HAL_GetTick>
 8009262:	4602      	mov	r2, r0
 8009264:	693b      	ldr	r3, [r7, #16]
 8009266:	1ad3      	subs	r3, r2, r3
 8009268:	2b02      	cmp	r3, #2
 800926a:	d901      	bls.n	8009270 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800926c:	2303      	movs	r3, #3
 800926e:	e130      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009270:	4b25      	ldr	r3, [pc, #148]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 8009272:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009274:	f003 0302 	and.w	r3, r3, #2
 8009278:	2b00      	cmp	r3, #0
 800927a:	d0f0      	beq.n	800925e <HAL_RCC_OscConfig+0x1fa>
 800927c:	e015      	b.n	80092aa <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800927e:	4b24      	ldr	r3, [pc, #144]	; (8009310 <HAL_RCC_OscConfig+0x2ac>)
 8009280:	2200      	movs	r2, #0
 8009282:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009284:	f7fd f812 	bl	80062ac <HAL_GetTick>
 8009288:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800928a:	e008      	b.n	800929e <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800928c:	f7fd f80e 	bl	80062ac <HAL_GetTick>
 8009290:	4602      	mov	r2, r0
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	1ad3      	subs	r3, r2, r3
 8009296:	2b02      	cmp	r3, #2
 8009298:	d901      	bls.n	800929e <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800929a:	2303      	movs	r3, #3
 800929c:	e119      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800929e:	4b1a      	ldr	r3, [pc, #104]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80092a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80092a2:	f003 0302 	and.w	r3, r3, #2
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d1f0      	bne.n	800928c <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f003 0304 	and.w	r3, r3, #4
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	f000 809f 	beq.w	80093f6 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 80092b8:	2300      	movs	r3, #0
 80092ba:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80092bc:	4b12      	ldr	r3, [pc, #72]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80092be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d10f      	bne.n	80092e8 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80092c8:	2300      	movs	r3, #0
 80092ca:	60fb      	str	r3, [r7, #12]
 80092cc:	4b0e      	ldr	r3, [pc, #56]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80092ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092d0:	4a0d      	ldr	r2, [pc, #52]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80092d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092d6:	6413      	str	r3, [r2, #64]	; 0x40
 80092d8:	4b0b      	ldr	r3, [pc, #44]	; (8009308 <HAL_RCC_OscConfig+0x2a4>)
 80092da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092e0:	60fb      	str	r3, [r7, #12]
 80092e2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80092e4:	2301      	movs	r3, #1
 80092e6:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80092e8:	4b0a      	ldr	r3, [pc, #40]	; (8009314 <HAL_RCC_OscConfig+0x2b0>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d120      	bne.n	8009336 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80092f4:	4b07      	ldr	r3, [pc, #28]	; (8009314 <HAL_RCC_OscConfig+0x2b0>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4a06      	ldr	r2, [pc, #24]	; (8009314 <HAL_RCC_OscConfig+0x2b0>)
 80092fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80092fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009300:	f7fc ffd4 	bl	80062ac <HAL_GetTick>
 8009304:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009306:	e010      	b.n	800932a <HAL_RCC_OscConfig+0x2c6>
 8009308:	40023800 	.word	0x40023800
 800930c:	42470000 	.word	0x42470000
 8009310:	42470e80 	.word	0x42470e80
 8009314:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009318:	f7fc ffc8 	bl	80062ac <HAL_GetTick>
 800931c:	4602      	mov	r2, r0
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	1ad3      	subs	r3, r2, r3
 8009322:	2b02      	cmp	r3, #2
 8009324:	d901      	bls.n	800932a <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8009326:	2303      	movs	r3, #3
 8009328:	e0d3      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800932a:	4b6c      	ldr	r3, [pc, #432]	; (80094dc <HAL_RCC_OscConfig+0x478>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009332:	2b00      	cmp	r3, #0
 8009334:	d0f0      	beq.n	8009318 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	689b      	ldr	r3, [r3, #8]
 800933a:	2b01      	cmp	r3, #1
 800933c:	d106      	bne.n	800934c <HAL_RCC_OscConfig+0x2e8>
 800933e:	4b68      	ldr	r3, [pc, #416]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 8009340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009342:	4a67      	ldr	r2, [pc, #412]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 8009344:	f043 0301 	orr.w	r3, r3, #1
 8009348:	6713      	str	r3, [r2, #112]	; 0x70
 800934a:	e01c      	b.n	8009386 <HAL_RCC_OscConfig+0x322>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	689b      	ldr	r3, [r3, #8]
 8009350:	2b05      	cmp	r3, #5
 8009352:	d10c      	bne.n	800936e <HAL_RCC_OscConfig+0x30a>
 8009354:	4b62      	ldr	r3, [pc, #392]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 8009356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009358:	4a61      	ldr	r2, [pc, #388]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 800935a:	f043 0304 	orr.w	r3, r3, #4
 800935e:	6713      	str	r3, [r2, #112]	; 0x70
 8009360:	4b5f      	ldr	r3, [pc, #380]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 8009362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009364:	4a5e      	ldr	r2, [pc, #376]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 8009366:	f043 0301 	orr.w	r3, r3, #1
 800936a:	6713      	str	r3, [r2, #112]	; 0x70
 800936c:	e00b      	b.n	8009386 <HAL_RCC_OscConfig+0x322>
 800936e:	4b5c      	ldr	r3, [pc, #368]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 8009370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009372:	4a5b      	ldr	r2, [pc, #364]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 8009374:	f023 0301 	bic.w	r3, r3, #1
 8009378:	6713      	str	r3, [r2, #112]	; 0x70
 800937a:	4b59      	ldr	r3, [pc, #356]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 800937c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800937e:	4a58      	ldr	r2, [pc, #352]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 8009380:	f023 0304 	bic.w	r3, r3, #4
 8009384:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	689b      	ldr	r3, [r3, #8]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d015      	beq.n	80093ba <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800938e:	f7fc ff8d 	bl	80062ac <HAL_GetTick>
 8009392:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009394:	e00a      	b.n	80093ac <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009396:	f7fc ff89 	bl	80062ac <HAL_GetTick>
 800939a:	4602      	mov	r2, r0
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	1ad3      	subs	r3, r2, r3
 80093a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d901      	bls.n	80093ac <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 80093a8:	2303      	movs	r3, #3
 80093aa:	e092      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80093ac:	4b4c      	ldr	r3, [pc, #304]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 80093ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093b0:	f003 0302 	and.w	r3, r3, #2
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d0ee      	beq.n	8009396 <HAL_RCC_OscConfig+0x332>
 80093b8:	e014      	b.n	80093e4 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093ba:	f7fc ff77 	bl	80062ac <HAL_GetTick>
 80093be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80093c0:	e00a      	b.n	80093d8 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80093c2:	f7fc ff73 	bl	80062ac <HAL_GetTick>
 80093c6:	4602      	mov	r2, r0
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	1ad3      	subs	r3, r2, r3
 80093cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d901      	bls.n	80093d8 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 80093d4:	2303      	movs	r3, #3
 80093d6:	e07c      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80093d8:	4b41      	ldr	r3, [pc, #260]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 80093da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093dc:	f003 0302 	and.w	r3, r3, #2
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d1ee      	bne.n	80093c2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80093e4:	7dfb      	ldrb	r3, [r7, #23]
 80093e6:	2b01      	cmp	r3, #1
 80093e8:	d105      	bne.n	80093f6 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80093ea:	4b3d      	ldr	r3, [pc, #244]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 80093ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ee:	4a3c      	ldr	r2, [pc, #240]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 80093f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	699b      	ldr	r3, [r3, #24]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d068      	beq.n	80094d0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80093fe:	4b38      	ldr	r3, [pc, #224]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 8009400:	689b      	ldr	r3, [r3, #8]
 8009402:	f003 030c 	and.w	r3, r3, #12
 8009406:	2b08      	cmp	r3, #8
 8009408:	d060      	beq.n	80094cc <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	699b      	ldr	r3, [r3, #24]
 800940e:	2b02      	cmp	r3, #2
 8009410:	d145      	bne.n	800949e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009412:	4b34      	ldr	r3, [pc, #208]	; (80094e4 <HAL_RCC_OscConfig+0x480>)
 8009414:	2200      	movs	r2, #0
 8009416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009418:	f7fc ff48 	bl	80062ac <HAL_GetTick>
 800941c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800941e:	e008      	b.n	8009432 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009420:	f7fc ff44 	bl	80062ac <HAL_GetTick>
 8009424:	4602      	mov	r2, r0
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	1ad3      	subs	r3, r2, r3
 800942a:	2b02      	cmp	r3, #2
 800942c:	d901      	bls.n	8009432 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800942e:	2303      	movs	r3, #3
 8009430:	e04f      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009432:	4b2b      	ldr	r3, [pc, #172]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800943a:	2b00      	cmp	r3, #0
 800943c:	d1f0      	bne.n	8009420 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	69da      	ldr	r2, [r3, #28]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6a1b      	ldr	r3, [r3, #32]
 8009446:	431a      	orrs	r2, r3
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800944c:	019b      	lsls	r3, r3, #6
 800944e:	431a      	orrs	r2, r3
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009454:	085b      	lsrs	r3, r3, #1
 8009456:	3b01      	subs	r3, #1
 8009458:	041b      	lsls	r3, r3, #16
 800945a:	431a      	orrs	r2, r3
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009460:	061b      	lsls	r3, r3, #24
 8009462:	431a      	orrs	r2, r3
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009468:	071b      	lsls	r3, r3, #28
 800946a:	491d      	ldr	r1, [pc, #116]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 800946c:	4313      	orrs	r3, r2
 800946e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009470:	4b1c      	ldr	r3, [pc, #112]	; (80094e4 <HAL_RCC_OscConfig+0x480>)
 8009472:	2201      	movs	r2, #1
 8009474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009476:	f7fc ff19 	bl	80062ac <HAL_GetTick>
 800947a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800947c:	e008      	b.n	8009490 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800947e:	f7fc ff15 	bl	80062ac <HAL_GetTick>
 8009482:	4602      	mov	r2, r0
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	1ad3      	subs	r3, r2, r3
 8009488:	2b02      	cmp	r3, #2
 800948a:	d901      	bls.n	8009490 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800948c:	2303      	movs	r3, #3
 800948e:	e020      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009490:	4b13      	ldr	r3, [pc, #76]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009498:	2b00      	cmp	r3, #0
 800949a:	d0f0      	beq.n	800947e <HAL_RCC_OscConfig+0x41a>
 800949c:	e018      	b.n	80094d0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800949e:	4b11      	ldr	r3, [pc, #68]	; (80094e4 <HAL_RCC_OscConfig+0x480>)
 80094a0:	2200      	movs	r2, #0
 80094a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094a4:	f7fc ff02 	bl	80062ac <HAL_GetTick>
 80094a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80094aa:	e008      	b.n	80094be <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80094ac:	f7fc fefe 	bl	80062ac <HAL_GetTick>
 80094b0:	4602      	mov	r2, r0
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	1ad3      	subs	r3, r2, r3
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	d901      	bls.n	80094be <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80094ba:	2303      	movs	r3, #3
 80094bc:	e009      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80094be:	4b08      	ldr	r3, [pc, #32]	; (80094e0 <HAL_RCC_OscConfig+0x47c>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d1f0      	bne.n	80094ac <HAL_RCC_OscConfig+0x448>
 80094ca:	e001      	b.n	80094d0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80094cc:	2301      	movs	r3, #1
 80094ce:	e000      	b.n	80094d2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80094d0:	2300      	movs	r3, #0
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3718      	adds	r7, #24
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	bf00      	nop
 80094dc:	40007000 	.word	0x40007000
 80094e0:	40023800 	.word	0x40023800
 80094e4:	42470060 	.word	0x42470060

080094e8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b082      	sub	sp, #8
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d101      	bne.n	80094fa <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80094f6:	2301      	movs	r3, #1
 80094f8:	e022      	b.n	8009540 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009500:	b2db      	uxtb	r3, r3
 8009502:	2b00      	cmp	r3, #0
 8009504:	d105      	bne.n	8009512 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2200      	movs	r2, #0
 800950a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f7fb fcf1 	bl	8004ef4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2203      	movs	r2, #3
 8009516:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f000 f814 	bl	8009548 <HAL_SD_InitCard>
 8009520:	4603      	mov	r3, r0
 8009522:	2b00      	cmp	r3, #0
 8009524:	d001      	beq.n	800952a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8009526:	2301      	movs	r3, #1
 8009528:	e00a      	b.n	8009540 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2200      	movs	r2, #0
 800952e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2201      	movs	r2, #1
 800953a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800953e:	2300      	movs	r3, #0
}
 8009540:	4618      	mov	r0, r3
 8009542:	3708      	adds	r7, #8
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}

08009548 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009548:	b5b0      	push	{r4, r5, r7, lr}
 800954a:	b08e      	sub	sp, #56	; 0x38
 800954c:	af04      	add	r7, sp, #16
 800954e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8009550:	2300      	movs	r3, #0
 8009552:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8009554:	2300      	movs	r3, #0
 8009556:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8009558:	2300      	movs	r3, #0
 800955a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800955c:	2300      	movs	r3, #0
 800955e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8009560:	2300      	movs	r3, #0
 8009562:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8009564:	2376      	movs	r3, #118	; 0x76
 8009566:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681d      	ldr	r5, [r3, #0]
 800956c:	466c      	mov	r4, sp
 800956e:	f107 0314 	add.w	r3, r7, #20
 8009572:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009576:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800957a:	f107 0308 	add.w	r3, r7, #8
 800957e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009580:	4628      	mov	r0, r5
 8009582:	f003 fa87 	bl	800ca94 <SDIO_Init>
 8009586:	4603      	mov	r3, r0
 8009588:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800958c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009590:	2b00      	cmp	r3, #0
 8009592:	d001      	beq.n	8009598 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8009594:	2301      	movs	r3, #1
 8009596:	e031      	b.n	80095fc <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8009598:	4b1a      	ldr	r3, [pc, #104]	; (8009604 <HAL_SD_InitCard+0xbc>)
 800959a:	2200      	movs	r2, #0
 800959c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4618      	mov	r0, r3
 80095a4:	f003 fabf 	bl	800cb26 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80095a8:	4b16      	ldr	r3, [pc, #88]	; (8009604 <HAL_SD_InitCard+0xbc>)
 80095aa:	2201      	movs	r2, #1
 80095ac:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	f000 ffc6 	bl	800a540 <SD_PowerON>
 80095b4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80095b6:	6a3b      	ldr	r3, [r7, #32]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d00b      	beq.n	80095d4 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2201      	movs	r2, #1
 80095c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095c8:	6a3b      	ldr	r3, [r7, #32]
 80095ca:	431a      	orrs	r2, r3
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80095d0:	2301      	movs	r3, #1
 80095d2:	e013      	b.n	80095fc <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f000 fee5 	bl	800a3a4 <SD_InitCard>
 80095da:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80095dc:	6a3b      	ldr	r3, [r7, #32]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d00b      	beq.n	80095fa <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2201      	movs	r2, #1
 80095e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095ee:	6a3b      	ldr	r3, [r7, #32]
 80095f0:	431a      	orrs	r2, r3
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80095f6:	2301      	movs	r3, #1
 80095f8:	e000      	b.n	80095fc <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3728      	adds	r7, #40	; 0x28
 8009600:	46bd      	mov	sp, r7
 8009602:	bdb0      	pop	{r4, r5, r7, pc}
 8009604:	422580a0 	.word	0x422580a0

08009608 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b08c      	sub	sp, #48	; 0x30
 800960c:	af00      	add	r7, sp, #0
 800960e:	60f8      	str	r0, [r7, #12]
 8009610:	60b9      	str	r1, [r7, #8]
 8009612:	607a      	str	r2, [r7, #4]
 8009614:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d107      	bne.n	8009630 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009624:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800962c:	2301      	movs	r3, #1
 800962e:	e0c7      	b.n	80097c0 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009636:	b2db      	uxtb	r3, r3
 8009638:	2b01      	cmp	r3, #1
 800963a:	f040 80c0 	bne.w	80097be <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2200      	movs	r2, #0
 8009642:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009644:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	441a      	add	r2, r3
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800964e:	429a      	cmp	r2, r3
 8009650:	d907      	bls.n	8009662 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009656:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800965e:	2301      	movs	r3, #1
 8009660:	e0ae      	b.n	80097c0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	2203      	movs	r2, #3
 8009666:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	2200      	movs	r2, #0
 8009670:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8009680:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009686:	4a50      	ldr	r2, [pc, #320]	; (80097c8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8009688:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800968e:	4a4f      	ldr	r2, [pc, #316]	; (80097cc <HAL_SD_ReadBlocks_DMA+0x1c4>)
 8009690:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009696:	2200      	movs	r2, #0
 8009698:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	3380      	adds	r3, #128	; 0x80
 80096a4:	4619      	mov	r1, r3
 80096a6:	68ba      	ldr	r2, [r7, #8]
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	025b      	lsls	r3, r3, #9
 80096ac:	089b      	lsrs	r3, r3, #2
 80096ae:	f7fd fbef 	bl	8006e90 <HAL_DMA_Start_IT>
 80096b2:	4603      	mov	r3, r0
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d017      	beq.n	80096e8 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 80096c6:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a40      	ldr	r2, [pc, #256]	; (80097d0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 80096ce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096d4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2201      	movs	r2, #1
 80096e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e06b      	b.n	80097c0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80096e8:	4b3a      	ldr	r3, [pc, #232]	; (80097d4 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 80096ea:	2201      	movs	r2, #1
 80096ec:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d002      	beq.n	80096fc <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 80096f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096f8:	025b      	lsls	r3, r3, #9
 80096fa:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009704:	4618      	mov	r0, r3
 8009706:	f003 faa1 	bl	800cc4c <SDMMC_CmdBlockLength>
 800970a:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800970c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800970e:	2b00      	cmp	r3, #0
 8009710:	d00f      	beq.n	8009732 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a2e      	ldr	r2, [pc, #184]	; (80097d0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8009718:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800971e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009720:	431a      	orrs	r2, r3
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2201      	movs	r2, #1
 800972a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800972e:	2301      	movs	r3, #1
 8009730:	e046      	b.n	80097c0 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009732:	f04f 33ff 	mov.w	r3, #4294967295
 8009736:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	025b      	lsls	r3, r3, #9
 800973c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800973e:	2390      	movs	r3, #144	; 0x90
 8009740:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009742:	2302      	movs	r3, #2
 8009744:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009746:	2300      	movs	r3, #0
 8009748:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800974a:	2301      	movs	r3, #1
 800974c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f107 0210 	add.w	r2, r7, #16
 8009756:	4611      	mov	r1, r2
 8009758:	4618      	mov	r0, r3
 800975a:	f003 fa4b 	bl	800cbf4 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	2b01      	cmp	r3, #1
 8009762:	d90a      	bls.n	800977a <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	2282      	movs	r2, #130	; 0x82
 8009768:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009770:	4618      	mov	r0, r3
 8009772:	f003 faaf 	bl	800ccd4 <SDMMC_CmdReadMultiBlock>
 8009776:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009778:	e009      	b.n	800978e <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2281      	movs	r2, #129	; 0x81
 800977e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009786:	4618      	mov	r0, r3
 8009788:	f003 fa82 	bl	800cc90 <SDMMC_CmdReadSingleBlock>
 800978c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800978e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009790:	2b00      	cmp	r3, #0
 8009792:	d012      	beq.n	80097ba <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a0d      	ldr	r2, [pc, #52]	; (80097d0 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800979a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80097a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097a2:	431a      	orrs	r2, r3
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	2201      	movs	r2, #1
 80097ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	2200      	movs	r2, #0
 80097b4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80097b6:	2301      	movs	r3, #1
 80097b8:	e002      	b.n	80097c0 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 80097ba:	2300      	movs	r3, #0
 80097bc:	e000      	b.n	80097c0 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 80097be:	2302      	movs	r3, #2
  }
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3730      	adds	r7, #48	; 0x30
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}
 80097c8:	0800a1b3 	.word	0x0800a1b3
 80097cc:	0800a225 	.word	0x0800a225
 80097d0:	004005ff 	.word	0x004005ff
 80097d4:	4225858c 	.word	0x4225858c

080097d8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b08c      	sub	sp, #48	; 0x30
 80097dc:	af00      	add	r7, sp, #0
 80097de:	60f8      	str	r0, [r7, #12]
 80097e0:	60b9      	str	r1, [r7, #8]
 80097e2:	607a      	str	r2, [r7, #4]
 80097e4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d107      	bne.n	8009800 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097f4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80097fc:	2301      	movs	r3, #1
 80097fe:	e0ca      	b.n	8009996 <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009806:	b2db      	uxtb	r3, r3
 8009808:	2b01      	cmp	r3, #1
 800980a:	f040 80c3 	bne.w	8009994 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	2200      	movs	r2, #0
 8009812:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009814:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	441a      	add	r2, r3
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800981e:	429a      	cmp	r2, r3
 8009820:	d907      	bls.n	8009832 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009826:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800982e:	2301      	movs	r3, #1
 8009830:	e0b1      	b.n	8009996 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2203      	movs	r2, #3
 8009836:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	2200      	movs	r2, #0
 8009840:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f042 021a 	orr.w	r2, r2, #26
 8009850:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009856:	4a52      	ldr	r2, [pc, #328]	; (80099a0 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009858:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800985e:	4a51      	ldr	r2, [pc, #324]	; (80099a4 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 8009860:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009866:	2200      	movs	r2, #0
 8009868:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800986e:	2b01      	cmp	r3, #1
 8009870:	d002      	beq.n	8009878 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8009872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009874:	025b      	lsls	r3, r3, #9
 8009876:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009880:	4618      	mov	r0, r3
 8009882:	f003 f9e3 	bl	800cc4c <SDMMC_CmdBlockLength>
 8009886:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800988a:	2b00      	cmp	r3, #0
 800988c:	d00f      	beq.n	80098ae <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4a45      	ldr	r2, [pc, #276]	; (80099a8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8009894:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800989a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800989c:	431a      	orrs	r2, r3
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	2201      	movs	r2, #1
 80098a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80098aa:	2301      	movs	r3, #1
 80098ac:	e073      	b.n	8009996 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d90a      	bls.n	80098ca <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	22a0      	movs	r2, #160	; 0xa0
 80098b8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80098c0:	4618      	mov	r0, r3
 80098c2:	f003 fa4b 	bl	800cd5c <SDMMC_CmdWriteMultiBlock>
 80098c6:	62f8      	str	r0, [r7, #44]	; 0x2c
 80098c8:	e009      	b.n	80098de <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2290      	movs	r2, #144	; 0x90
 80098ce:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80098d6:	4618      	mov	r0, r3
 80098d8:	f003 fa1e 	bl	800cd18 <SDMMC_CmdWriteSingleBlock>
 80098dc:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80098de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d012      	beq.n	800990a <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a2f      	ldr	r2, [pc, #188]	; (80099a8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 80098ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80098f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098f2:	431a      	orrs	r2, r3
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2201      	movs	r2, #1
 80098fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2200      	movs	r2, #0
 8009904:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009906:	2301      	movs	r3, #1
 8009908:	e045      	b.n	8009996 <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800990a:	4b28      	ldr	r3, [pc, #160]	; (80099ac <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800990c:	2201      	movs	r2, #1
 800990e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009914:	68b9      	ldr	r1, [r7, #8]
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	3380      	adds	r3, #128	; 0x80
 800991c:	461a      	mov	r2, r3
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	025b      	lsls	r3, r3, #9
 8009922:	089b      	lsrs	r3, r3, #2
 8009924:	f7fd fab4 	bl	8006e90 <HAL_DMA_Start_IT>
 8009928:	4603      	mov	r3, r0
 800992a:	2b00      	cmp	r3, #0
 800992c:	d01a      	beq.n	8009964 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f022 021a 	bic.w	r2, r2, #26
 800993c:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a19      	ldr	r2, [pc, #100]	; (80099a8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8009944:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800994a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	2201      	movs	r2, #1
 8009956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	2200      	movs	r2, #0
 800995e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8009960:	2301      	movs	r3, #1
 8009962:	e018      	b.n	8009996 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009964:	f04f 33ff 	mov.w	r3, #4294967295
 8009968:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800996a:	683b      	ldr	r3, [r7, #0]
 800996c:	025b      	lsls	r3, r3, #9
 800996e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009970:	2390      	movs	r3, #144	; 0x90
 8009972:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8009974:	2300      	movs	r3, #0
 8009976:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009978:	2300      	movs	r3, #0
 800997a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800997c:	2301      	movs	r3, #1
 800997e:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f107 0210 	add.w	r2, r7, #16
 8009988:	4611      	mov	r1, r2
 800998a:	4618      	mov	r0, r3
 800998c:	f003 f932 	bl	800cbf4 <SDIO_ConfigData>

      return HAL_OK;
 8009990:	2300      	movs	r3, #0
 8009992:	e000      	b.n	8009996 <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 8009994:	2302      	movs	r3, #2
  }
}
 8009996:	4618      	mov	r0, r3
 8009998:	3730      	adds	r7, #48	; 0x30
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
 800999e:	bf00      	nop
 80099a0:	0800a189 	.word	0x0800a189
 80099a4:	0800a225 	.word	0x0800a225
 80099a8:	004005ff 	.word	0x004005ff
 80099ac:	4225858c 	.word	0x4225858c

080099b0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b084      	sub	sp, #16
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099bc:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d008      	beq.n	80099de <HAL_SD_IRQHandler+0x2e>
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	f003 0308 	and.w	r3, r3, #8
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d003      	beq.n	80099de <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f000 ffc8 	bl	800a96c <SD_Read_IT>
 80099dc:	e155      	b.n	8009c8a <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	f000 808f 	beq.w	8009b0c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80099f6:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099fe:	687a      	ldr	r2, [r7, #4]
 8009a00:	6812      	ldr	r2, [r2, #0]
 8009a02:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8009a06:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8009a0a:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	f022 0201 	bic.w	r2, r2, #1
 8009a1a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f003 0308 	and.w	r3, r3, #8
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d039      	beq.n	8009a9a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	f003 0302 	and.w	r3, r3, #2
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d104      	bne.n	8009a3a <HAL_SD_IRQHandler+0x8a>
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	f003 0320 	and.w	r3, r3, #32
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d011      	beq.n	8009a5e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f003 f9ae 	bl	800cda0 <SDMMC_CmdStopTransfer>
 8009a44:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d008      	beq.n	8009a5e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	431a      	orrs	r2, r3
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 f91f 	bl	8009c9c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f240 523a 	movw	r2, #1338	; 0x53a
 8009a66:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	f003 0301 	and.w	r3, r3, #1
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d104      	bne.n	8009a8a <HAL_SD_IRQHandler+0xda>
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	f003 0302 	and.w	r3, r3, #2
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d003      	beq.n	8009a92 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f003 fe0c 	bl	800d6a8 <HAL_SD_RxCpltCallback>
 8009a90:	e0fb      	b.n	8009c8a <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f003 fdfe 	bl	800d694 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009a98:	e0f7      	b.n	8009c8a <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	f000 80f2 	beq.w	8009c8a <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f003 0320 	and.w	r3, r3, #32
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d011      	beq.n	8009ad4 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f003 f973 	bl	800cda0 <SDMMC_CmdStopTransfer>
 8009aba:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d008      	beq.n	8009ad4 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	431a      	orrs	r2, r3
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f000 f8e4 	bl	8009c9c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	f003 0301 	and.w	r3, r3, #1
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	f040 80d5 	bne.w	8009c8a <HAL_SD_IRQHandler+0x2da>
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f003 0302 	and.w	r3, r3, #2
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	f040 80cf 	bne.w	8009c8a <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f022 0208 	bic.w	r2, r2, #8
 8009afa:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2201      	movs	r2, #1
 8009b00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f003 fdc5 	bl	800d694 <HAL_SD_TxCpltCallback>
}
 8009b0a:	e0be      	b.n	8009c8a <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d008      	beq.n	8009b2c <HAL_SD_IRQHandler+0x17c>
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	f003 0308 	and.w	r3, r3, #8
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d003      	beq.n	8009b2c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f000 ff72 	bl	800aa0e <SD_Write_IT>
 8009b2a:	e0ae      	b.n	8009c8a <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b32:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	f000 80a7 	beq.w	8009c8a <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b42:	f003 0302 	and.w	r3, r3, #2
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d005      	beq.n	8009b56 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b4e:	f043 0202 	orr.w	r2, r3, #2
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b5c:	f003 0308 	and.w	r3, r3, #8
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d005      	beq.n	8009b70 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b68:	f043 0208 	orr.w	r2, r3, #8
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b76:	f003 0320 	and.w	r3, r3, #32
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d005      	beq.n	8009b8a <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b82:	f043 0220 	orr.w	r2, r3, #32
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b90:	f003 0310 	and.w	r3, r3, #16
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d005      	beq.n	8009ba4 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b9c:	f043 0210 	orr.w	r2, r3, #16
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f240 523a 	movw	r2, #1338	; 0x53a
 8009bac:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8009bbc:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f003 f8ec 	bl	800cda0 <SDMMC_CmdStopTransfer>
 8009bc8:	4602      	mov	r2, r0
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bce:	431a      	orrs	r2, r3
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	f003 0308 	and.w	r3, r3, #8
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d00a      	beq.n	8009bf4 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2201      	movs	r2, #1
 8009be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2200      	movs	r2, #0
 8009bea:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 f855 	bl	8009c9c <HAL_SD_ErrorCallback>
}
 8009bf2:	e04a      	b.n	8009c8a <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d045      	beq.n	8009c8a <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	f003 0310 	and.w	r3, r3, #16
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d104      	bne.n	8009c12 <HAL_SD_IRQHandler+0x262>
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	f003 0320 	and.w	r3, r3, #32
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d011      	beq.n	8009c36 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c16:	4a1f      	ldr	r2, [pc, #124]	; (8009c94 <HAL_SD_IRQHandler+0x2e4>)
 8009c18:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f7fd f98e 	bl	8006f40 <HAL_DMA_Abort_IT>
 8009c24:	4603      	mov	r3, r0
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d02f      	beq.n	8009c8a <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f000 fb4a 	bl	800a2c8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009c34:	e029      	b.n	8009c8a <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f003 0301 	and.w	r3, r3, #1
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d104      	bne.n	8009c4a <HAL_SD_IRQHandler+0x29a>
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	f003 0302 	and.w	r3, r3, #2
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d011      	beq.n	8009c6e <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c4e:	4a12      	ldr	r2, [pc, #72]	; (8009c98 <HAL_SD_IRQHandler+0x2e8>)
 8009c50:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c56:	4618      	mov	r0, r3
 8009c58:	f7fd f972 	bl	8006f40 <HAL_DMA_Abort_IT>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d013      	beq.n	8009c8a <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c66:	4618      	mov	r0, r3
 8009c68:	f000 fb65 	bl	800a336 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009c6c:	e00d      	b.n	8009c8a <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2200      	movs	r2, #0
 8009c72:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2201      	movs	r2, #1
 8009c78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f003 fcfc 	bl	800d680 <HAL_SD_AbortCallback>
}
 8009c88:	e7ff      	b.n	8009c8a <HAL_SD_IRQHandler+0x2da>
 8009c8a:	bf00      	nop
 8009c8c:	3710      	adds	r7, #16
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
 8009c92:	bf00      	nop
 8009c94:	0800a2c9 	.word	0x0800a2c9
 8009c98:	0800a337 	.word	0x0800a337

08009c9c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b083      	sub	sp, #12
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009ca4:	bf00      	nop
 8009ca6:	370c      	adds	r7, #12
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cae:	4770      	bx	lr

08009cb0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b083      	sub	sp, #12
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
 8009cb8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009cbe:	0f9b      	lsrs	r3, r3, #30
 8009cc0:	b2da      	uxtb	r2, r3
 8009cc2:	683b      	ldr	r3, [r7, #0]
 8009cc4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009cca:	0e9b      	lsrs	r3, r3, #26
 8009ccc:	b2db      	uxtb	r3, r3
 8009cce:	f003 030f 	and.w	r3, r3, #15
 8009cd2:	b2da      	uxtb	r2, r3
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009cdc:	0e1b      	lsrs	r3, r3, #24
 8009cde:	b2db      	uxtb	r3, r3
 8009ce0:	f003 0303 	and.w	r3, r3, #3
 8009ce4:	b2da      	uxtb	r2, r3
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009cee:	0c1b      	lsrs	r3, r3, #16
 8009cf0:	b2da      	uxtb	r2, r3
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009cfa:	0a1b      	lsrs	r3, r3, #8
 8009cfc:	b2da      	uxtb	r2, r3
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009d06:	b2da      	uxtb	r2, r3
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d10:	0d1b      	lsrs	r3, r3, #20
 8009d12:	b29a      	uxth	r2, r3
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d1c:	0c1b      	lsrs	r3, r3, #16
 8009d1e:	b2db      	uxtb	r3, r3
 8009d20:	f003 030f 	and.w	r3, r3, #15
 8009d24:	b2da      	uxtb	r2, r3
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d2e:	0bdb      	lsrs	r3, r3, #15
 8009d30:	b2db      	uxtb	r3, r3
 8009d32:	f003 0301 	and.w	r3, r3, #1
 8009d36:	b2da      	uxtb	r2, r3
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d40:	0b9b      	lsrs	r3, r3, #14
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	f003 0301 	and.w	r3, r3, #1
 8009d48:	b2da      	uxtb	r2, r3
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d52:	0b5b      	lsrs	r3, r3, #13
 8009d54:	b2db      	uxtb	r3, r3
 8009d56:	f003 0301 	and.w	r3, r3, #1
 8009d5a:	b2da      	uxtb	r2, r3
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d64:	0b1b      	lsrs	r3, r3, #12
 8009d66:	b2db      	uxtb	r3, r3
 8009d68:	f003 0301 	and.w	r3, r3, #1
 8009d6c:	b2da      	uxtb	r2, r3
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	2200      	movs	r2, #0
 8009d76:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d163      	bne.n	8009e48 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d84:	009a      	lsls	r2, r3, #2
 8009d86:	f640 73fc 	movw	r3, #4092	; 0xffc
 8009d8a:	4013      	ands	r3, r2
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8009d90:	0f92      	lsrs	r2, r2, #30
 8009d92:	431a      	orrs	r2, r3
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d9c:	0edb      	lsrs	r3, r3, #27
 8009d9e:	b2db      	uxtb	r3, r3
 8009da0:	f003 0307 	and.w	r3, r3, #7
 8009da4:	b2da      	uxtb	r2, r3
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009dae:	0e1b      	lsrs	r3, r3, #24
 8009db0:	b2db      	uxtb	r3, r3
 8009db2:	f003 0307 	and.w	r3, r3, #7
 8009db6:	b2da      	uxtb	r2, r3
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009dc0:	0d5b      	lsrs	r3, r3, #21
 8009dc2:	b2db      	uxtb	r3, r3
 8009dc4:	f003 0307 	and.w	r3, r3, #7
 8009dc8:	b2da      	uxtb	r2, r3
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009dd2:	0c9b      	lsrs	r3, r3, #18
 8009dd4:	b2db      	uxtb	r3, r3
 8009dd6:	f003 0307 	and.w	r3, r3, #7
 8009dda:	b2da      	uxtb	r2, r3
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009de4:	0bdb      	lsrs	r3, r3, #15
 8009de6:	b2db      	uxtb	r3, r3
 8009de8:	f003 0307 	and.w	r3, r3, #7
 8009dec:	b2da      	uxtb	r2, r3
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	691b      	ldr	r3, [r3, #16]
 8009df6:	1c5a      	adds	r2, r3, #1
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	7e1b      	ldrb	r3, [r3, #24]
 8009e00:	b2db      	uxtb	r3, r3
 8009e02:	f003 0307 	and.w	r3, r3, #7
 8009e06:	3302      	adds	r3, #2
 8009e08:	2201      	movs	r2, #1
 8009e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8009e0e:	687a      	ldr	r2, [r7, #4]
 8009e10:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8009e12:	fb02 f203 	mul.w	r2, r2, r3
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	7a1b      	ldrb	r3, [r3, #8]
 8009e1e:	b2db      	uxtb	r3, r3
 8009e20:	f003 030f 	and.w	r3, r3, #15
 8009e24:	2201      	movs	r2, #1
 8009e26:	409a      	lsls	r2, r3
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e30:	687a      	ldr	r2, [r7, #4]
 8009e32:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009e34:	0a52      	lsrs	r2, r2, #9
 8009e36:	fb02 f203 	mul.w	r2, r2, r3
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e44:	661a      	str	r2, [r3, #96]	; 0x60
 8009e46:	e031      	b.n	8009eac <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d11d      	bne.n	8009e8c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009e54:	041b      	lsls	r3, r3, #16
 8009e56:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e5e:	0c1b      	lsrs	r3, r3, #16
 8009e60:	431a      	orrs	r2, r3
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	691b      	ldr	r3, [r3, #16]
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	029a      	lsls	r2, r3, #10
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e80:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	661a      	str	r2, [r3, #96]	; 0x60
 8009e8a:	e00f      	b.n	8009eac <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a58      	ldr	r2, [pc, #352]	; (8009ff4 <HAL_SD_GetCardCSD+0x344>)
 8009e92:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e98:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	e09d      	b.n	8009fe8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009eb0:	0b9b      	lsrs	r3, r3, #14
 8009eb2:	b2db      	uxtb	r3, r3
 8009eb4:	f003 0301 	and.w	r3, r3, #1
 8009eb8:	b2da      	uxtb	r2, r3
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009ec2:	09db      	lsrs	r3, r3, #7
 8009ec4:	b2db      	uxtb	r3, r3
 8009ec6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009eca:	b2da      	uxtb	r2, r3
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009eda:	b2da      	uxtb	r2, r3
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ee4:	0fdb      	lsrs	r3, r3, #31
 8009ee6:	b2da      	uxtb	r2, r3
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ef0:	0f5b      	lsrs	r3, r3, #29
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	f003 0303 	and.w	r3, r3, #3
 8009ef8:	b2da      	uxtb	r2, r3
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f02:	0e9b      	lsrs	r3, r3, #26
 8009f04:	b2db      	uxtb	r3, r3
 8009f06:	f003 0307 	and.w	r3, r3, #7
 8009f0a:	b2da      	uxtb	r2, r3
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f14:	0d9b      	lsrs	r3, r3, #22
 8009f16:	b2db      	uxtb	r3, r3
 8009f18:	f003 030f 	and.w	r3, r3, #15
 8009f1c:	b2da      	uxtb	r2, r3
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f26:	0d5b      	lsrs	r3, r3, #21
 8009f28:	b2db      	uxtb	r3, r3
 8009f2a:	f003 0301 	and.w	r3, r3, #1
 8009f2e:	b2da      	uxtb	r2, r3
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f42:	0c1b      	lsrs	r3, r3, #16
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	f003 0301 	and.w	r3, r3, #1
 8009f4a:	b2da      	uxtb	r2, r3
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f56:	0bdb      	lsrs	r3, r3, #15
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	f003 0301 	and.w	r3, r3, #1
 8009f5e:	b2da      	uxtb	r2, r3
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f6a:	0b9b      	lsrs	r3, r3, #14
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	f003 0301 	and.w	r3, r3, #1
 8009f72:	b2da      	uxtb	r2, r3
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f7e:	0b5b      	lsrs	r3, r3, #13
 8009f80:	b2db      	uxtb	r3, r3
 8009f82:	f003 0301 	and.w	r3, r3, #1
 8009f86:	b2da      	uxtb	r2, r3
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f92:	0b1b      	lsrs	r3, r3, #12
 8009f94:	b2db      	uxtb	r3, r3
 8009f96:	f003 0301 	and.w	r3, r3, #1
 8009f9a:	b2da      	uxtb	r2, r3
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fa6:	0a9b      	lsrs	r3, r3, #10
 8009fa8:	b2db      	uxtb	r3, r3
 8009faa:	f003 0303 	and.w	r3, r3, #3
 8009fae:	b2da      	uxtb	r2, r3
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fba:	0a1b      	lsrs	r3, r3, #8
 8009fbc:	b2db      	uxtb	r3, r3
 8009fbe:	f003 0303 	and.w	r3, r3, #3
 8009fc2:	b2da      	uxtb	r2, r3
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fce:	085b      	lsrs	r3, r3, #1
 8009fd0:	b2db      	uxtb	r3, r3
 8009fd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009fd6:	b2da      	uxtb	r2, r3
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	2201      	movs	r2, #1
 8009fe2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8009fe6:	2300      	movs	r3, #0
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr
 8009ff4:	004005ff 	.word	0x004005ff

08009ff8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b083      	sub	sp, #12
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a00e:	683b      	ldr	r3, [r7, #0]
 800a010:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a036:	683b      	ldr	r3, [r7, #0]
 800a038:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800a042:	2300      	movs	r3, #0
}
 800a044:	4618      	mov	r0, r3
 800a046:	370c      	adds	r7, #12
 800a048:	46bd      	mov	sp, r7
 800a04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04e:	4770      	bx	lr

0800a050 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800a050:	b5b0      	push	{r4, r5, r7, lr}
 800a052:	b08e      	sub	sp, #56	; 0x38
 800a054:	af04      	add	r7, sp, #16
 800a056:	6078      	str	r0, [r7, #4]
 800a058:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2203      	movs	r2, #3
 800a05e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a066:	2b03      	cmp	r3, #3
 800a068:	d02e      	beq.n	800a0c8 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a070:	d106      	bne.n	800a080 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a076:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	639a      	str	r2, [r3, #56]	; 0x38
 800a07e:	e029      	b.n	800a0d4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a086:	d10a      	bne.n	800a09e <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f000 fb0f 	bl	800a6ac <SD_WideBus_Enable>
 800a08e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a096:	431a      	orrs	r2, r3
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	639a      	str	r2, [r3, #56]	; 0x38
 800a09c:	e01a      	b.n	800a0d4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d10a      	bne.n	800a0ba <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f000 fb4c 	bl	800a742 <SD_WideBus_Disable>
 800a0aa:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a0b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0b2:	431a      	orrs	r2, r3
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	639a      	str	r2, [r3, #56]	; 0x38
 800a0b8:	e00c      	b.n	800a0d4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0be:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	639a      	str	r2, [r3, #56]	; 0x38
 800a0c6:	e005      	b.n	800a0d4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0cc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d009      	beq.n	800a0f0 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	4a18      	ldr	r2, [pc, #96]	; (800a144 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800a0e2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	e024      	b.n	800a13a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	68db      	ldr	r3, [r3, #12]
 800a100:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	695b      	ldr	r3, [r3, #20]
 800a10a:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	699b      	ldr	r3, [r3, #24]
 800a110:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681d      	ldr	r5, [r3, #0]
 800a116:	466c      	mov	r4, sp
 800a118:	f107 0318 	add.w	r3, r7, #24
 800a11c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a120:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a124:	f107 030c 	add.w	r3, r7, #12
 800a128:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a12a:	4628      	mov	r0, r5
 800a12c:	f002 fcb2 	bl	800ca94 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2201      	movs	r2, #1
 800a134:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800a138:	2300      	movs	r3, #0
}
 800a13a:	4618      	mov	r0, r3
 800a13c:	3728      	adds	r7, #40	; 0x28
 800a13e:	46bd      	mov	sp, r7
 800a140:	bdb0      	pop	{r4, r5, r7, pc}
 800a142:	bf00      	nop
 800a144:	004005ff 	.word	0x004005ff

0800a148 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b086      	sub	sp, #24
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800a150:	2300      	movs	r3, #0
 800a152:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800a154:	f107 030c 	add.w	r3, r7, #12
 800a158:	4619      	mov	r1, r3
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f000 fa7e 	bl	800a65c <SD_SendStatus>
 800a160:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d005      	beq.n	800a174 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	431a      	orrs	r2, r3
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	0a5b      	lsrs	r3, r3, #9
 800a178:	f003 030f 	and.w	r3, r3, #15
 800a17c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800a17e:	693b      	ldr	r3, [r7, #16]
}
 800a180:	4618      	mov	r0, r3
 800a182:	3718      	adds	r7, #24
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}

0800a188 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a188:	b480      	push	{r7}
 800a18a:	b085      	sub	sp, #20
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a194:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a1a4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800a1a6:	bf00      	nop
 800a1a8:	3714      	adds	r7, #20
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b0:	4770      	bx	lr

0800a1b2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a1b2:	b580      	push	{r7, lr}
 800a1b4:	b084      	sub	sp, #16
 800a1b6:	af00      	add	r7, sp, #0
 800a1b8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1be:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1c4:	2b82      	cmp	r3, #130	; 0x82
 800a1c6:	d111      	bne.n	800a1ec <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	f002 fde7 	bl	800cda0 <SDMMC_CmdStopTransfer>
 800a1d2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d008      	beq.n	800a1ec <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	431a      	orrs	r2, r3
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800a1e6:	68f8      	ldr	r0, [r7, #12]
 800a1e8:	f7ff fd58 	bl	8009c9c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f022 0208 	bic.w	r2, r2, #8
 800a1fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f240 523a 	movw	r2, #1338	; 0x53a
 800a204:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2201      	movs	r2, #1
 800a20a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2200      	movs	r2, #0
 800a212:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800a214:	68f8      	ldr	r0, [r7, #12]
 800a216:	f003 fa47 	bl	800d6a8 <HAL_SD_RxCpltCallback>
#endif
}
 800a21a:	bf00      	nop
 800a21c:	3710      	adds	r7, #16
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
	...

0800a224 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b086      	sub	sp, #24
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a230:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f7fd f830 	bl	8007298 <HAL_DMA_GetError>
 800a238:	4603      	mov	r3, r0
 800a23a:	2b02      	cmp	r3, #2
 800a23c:	d03e      	beq.n	800a2bc <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a242:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a244:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a24a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a24c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800a24e:	693b      	ldr	r3, [r7, #16]
 800a250:	2b01      	cmp	r3, #1
 800a252:	d002      	beq.n	800a25a <SD_DMAError+0x36>
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	2b01      	cmp	r3, #1
 800a258:	d12d      	bne.n	800a2b6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800a25a:	697b      	ldr	r3, [r7, #20]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	4a19      	ldr	r2, [pc, #100]	; (800a2c4 <SD_DMAError+0xa0>)
 800a260:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a268:	697b      	ldr	r3, [r7, #20]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800a270:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a276:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800a27e:	6978      	ldr	r0, [r7, #20]
 800a280:	f7ff ff62 	bl	800a148 <HAL_SD_GetCardState>
 800a284:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	2b06      	cmp	r3, #6
 800a28a:	d002      	beq.n	800a292 <SD_DMAError+0x6e>
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	2b05      	cmp	r3, #5
 800a290:	d10a      	bne.n	800a2a8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4618      	mov	r0, r3
 800a298:	f002 fd82 	bl	800cda0 <SDMMC_CmdStopTransfer>
 800a29c:	4602      	mov	r2, r0
 800a29e:	697b      	ldr	r3, [r7, #20]
 800a2a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2a2:	431a      	orrs	r2, r3
 800a2a4:	697b      	ldr	r3, [r7, #20]
 800a2a6:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800a2b6:	6978      	ldr	r0, [r7, #20]
 800a2b8:	f7ff fcf0 	bl	8009c9c <HAL_SD_ErrorCallback>
#endif
  }
}
 800a2bc:	bf00      	nop
 800a2be:	3718      	adds	r7, #24
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}
 800a2c4:	004005ff 	.word	0x004005ff

0800a2c8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b084      	sub	sp, #16
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2d4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f240 523a 	movw	r2, #1338	; 0x53a
 800a2de:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800a2e0:	68f8      	ldr	r0, [r7, #12]
 800a2e2:	f7ff ff31 	bl	800a148 <HAL_SD_GetCardState>
 800a2e6:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	2b06      	cmp	r3, #6
 800a2fa:	d002      	beq.n	800a302 <SD_DMATxAbort+0x3a>
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	2b05      	cmp	r3, #5
 800a300:	d10a      	bne.n	800a318 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	4618      	mov	r0, r3
 800a308:	f002 fd4a 	bl	800cda0 <SDMMC_CmdStopTransfer>
 800a30c:	4602      	mov	r2, r0
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a312:	431a      	orrs	r2, r3
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d103      	bne.n	800a328 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800a320:	68f8      	ldr	r0, [r7, #12]
 800a322:	f003 f9ad 	bl	800d680 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800a326:	e002      	b.n	800a32e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800a328:	68f8      	ldr	r0, [r7, #12]
 800a32a:	f7ff fcb7 	bl	8009c9c <HAL_SD_ErrorCallback>
}
 800a32e:	bf00      	nop
 800a330:	3710      	adds	r7, #16
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}

0800a336 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800a336:	b580      	push	{r7, lr}
 800a338:	b084      	sub	sp, #16
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a342:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	f240 523a 	movw	r2, #1338	; 0x53a
 800a34c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800a34e:	68f8      	ldr	r0, [r7, #12]
 800a350:	f7ff fefa 	bl	800a148 <HAL_SD_GetCardState>
 800a354:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2201      	movs	r2, #1
 800a35a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2200      	movs	r2, #0
 800a362:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	2b06      	cmp	r3, #6
 800a368:	d002      	beq.n	800a370 <SD_DMARxAbort+0x3a>
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	2b05      	cmp	r3, #5
 800a36e:	d10a      	bne.n	800a386 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	4618      	mov	r0, r3
 800a376:	f002 fd13 	bl	800cda0 <SDMMC_CmdStopTransfer>
 800a37a:	4602      	mov	r2, r0
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a380:	431a      	orrs	r2, r3
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d103      	bne.n	800a396 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800a38e:	68f8      	ldr	r0, [r7, #12]
 800a390:	f003 f976 	bl	800d680 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800a394:	e002      	b.n	800a39c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800a396:	68f8      	ldr	r0, [r7, #12]
 800a398:	f7ff fc80 	bl	8009c9c <HAL_SD_ErrorCallback>
}
 800a39c:	bf00      	nop
 800a39e:	3710      	adds	r7, #16
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}

0800a3a4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a3a4:	b5b0      	push	{r4, r5, r7, lr}
 800a3a6:	b094      	sub	sp, #80	; 0x50
 800a3a8:	af04      	add	r7, sp, #16
 800a3aa:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f002 fbc5 	bl	800cb44 <SDIO_GetPowerState>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d102      	bne.n	800a3c6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a3c0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800a3c4:	e0b7      	b.n	800a536 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3ca:	2b03      	cmp	r3, #3
 800a3cc:	d02f      	beq.n	800a42e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	f002 fdee 	bl	800cfb4 <SDMMC_CmdSendCID>
 800a3d8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a3da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d001      	beq.n	800a3e4 <SD_InitCard+0x40>
    {
      return errorstate;
 800a3e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3e2:	e0a8      	b.n	800a536 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2100      	movs	r1, #0
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f002 fbef 	bl	800cbce <SDIO_GetResponse>
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	2104      	movs	r1, #4
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f002 fbe6 	bl	800cbce <SDIO_GetResponse>
 800a402:	4602      	mov	r2, r0
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	2108      	movs	r1, #8
 800a40e:	4618      	mov	r0, r3
 800a410:	f002 fbdd 	bl	800cbce <SDIO_GetResponse>
 800a414:	4602      	mov	r2, r0
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	210c      	movs	r1, #12
 800a420:	4618      	mov	r0, r3
 800a422:	f002 fbd4 	bl	800cbce <SDIO_GetResponse>
 800a426:	4602      	mov	r2, r0
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a432:	2b03      	cmp	r3, #3
 800a434:	d00d      	beq.n	800a452 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f107 020e 	add.w	r2, r7, #14
 800a43e:	4611      	mov	r1, r2
 800a440:	4618      	mov	r0, r3
 800a442:	f002 fdf4 	bl	800d02e <SDMMC_CmdSetRelAdd>
 800a446:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a448:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d001      	beq.n	800a452 <SD_InitCard+0xae>
    {
      return errorstate;
 800a44e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a450:	e071      	b.n	800a536 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a456:	2b03      	cmp	r3, #3
 800a458:	d036      	beq.n	800a4c8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800a45a:	89fb      	ldrh	r3, [r7, #14]
 800a45c:	461a      	mov	r2, r3
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681a      	ldr	r2, [r3, #0]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a46a:	041b      	lsls	r3, r3, #16
 800a46c:	4619      	mov	r1, r3
 800a46e:	4610      	mov	r0, r2
 800a470:	f002 fdbe 	bl	800cff0 <SDMMC_CmdSendCSD>
 800a474:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a476:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d001      	beq.n	800a480 <SD_InitCard+0xdc>
    {
      return errorstate;
 800a47c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a47e:	e05a      	b.n	800a536 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	2100      	movs	r1, #0
 800a486:	4618      	mov	r0, r3
 800a488:	f002 fba1 	bl	800cbce <SDIO_GetResponse>
 800a48c:	4602      	mov	r2, r0
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	2104      	movs	r1, #4
 800a498:	4618      	mov	r0, r3
 800a49a:	f002 fb98 	bl	800cbce <SDIO_GetResponse>
 800a49e:	4602      	mov	r2, r0
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	2108      	movs	r1, #8
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f002 fb8f 	bl	800cbce <SDIO_GetResponse>
 800a4b0:	4602      	mov	r2, r0
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	210c      	movs	r1, #12
 800a4bc:	4618      	mov	r0, r3
 800a4be:	f002 fb86 	bl	800cbce <SDIO_GetResponse>
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	2104      	movs	r1, #4
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f002 fb7d 	bl	800cbce <SDIO_GetResponse>
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	0d1a      	lsrs	r2, r3, #20
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a4dc:	f107 0310 	add.w	r3, r7, #16
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f7ff fbe4 	bl	8009cb0 <HAL_SD_GetCardCSD>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d002      	beq.n	800a4f4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a4ee:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a4f2:	e020      	b.n	800a536 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6819      	ldr	r1, [r3, #0]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a4fc:	041b      	lsls	r3, r3, #16
 800a4fe:	f04f 0400 	mov.w	r4, #0
 800a502:	461a      	mov	r2, r3
 800a504:	4623      	mov	r3, r4
 800a506:	4608      	mov	r0, r1
 800a508:	f002 fc6c 	bl	800cde4 <SDMMC_CmdSelDesel>
 800a50c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800a50e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a510:	2b00      	cmp	r3, #0
 800a512:	d001      	beq.n	800a518 <SD_InitCard+0x174>
  {
    return errorstate;
 800a514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a516:	e00e      	b.n	800a536 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681d      	ldr	r5, [r3, #0]
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	466c      	mov	r4, sp
 800a520:	f103 0210 	add.w	r2, r3, #16
 800a524:	ca07      	ldmia	r2, {r0, r1, r2}
 800a526:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a52a:	3304      	adds	r3, #4
 800a52c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a52e:	4628      	mov	r0, r5
 800a530:	f002 fab0 	bl	800ca94 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800a534:	2300      	movs	r3, #0
}
 800a536:	4618      	mov	r0, r3
 800a538:	3740      	adds	r7, #64	; 0x40
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800a540 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b086      	sub	sp, #24
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a548:	2300      	movs	r3, #0
 800a54a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800a54c:	2300      	movs	r3, #0
 800a54e:	617b      	str	r3, [r7, #20]
 800a550:	2300      	movs	r3, #0
 800a552:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	4618      	mov	r0, r3
 800a55a:	f002 fc66 	bl	800ce2a <SDMMC_CmdGoIdleState>
 800a55e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d001      	beq.n	800a56a <SD_PowerON+0x2a>
  {
    return errorstate;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	e072      	b.n	800a650 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	4618      	mov	r0, r3
 800a570:	f002 fc79 	bl	800ce66 <SDMMC_CmdOperCond>
 800a574:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d00d      	beq.n	800a598 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2200      	movs	r2, #0
 800a580:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	4618      	mov	r0, r3
 800a588:	f002 fc4f 	bl	800ce2a <SDMMC_CmdGoIdleState>
 800a58c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d004      	beq.n	800a59e <SD_PowerON+0x5e>
    {
      return errorstate;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	e05b      	b.n	800a650 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2201      	movs	r2, #1
 800a59c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a5a2:	2b01      	cmp	r3, #1
 800a5a4:	d137      	bne.n	800a616 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	2100      	movs	r1, #0
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	f002 fc79 	bl	800cea4 <SDMMC_CmdAppCommand>
 800a5b2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d02d      	beq.n	800a616 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a5ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a5be:	e047      	b.n	800a650 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	2100      	movs	r1, #0
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f002 fc6c 	bl	800cea4 <SDMMC_CmdAppCommand>
 800a5cc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d001      	beq.n	800a5d8 <SD_PowerON+0x98>
    {
      return errorstate;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	e03b      	b.n	800a650 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	491e      	ldr	r1, [pc, #120]	; (800a658 <SD_PowerON+0x118>)
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f002 fc82 	bl	800cee8 <SDMMC_CmdAppOperCommand>
 800a5e4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d002      	beq.n	800a5f2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a5ec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a5f0:	e02e      	b.n	800a650 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	2100      	movs	r1, #0
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f002 fae8 	bl	800cbce <SDIO_GetResponse>
 800a5fe:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	0fdb      	lsrs	r3, r3, #31
 800a604:	2b01      	cmp	r3, #1
 800a606:	d101      	bne.n	800a60c <SD_PowerON+0xcc>
 800a608:	2301      	movs	r3, #1
 800a60a:	e000      	b.n	800a60e <SD_PowerON+0xce>
 800a60c:	2300      	movs	r3, #0
 800a60e:	613b      	str	r3, [r7, #16]

    count++;
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	3301      	adds	r3, #1
 800a614:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d802      	bhi.n	800a626 <SD_PowerON+0xe6>
 800a620:	693b      	ldr	r3, [r7, #16]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d0cc      	beq.n	800a5c0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800a62c:	4293      	cmp	r3, r2
 800a62e:	d902      	bls.n	800a636 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a630:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a634:	e00c      	b.n	800a650 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d003      	beq.n	800a648 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2201      	movs	r2, #1
 800a644:	645a      	str	r2, [r3, #68]	; 0x44
 800a646:	e002      	b.n	800a64e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2200      	movs	r2, #0
 800a64c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800a64e:	2300      	movs	r3, #0
}
 800a650:	4618      	mov	r0, r3
 800a652:	3718      	adds	r7, #24
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}
 800a658:	c1100000 	.word	0xc1100000

0800a65c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b084      	sub	sp, #16
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d102      	bne.n	800a672 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800a66c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a670:	e018      	b.n	800a6a4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681a      	ldr	r2, [r3, #0]
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a67a:	041b      	lsls	r3, r3, #16
 800a67c:	4619      	mov	r1, r3
 800a67e:	4610      	mov	r0, r2
 800a680:	f002 fcf6 	bl	800d070 <SDMMC_CmdSendStatus>
 800a684:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d001      	beq.n	800a690 <SD_SendStatus+0x34>
  {
    return errorstate;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	e009      	b.n	800a6a4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	2100      	movs	r1, #0
 800a696:	4618      	mov	r0, r3
 800a698:	f002 fa99 	bl	800cbce <SDIO_GetResponse>
 800a69c:	4602      	mov	r2, r0
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800a6a2:	2300      	movs	r3, #0
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3710      	adds	r7, #16
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}

0800a6ac <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b086      	sub	sp, #24
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	60fb      	str	r3, [r7, #12]
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	2100      	movs	r1, #0
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	f002 fa83 	bl	800cbce <SDIO_GetResponse>
 800a6c8:	4603      	mov	r3, r0
 800a6ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a6ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a6d2:	d102      	bne.n	800a6da <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a6d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a6d8:	e02f      	b.n	800a73a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a6da:	f107 030c 	add.w	r3, r7, #12
 800a6de:	4619      	mov	r1, r3
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f000 f879 	bl	800a7d8 <SD_FindSCR>
 800a6e6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d001      	beq.n	800a6f2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800a6ee:	697b      	ldr	r3, [r7, #20]
 800a6f0:	e023      	b.n	800a73a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a6f2:	693b      	ldr	r3, [r7, #16]
 800a6f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d01c      	beq.n	800a736 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681a      	ldr	r2, [r3, #0]
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a704:	041b      	lsls	r3, r3, #16
 800a706:	4619      	mov	r1, r3
 800a708:	4610      	mov	r0, r2
 800a70a:	f002 fbcb 	bl	800cea4 <SDMMC_CmdAppCommand>
 800a70e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d001      	beq.n	800a71a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	e00f      	b.n	800a73a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	2102      	movs	r1, #2
 800a720:	4618      	mov	r0, r3
 800a722:	f002 fc04 	bl	800cf2e <SDMMC_CmdBusWidth>
 800a726:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a728:	697b      	ldr	r3, [r7, #20]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d001      	beq.n	800a732 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	e003      	b.n	800a73a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a732:	2300      	movs	r3, #0
 800a734:	e001      	b.n	800a73a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a736:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3718      	adds	r7, #24
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}

0800a742 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800a742:	b580      	push	{r7, lr}
 800a744:	b086      	sub	sp, #24
 800a746:	af00      	add	r7, sp, #0
 800a748:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a74a:	2300      	movs	r3, #0
 800a74c:	60fb      	str	r3, [r7, #12]
 800a74e:	2300      	movs	r3, #0
 800a750:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	2100      	movs	r1, #0
 800a758:	4618      	mov	r0, r3
 800a75a:	f002 fa38 	bl	800cbce <SDIO_GetResponse>
 800a75e:	4603      	mov	r3, r0
 800a760:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a764:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a768:	d102      	bne.n	800a770 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a76a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a76e:	e02f      	b.n	800a7d0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a770:	f107 030c 	add.w	r3, r7, #12
 800a774:	4619      	mov	r1, r3
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f000 f82e 	bl	800a7d8 <SD_FindSCR>
 800a77c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a77e:	697b      	ldr	r3, [r7, #20]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d001      	beq.n	800a788 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800a784:	697b      	ldr	r3, [r7, #20]
 800a786:	e023      	b.n	800a7d0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d01c      	beq.n	800a7cc <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681a      	ldr	r2, [r3, #0]
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a79a:	041b      	lsls	r3, r3, #16
 800a79c:	4619      	mov	r1, r3
 800a79e:	4610      	mov	r0, r2
 800a7a0:	f002 fb80 	bl	800cea4 <SDMMC_CmdAppCommand>
 800a7a4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a7a6:	697b      	ldr	r3, [r7, #20]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d001      	beq.n	800a7b0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800a7ac:	697b      	ldr	r3, [r7, #20]
 800a7ae:	e00f      	b.n	800a7d0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	2100      	movs	r1, #0
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	f002 fbb9 	bl	800cf2e <SDMMC_CmdBusWidth>
 800a7bc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d001      	beq.n	800a7c8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	e003      	b.n	800a7d0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	e001      	b.n	800a7d0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a7cc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	3718      	adds	r7, #24
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bd80      	pop	{r7, pc}

0800a7d8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800a7d8:	b590      	push	{r4, r7, lr}
 800a7da:	b08f      	sub	sp, #60	; 0x3c
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
 800a7e0:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800a7e2:	f7fb fd63 	bl	80062ac <HAL_GetTick>
 800a7e6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	60bb      	str	r3, [r7, #8]
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	2108      	movs	r1, #8
 800a7fe:	4618      	mov	r0, r3
 800a800:	f002 fa24 	bl	800cc4c <SDMMC_CmdBlockLength>
 800a804:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d001      	beq.n	800a810 <SD_FindSCR+0x38>
  {
    return errorstate;
 800a80c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a80e:	e0a9      	b.n	800a964 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a818:	041b      	lsls	r3, r3, #16
 800a81a:	4619      	mov	r1, r3
 800a81c:	4610      	mov	r0, r2
 800a81e:	f002 fb41 	bl	800cea4 <SDMMC_CmdAppCommand>
 800a822:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a826:	2b00      	cmp	r3, #0
 800a828:	d001      	beq.n	800a82e <SD_FindSCR+0x56>
  {
    return errorstate;
 800a82a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a82c:	e09a      	b.n	800a964 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a82e:	f04f 33ff 	mov.w	r3, #4294967295
 800a832:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800a834:	2308      	movs	r3, #8
 800a836:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800a838:	2330      	movs	r3, #48	; 0x30
 800a83a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800a83c:	2302      	movs	r3, #2
 800a83e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800a840:	2300      	movs	r3, #0
 800a842:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800a844:	2301      	movs	r3, #1
 800a846:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f107 0210 	add.w	r2, r7, #16
 800a850:	4611      	mov	r1, r2
 800a852:	4618      	mov	r0, r3
 800a854:	f002 f9ce 	bl	800cbf4 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	4618      	mov	r0, r3
 800a85e:	f002 fb88 	bl	800cf72 <SDMMC_CmdSendSCR>
 800a862:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a866:	2b00      	cmp	r3, #0
 800a868:	d022      	beq.n	800a8b0 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800a86a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a86c:	e07a      	b.n	800a964 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a874:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d00e      	beq.n	800a89a <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	6819      	ldr	r1, [r3, #0]
 800a880:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a882:	009b      	lsls	r3, r3, #2
 800a884:	f107 0208 	add.w	r2, r7, #8
 800a888:	18d4      	adds	r4, r2, r3
 800a88a:	4608      	mov	r0, r1
 800a88c:	f002 f92d 	bl	800caea <SDIO_ReadFIFO>
 800a890:	4603      	mov	r3, r0
 800a892:	6023      	str	r3, [r4, #0]
      index++;
 800a894:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a896:	3301      	adds	r3, #1
 800a898:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a89a:	f7fb fd07 	bl	80062ac <HAL_GetTick>
 800a89e:	4602      	mov	r2, r0
 800a8a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8a2:	1ad3      	subs	r3, r2, r3
 800a8a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8a8:	d102      	bne.n	800a8b0 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800a8aa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a8ae:	e059      	b.n	800a964 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a8b6:	f240 432a 	movw	r3, #1066	; 0x42a
 800a8ba:	4013      	ands	r3, r2
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d0d6      	beq.n	800a86e <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8c6:	f003 0308 	and.w	r3, r3, #8
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d005      	beq.n	800a8da <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	2208      	movs	r2, #8
 800a8d4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a8d6:	2308      	movs	r3, #8
 800a8d8:	e044      	b.n	800a964 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8e0:	f003 0302 	and.w	r3, r3, #2
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d005      	beq.n	800a8f4 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	2202      	movs	r2, #2
 800a8ee:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a8f0:	2302      	movs	r3, #2
 800a8f2:	e037      	b.n	800a964 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8fa:	f003 0320 	and.w	r3, r3, #32
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d005      	beq.n	800a90e <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	2220      	movs	r2, #32
 800a908:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800a90a:	2320      	movs	r3, #32
 800a90c:	e02a      	b.n	800a964 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f240 523a 	movw	r2, #1338	; 0x53a
 800a916:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	061a      	lsls	r2, r3, #24
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	021b      	lsls	r3, r3, #8
 800a920:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a924:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	0a1b      	lsrs	r3, r3, #8
 800a92a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a92e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	0e1b      	lsrs	r3, r3, #24
 800a934:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800a936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a938:	601a      	str	r2, [r3, #0]
    scr++;
 800a93a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a93c:	3304      	adds	r3, #4
 800a93e:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	061a      	lsls	r2, r3, #24
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	021b      	lsls	r3, r3, #8
 800a948:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a94c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a94e:	68bb      	ldr	r3, [r7, #8]
 800a950:	0a1b      	lsrs	r3, r3, #8
 800a952:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a956:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800a958:	68bb      	ldr	r3, [r7, #8]
 800a95a:	0e1b      	lsrs	r3, r3, #24
 800a95c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800a95e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a960:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800a962:	2300      	movs	r3, #0
}
 800a964:	4618      	mov	r0, r3
 800a966:	373c      	adds	r7, #60	; 0x3c
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd90      	pop	{r4, r7, pc}

0800a96c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b086      	sub	sp, #24
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a978:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a97e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d03f      	beq.n	800aa06 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800a986:	2300      	movs	r3, #0
 800a988:	617b      	str	r3, [r7, #20]
 800a98a:	e033      	b.n	800a9f4 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	4618      	mov	r0, r3
 800a992:	f002 f8aa 	bl	800caea <SDIO_ReadFIFO>
 800a996:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	b2da      	uxtb	r2, r3
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	3301      	adds	r3, #1
 800a9a4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	3b01      	subs	r3, #1
 800a9aa:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	0a1b      	lsrs	r3, r3, #8
 800a9b0:	b2da      	uxtb	r2, r3
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	3301      	adds	r3, #1
 800a9ba:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a9bc:	693b      	ldr	r3, [r7, #16]
 800a9be:	3b01      	subs	r3, #1
 800a9c0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	0c1b      	lsrs	r3, r3, #16
 800a9c6:	b2da      	uxtb	r2, r3
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a9d2:	693b      	ldr	r3, [r7, #16]
 800a9d4:	3b01      	subs	r3, #1
 800a9d6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	0e1b      	lsrs	r3, r3, #24
 800a9dc:	b2da      	uxtb	r2, r3
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	701a      	strb	r2, [r3, #0]
      tmp++;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	3301      	adds	r3, #1
 800a9e6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800a9e8:	693b      	ldr	r3, [r7, #16]
 800a9ea:	3b01      	subs	r3, #1
 800a9ec:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	3301      	adds	r3, #1
 800a9f2:	617b      	str	r3, [r7, #20]
 800a9f4:	697b      	ldr	r3, [r7, #20]
 800a9f6:	2b07      	cmp	r3, #7
 800a9f8:	d9c8      	bls.n	800a98c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	68fa      	ldr	r2, [r7, #12]
 800a9fe:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	693a      	ldr	r2, [r7, #16]
 800aa04:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800aa06:	bf00      	nop
 800aa08:	3718      	adds	r7, #24
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}

0800aa0e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800aa0e:	b580      	push	{r7, lr}
 800aa10:	b086      	sub	sp, #24
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6a1b      	ldr	r3, [r3, #32]
 800aa1a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa20:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d043      	beq.n	800aab0 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800aa28:	2300      	movs	r3, #0
 800aa2a:	617b      	str	r3, [r7, #20]
 800aa2c:	e037      	b.n	800aa9e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	60bb      	str	r3, [r7, #8]
      tmp++;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	3301      	adds	r3, #1
 800aa38:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800aa3a:	693b      	ldr	r3, [r7, #16]
 800aa3c:	3b01      	subs	r3, #1
 800aa3e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	781b      	ldrb	r3, [r3, #0]
 800aa44:	021a      	lsls	r2, r3, #8
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	4313      	orrs	r3, r2
 800aa4a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	3301      	adds	r3, #1
 800aa50:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	3b01      	subs	r3, #1
 800aa56:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	781b      	ldrb	r3, [r3, #0]
 800aa5c:	041a      	lsls	r2, r3, #16
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	4313      	orrs	r3, r2
 800aa62:	60bb      	str	r3, [r7, #8]
      tmp++;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	3301      	adds	r3, #1
 800aa68:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	3b01      	subs	r3, #1
 800aa6e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	781b      	ldrb	r3, [r3, #0]
 800aa74:	061a      	lsls	r2, r3, #24
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	3301      	adds	r3, #1
 800aa80:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	3b01      	subs	r3, #1
 800aa86:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f107 0208 	add.w	r2, r7, #8
 800aa90:	4611      	mov	r1, r2
 800aa92:	4618      	mov	r0, r3
 800aa94:	f002 f836 	bl	800cb04 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800aa98:	697b      	ldr	r3, [r7, #20]
 800aa9a:	3301      	adds	r3, #1
 800aa9c:	617b      	str	r3, [r7, #20]
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	2b07      	cmp	r3, #7
 800aaa2:	d9c4      	bls.n	800aa2e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	68fa      	ldr	r2, [r7, #12]
 800aaa8:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	693a      	ldr	r2, [r7, #16]
 800aaae:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800aab0:	bf00      	nop
 800aab2:	3718      	adds	r7, #24
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}

0800aab8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b082      	sub	sp, #8
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d101      	bne.n	800aaca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800aac6:	2301      	movs	r3, #1
 800aac8:	e056      	b.n	800ab78 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2200      	movs	r2, #0
 800aace:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aad6:	b2db      	uxtb	r3, r3
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d106      	bne.n	800aaea <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2200      	movs	r2, #0
 800aae0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f7fa faf7 	bl	80050d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2202      	movs	r2, #2
 800aaee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	681a      	ldr	r2, [r3, #0]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab00:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	685a      	ldr	r2, [r3, #4]
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	689b      	ldr	r3, [r3, #8]
 800ab0a:	431a      	orrs	r2, r3
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	68db      	ldr	r3, [r3, #12]
 800ab10:	431a      	orrs	r2, r3
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	691b      	ldr	r3, [r3, #16]
 800ab16:	431a      	orrs	r2, r3
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	695b      	ldr	r3, [r3, #20]
 800ab1c:	431a      	orrs	r2, r3
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	699b      	ldr	r3, [r3, #24]
 800ab22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ab26:	431a      	orrs	r2, r3
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	69db      	ldr	r3, [r3, #28]
 800ab2c:	431a      	orrs	r2, r3
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6a1b      	ldr	r3, [r3, #32]
 800ab32:	ea42 0103 	orr.w	r1, r2, r3
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	430a      	orrs	r2, r1
 800ab40:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	699b      	ldr	r3, [r3, #24]
 800ab46:	0c1b      	lsrs	r3, r3, #16
 800ab48:	f003 0104 	and.w	r1, r3, #4
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	430a      	orrs	r2, r1
 800ab56:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	69da      	ldr	r2, [r3, #28]
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ab66:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2201      	movs	r2, #1
 800ab72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800ab76:	2300      	movs	r3, #0
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3708      	adds	r7, #8
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}

0800ab80 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b088      	sub	sp, #32
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	60f8      	str	r0, [r7, #12]
 800ab88:	60b9      	str	r1, [r7, #8]
 800ab8a:	603b      	str	r3, [r7, #0]
 800ab8c:	4613      	mov	r3, r2
 800ab8e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ab90:	2300      	movs	r3, #0
 800ab92:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ab9a:	2b01      	cmp	r3, #1
 800ab9c:	d101      	bne.n	800aba2 <HAL_SPI_Transmit+0x22>
 800ab9e:	2302      	movs	r3, #2
 800aba0:	e11e      	b.n	800ade0 <HAL_SPI_Transmit+0x260>
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	2201      	movs	r2, #1
 800aba6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800abaa:	f7fb fb7f 	bl	80062ac <HAL_GetTick>
 800abae:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800abb0:	88fb      	ldrh	r3, [r7, #6]
 800abb2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800abba:	b2db      	uxtb	r3, r3
 800abbc:	2b01      	cmp	r3, #1
 800abbe:	d002      	beq.n	800abc6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800abc0:	2302      	movs	r3, #2
 800abc2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800abc4:	e103      	b.n	800adce <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d002      	beq.n	800abd2 <HAL_SPI_Transmit+0x52>
 800abcc:	88fb      	ldrh	r3, [r7, #6]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d102      	bne.n	800abd8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800abd2:	2301      	movs	r3, #1
 800abd4:	77fb      	strb	r3, [r7, #31]
    goto error;
 800abd6:	e0fa      	b.n	800adce <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	2203      	movs	r2, #3
 800abdc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	2200      	movs	r2, #0
 800abe4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	68ba      	ldr	r2, [r7, #8]
 800abea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	88fa      	ldrh	r2, [r7, #6]
 800abf0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	88fa      	ldrh	r2, [r7, #6]
 800abf6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2200      	movs	r2, #0
 800abfc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2200      	movs	r2, #0
 800ac02:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2200      	movs	r2, #0
 800ac08:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	2200      	movs	r2, #0
 800ac14:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	689b      	ldr	r3, [r3, #8]
 800ac1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac1e:	d107      	bne.n	800ac30 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	681a      	ldr	r2, [r3, #0]
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ac2e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac3a:	2b40      	cmp	r3, #64	; 0x40
 800ac3c:	d007      	beq.n	800ac4e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	681a      	ldr	r2, [r3, #0]
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac4c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	68db      	ldr	r3, [r3, #12]
 800ac52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac56:	d14b      	bne.n	800acf0 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	685b      	ldr	r3, [r3, #4]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d002      	beq.n	800ac66 <HAL_SPI_Transmit+0xe6>
 800ac60:	8afb      	ldrh	r3, [r7, #22]
 800ac62:	2b01      	cmp	r3, #1
 800ac64:	d13e      	bne.n	800ace4 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac6a:	881a      	ldrh	r2, [r3, #0]
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac76:	1c9a      	adds	r2, r3, #2
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac80:	b29b      	uxth	r3, r3
 800ac82:	3b01      	subs	r3, #1
 800ac84:	b29a      	uxth	r2, r3
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ac8a:	e02b      	b.n	800ace4 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	689b      	ldr	r3, [r3, #8]
 800ac92:	f003 0302 	and.w	r3, r3, #2
 800ac96:	2b02      	cmp	r3, #2
 800ac98:	d112      	bne.n	800acc0 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac9e:	881a      	ldrh	r2, [r3, #0]
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acaa:	1c9a      	adds	r2, r3, #2
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800acb4:	b29b      	uxth	r3, r3
 800acb6:	3b01      	subs	r3, #1
 800acb8:	b29a      	uxth	r2, r3
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	86da      	strh	r2, [r3, #54]	; 0x36
 800acbe:	e011      	b.n	800ace4 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800acc0:	f7fb faf4 	bl	80062ac <HAL_GetTick>
 800acc4:	4602      	mov	r2, r0
 800acc6:	69bb      	ldr	r3, [r7, #24]
 800acc8:	1ad3      	subs	r3, r2, r3
 800acca:	683a      	ldr	r2, [r7, #0]
 800accc:	429a      	cmp	r2, r3
 800acce:	d803      	bhi.n	800acd8 <HAL_SPI_Transmit+0x158>
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acd6:	d102      	bne.n	800acde <HAL_SPI_Transmit+0x15e>
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d102      	bne.n	800ace4 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800acde:	2303      	movs	r3, #3
 800ace0:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ace2:	e074      	b.n	800adce <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ace8:	b29b      	uxth	r3, r3
 800acea:	2b00      	cmp	r3, #0
 800acec:	d1ce      	bne.n	800ac8c <HAL_SPI_Transmit+0x10c>
 800acee:	e04c      	b.n	800ad8a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	685b      	ldr	r3, [r3, #4]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d002      	beq.n	800acfe <HAL_SPI_Transmit+0x17e>
 800acf8:	8afb      	ldrh	r3, [r7, #22]
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	d140      	bne.n	800ad80 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	330c      	adds	r3, #12
 800ad08:	7812      	ldrb	r2, [r2, #0]
 800ad0a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad10:	1c5a      	adds	r2, r3, #1
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad1a:	b29b      	uxth	r3, r3
 800ad1c:	3b01      	subs	r3, #1
 800ad1e:	b29a      	uxth	r2, r3
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800ad24:	e02c      	b.n	800ad80 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	689b      	ldr	r3, [r3, #8]
 800ad2c:	f003 0302 	and.w	r3, r3, #2
 800ad30:	2b02      	cmp	r3, #2
 800ad32:	d113      	bne.n	800ad5c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	330c      	adds	r3, #12
 800ad3e:	7812      	ldrb	r2, [r2, #0]
 800ad40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad46:	1c5a      	adds	r2, r3, #1
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad50:	b29b      	uxth	r3, r3
 800ad52:	3b01      	subs	r3, #1
 800ad54:	b29a      	uxth	r2, r3
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	86da      	strh	r2, [r3, #54]	; 0x36
 800ad5a:	e011      	b.n	800ad80 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ad5c:	f7fb faa6 	bl	80062ac <HAL_GetTick>
 800ad60:	4602      	mov	r2, r0
 800ad62:	69bb      	ldr	r3, [r7, #24]
 800ad64:	1ad3      	subs	r3, r2, r3
 800ad66:	683a      	ldr	r2, [r7, #0]
 800ad68:	429a      	cmp	r2, r3
 800ad6a:	d803      	bhi.n	800ad74 <HAL_SPI_Transmit+0x1f4>
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad72:	d102      	bne.n	800ad7a <HAL_SPI_Transmit+0x1fa>
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d102      	bne.n	800ad80 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800ad7a:	2303      	movs	r3, #3
 800ad7c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ad7e:	e026      	b.n	800adce <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad84:	b29b      	uxth	r3, r3
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d1cd      	bne.n	800ad26 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ad8a:	69ba      	ldr	r2, [r7, #24]
 800ad8c:	6839      	ldr	r1, [r7, #0]
 800ad8e:	68f8      	ldr	r0, [r7, #12]
 800ad90:	f000 fba4 	bl	800b4dc <SPI_EndRxTxTransaction>
 800ad94:	4603      	mov	r3, r0
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d002      	beq.n	800ada0 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	2220      	movs	r2, #32
 800ad9e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	689b      	ldr	r3, [r3, #8]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d10a      	bne.n	800adbe <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ada8:	2300      	movs	r3, #0
 800adaa:	613b      	str	r3, [r7, #16]
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	68db      	ldr	r3, [r3, #12]
 800adb2:	613b      	str	r3, [r7, #16]
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	689b      	ldr	r3, [r3, #8]
 800adba:	613b      	str	r3, [r7, #16]
 800adbc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d002      	beq.n	800adcc <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800adc6:	2301      	movs	r3, #1
 800adc8:	77fb      	strb	r3, [r7, #31]
 800adca:	e000      	b.n	800adce <HAL_SPI_Transmit+0x24e>
  }

error:
 800adcc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	2201      	movs	r2, #1
 800add2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	2200      	movs	r2, #0
 800adda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800adde:	7ffb      	ldrb	r3, [r7, #31]
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3720      	adds	r7, #32
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b088      	sub	sp, #32
 800adec:	af02      	add	r7, sp, #8
 800adee:	60f8      	str	r0, [r7, #12]
 800adf0:	60b9      	str	r1, [r7, #8]
 800adf2:	603b      	str	r3, [r7, #0]
 800adf4:	4613      	mov	r3, r2
 800adf6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800adf8:	2300      	movs	r3, #0
 800adfa:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	685b      	ldr	r3, [r3, #4]
 800ae00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ae04:	d112      	bne.n	800ae2c <HAL_SPI_Receive+0x44>
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	689b      	ldr	r3, [r3, #8]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d10e      	bne.n	800ae2c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	2204      	movs	r2, #4
 800ae12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ae16:	88fa      	ldrh	r2, [r7, #6]
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	9300      	str	r3, [sp, #0]
 800ae1c:	4613      	mov	r3, r2
 800ae1e:	68ba      	ldr	r2, [r7, #8]
 800ae20:	68b9      	ldr	r1, [r7, #8]
 800ae22:	68f8      	ldr	r0, [r7, #12]
 800ae24:	f000 f8e9 	bl	800affa <HAL_SPI_TransmitReceive>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	e0e2      	b.n	800aff2 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ae32:	2b01      	cmp	r3, #1
 800ae34:	d101      	bne.n	800ae3a <HAL_SPI_Receive+0x52>
 800ae36:	2302      	movs	r3, #2
 800ae38:	e0db      	b.n	800aff2 <HAL_SPI_Receive+0x20a>
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	2201      	movs	r2, #1
 800ae3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ae42:	f7fb fa33 	bl	80062ac <HAL_GetTick>
 800ae46:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ae4e:	b2db      	uxtb	r3, r3
 800ae50:	2b01      	cmp	r3, #1
 800ae52:	d002      	beq.n	800ae5a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800ae54:	2302      	movs	r3, #2
 800ae56:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ae58:	e0c2      	b.n	800afe0 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d002      	beq.n	800ae66 <HAL_SPI_Receive+0x7e>
 800ae60:	88fb      	ldrh	r3, [r7, #6]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d102      	bne.n	800ae6c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800ae66:	2301      	movs	r3, #1
 800ae68:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ae6a:	e0b9      	b.n	800afe0 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	2204      	movs	r2, #4
 800ae70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	2200      	movs	r2, #0
 800ae78:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	68ba      	ldr	r2, [r7, #8]
 800ae7e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	88fa      	ldrh	r2, [r7, #6]
 800ae84:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	88fa      	ldrh	r2, [r7, #6]
 800ae8a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	2200      	movs	r2, #0
 800ae90:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	2200      	movs	r2, #0
 800ae96:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	2200      	movs	r2, #0
 800aea2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	2200      	movs	r2, #0
 800aea8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	689b      	ldr	r3, [r3, #8]
 800aeae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aeb2:	d107      	bne.n	800aec4 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	681a      	ldr	r2, [r3, #0]
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800aec2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aece:	2b40      	cmp	r3, #64	; 0x40
 800aed0:	d007      	beq.n	800aee2 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	681a      	ldr	r2, [r3, #0]
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aee0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	68db      	ldr	r3, [r3, #12]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d162      	bne.n	800afb0 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800aeea:	e02e      	b.n	800af4a <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	689b      	ldr	r3, [r3, #8]
 800aef2:	f003 0301 	and.w	r3, r3, #1
 800aef6:	2b01      	cmp	r3, #1
 800aef8:	d115      	bne.n	800af26 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	f103 020c 	add.w	r2, r3, #12
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af06:	7812      	ldrb	r2, [r2, #0]
 800af08:	b2d2      	uxtb	r2, r2
 800af0a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af10:	1c5a      	adds	r2, r3, #1
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af1a:	b29b      	uxth	r3, r3
 800af1c:	3b01      	subs	r3, #1
 800af1e:	b29a      	uxth	r2, r3
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	87da      	strh	r2, [r3, #62]	; 0x3e
 800af24:	e011      	b.n	800af4a <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800af26:	f7fb f9c1 	bl	80062ac <HAL_GetTick>
 800af2a:	4602      	mov	r2, r0
 800af2c:	693b      	ldr	r3, [r7, #16]
 800af2e:	1ad3      	subs	r3, r2, r3
 800af30:	683a      	ldr	r2, [r7, #0]
 800af32:	429a      	cmp	r2, r3
 800af34:	d803      	bhi.n	800af3e <HAL_SPI_Receive+0x156>
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af3c:	d102      	bne.n	800af44 <HAL_SPI_Receive+0x15c>
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d102      	bne.n	800af4a <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800af44:	2303      	movs	r3, #3
 800af46:	75fb      	strb	r3, [r7, #23]
          goto error;
 800af48:	e04a      	b.n	800afe0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af4e:	b29b      	uxth	r3, r3
 800af50:	2b00      	cmp	r3, #0
 800af52:	d1cb      	bne.n	800aeec <HAL_SPI_Receive+0x104>
 800af54:	e031      	b.n	800afba <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	689b      	ldr	r3, [r3, #8]
 800af5c:	f003 0301 	and.w	r3, r3, #1
 800af60:	2b01      	cmp	r3, #1
 800af62:	d113      	bne.n	800af8c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	68da      	ldr	r2, [r3, #12]
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af6e:	b292      	uxth	r2, r2
 800af70:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af76:	1c9a      	adds	r2, r3, #2
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800af80:	b29b      	uxth	r3, r3
 800af82:	3b01      	subs	r3, #1
 800af84:	b29a      	uxth	r2, r3
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	87da      	strh	r2, [r3, #62]	; 0x3e
 800af8a:	e011      	b.n	800afb0 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800af8c:	f7fb f98e 	bl	80062ac <HAL_GetTick>
 800af90:	4602      	mov	r2, r0
 800af92:	693b      	ldr	r3, [r7, #16]
 800af94:	1ad3      	subs	r3, r2, r3
 800af96:	683a      	ldr	r2, [r7, #0]
 800af98:	429a      	cmp	r2, r3
 800af9a:	d803      	bhi.n	800afa4 <HAL_SPI_Receive+0x1bc>
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afa2:	d102      	bne.n	800afaa <HAL_SPI_Receive+0x1c2>
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d102      	bne.n	800afb0 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800afaa:	2303      	movs	r3, #3
 800afac:	75fb      	strb	r3, [r7, #23]
          goto error;
 800afae:	e017      	b.n	800afe0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800afb4:	b29b      	uxth	r3, r3
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d1cd      	bne.n	800af56 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800afba:	693a      	ldr	r2, [r7, #16]
 800afbc:	6839      	ldr	r1, [r7, #0]
 800afbe:	68f8      	ldr	r0, [r7, #12]
 800afc0:	f000 fa27 	bl	800b412 <SPI_EndRxTransaction>
 800afc4:	4603      	mov	r3, r0
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d002      	beq.n	800afd0 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	2220      	movs	r2, #32
 800afce:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d002      	beq.n	800afde <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800afd8:	2301      	movs	r3, #1
 800afda:	75fb      	strb	r3, [r7, #23]
 800afdc:	e000      	b.n	800afe0 <HAL_SPI_Receive+0x1f8>
  }

error :
 800afde:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	2201      	movs	r2, #1
 800afe4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2200      	movs	r2, #0
 800afec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800aff0:	7dfb      	ldrb	r3, [r7, #23]
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3718      	adds	r7, #24
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}

0800affa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800affa:	b580      	push	{r7, lr}
 800affc:	b08c      	sub	sp, #48	; 0x30
 800affe:	af00      	add	r7, sp, #0
 800b000:	60f8      	str	r0, [r7, #12]
 800b002:	60b9      	str	r1, [r7, #8]
 800b004:	607a      	str	r2, [r7, #4]
 800b006:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b008:	2301      	movs	r3, #1
 800b00a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b00c:	2300      	movs	r3, #0
 800b00e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b018:	2b01      	cmp	r3, #1
 800b01a:	d101      	bne.n	800b020 <HAL_SPI_TransmitReceive+0x26>
 800b01c:	2302      	movs	r3, #2
 800b01e:	e18a      	b.n	800b336 <HAL_SPI_TransmitReceive+0x33c>
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	2201      	movs	r2, #1
 800b024:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b028:	f7fb f940 	bl	80062ac <HAL_GetTick>
 800b02c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b034:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800b03e:	887b      	ldrh	r3, [r7, #2]
 800b040:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b042:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b046:	2b01      	cmp	r3, #1
 800b048:	d00f      	beq.n	800b06a <HAL_SPI_TransmitReceive+0x70>
 800b04a:	69fb      	ldr	r3, [r7, #28]
 800b04c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b050:	d107      	bne.n	800b062 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	689b      	ldr	r3, [r3, #8]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d103      	bne.n	800b062 <HAL_SPI_TransmitReceive+0x68>
 800b05a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b05e:	2b04      	cmp	r3, #4
 800b060:	d003      	beq.n	800b06a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800b062:	2302      	movs	r3, #2
 800b064:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b068:	e15b      	b.n	800b322 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d005      	beq.n	800b07c <HAL_SPI_TransmitReceive+0x82>
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d002      	beq.n	800b07c <HAL_SPI_TransmitReceive+0x82>
 800b076:	887b      	ldrh	r3, [r7, #2]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d103      	bne.n	800b084 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800b07c:	2301      	movs	r3, #1
 800b07e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b082:	e14e      	b.n	800b322 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b08a:	b2db      	uxtb	r3, r3
 800b08c:	2b04      	cmp	r3, #4
 800b08e:	d003      	beq.n	800b098 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	2205      	movs	r2, #5
 800b094:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	2200      	movs	r2, #0
 800b09c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	687a      	ldr	r2, [r7, #4]
 800b0a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	887a      	ldrh	r2, [r7, #2]
 800b0a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	887a      	ldrh	r2, [r7, #2]
 800b0ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	68ba      	ldr	r2, [r7, #8]
 800b0b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	887a      	ldrh	r2, [r7, #2]
 800b0ba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	887a      	ldrh	r2, [r7, #2]
 800b0c0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0d8:	2b40      	cmp	r3, #64	; 0x40
 800b0da:	d007      	beq.n	800b0ec <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	681a      	ldr	r2, [r3, #0]
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b0ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	68db      	ldr	r3, [r3, #12]
 800b0f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b0f4:	d178      	bne.n	800b1e8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d002      	beq.n	800b104 <HAL_SPI_TransmitReceive+0x10a>
 800b0fe:	8b7b      	ldrh	r3, [r7, #26]
 800b100:	2b01      	cmp	r3, #1
 800b102:	d166      	bne.n	800b1d2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b108:	881a      	ldrh	r2, [r3, #0]
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b114:	1c9a      	adds	r2, r3, #2
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b11e:	b29b      	uxth	r3, r3
 800b120:	3b01      	subs	r3, #1
 800b122:	b29a      	uxth	r2, r3
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b128:	e053      	b.n	800b1d2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	689b      	ldr	r3, [r3, #8]
 800b130:	f003 0302 	and.w	r3, r3, #2
 800b134:	2b02      	cmp	r3, #2
 800b136:	d11b      	bne.n	800b170 <HAL_SPI_TransmitReceive+0x176>
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b13c:	b29b      	uxth	r3, r3
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d016      	beq.n	800b170 <HAL_SPI_TransmitReceive+0x176>
 800b142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b144:	2b01      	cmp	r3, #1
 800b146:	d113      	bne.n	800b170 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b14c:	881a      	ldrh	r2, [r3, #0]
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b158:	1c9a      	adds	r2, r3, #2
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b162:	b29b      	uxth	r3, r3
 800b164:	3b01      	subs	r3, #1
 800b166:	b29a      	uxth	r2, r3
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b16c:	2300      	movs	r3, #0
 800b16e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	689b      	ldr	r3, [r3, #8]
 800b176:	f003 0301 	and.w	r3, r3, #1
 800b17a:	2b01      	cmp	r3, #1
 800b17c:	d119      	bne.n	800b1b2 <HAL_SPI_TransmitReceive+0x1b8>
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b182:	b29b      	uxth	r3, r3
 800b184:	2b00      	cmp	r3, #0
 800b186:	d014      	beq.n	800b1b2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	68da      	ldr	r2, [r3, #12]
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b192:	b292      	uxth	r2, r2
 800b194:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b19a:	1c9a      	adds	r2, r3, #2
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b1a4:	b29b      	uxth	r3, r3
 800b1a6:	3b01      	subs	r3, #1
 800b1a8:	b29a      	uxth	r2, r3
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b1b2:	f7fb f87b 	bl	80062ac <HAL_GetTick>
 800b1b6:	4602      	mov	r2, r0
 800b1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1ba:	1ad3      	subs	r3, r2, r3
 800b1bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b1be:	429a      	cmp	r2, r3
 800b1c0:	d807      	bhi.n	800b1d2 <HAL_SPI_TransmitReceive+0x1d8>
 800b1c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1c8:	d003      	beq.n	800b1d2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b1ca:	2303      	movs	r3, #3
 800b1cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b1d0:	e0a7      	b.n	800b322 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b1d6:	b29b      	uxth	r3, r3
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d1a6      	bne.n	800b12a <HAL_SPI_TransmitReceive+0x130>
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b1e0:	b29b      	uxth	r3, r3
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d1a1      	bne.n	800b12a <HAL_SPI_TransmitReceive+0x130>
 800b1e6:	e07c      	b.n	800b2e2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	685b      	ldr	r3, [r3, #4]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d002      	beq.n	800b1f6 <HAL_SPI_TransmitReceive+0x1fc>
 800b1f0:	8b7b      	ldrh	r3, [r7, #26]
 800b1f2:	2b01      	cmp	r3, #1
 800b1f4:	d16b      	bne.n	800b2ce <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	330c      	adds	r3, #12
 800b200:	7812      	ldrb	r2, [r2, #0]
 800b202:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b208:	1c5a      	adds	r2, r3, #1
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b212:	b29b      	uxth	r3, r3
 800b214:	3b01      	subs	r3, #1
 800b216:	b29a      	uxth	r2, r3
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b21c:	e057      	b.n	800b2ce <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	689b      	ldr	r3, [r3, #8]
 800b224:	f003 0302 	and.w	r3, r3, #2
 800b228:	2b02      	cmp	r3, #2
 800b22a:	d11c      	bne.n	800b266 <HAL_SPI_TransmitReceive+0x26c>
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b230:	b29b      	uxth	r3, r3
 800b232:	2b00      	cmp	r3, #0
 800b234:	d017      	beq.n	800b266 <HAL_SPI_TransmitReceive+0x26c>
 800b236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b238:	2b01      	cmp	r3, #1
 800b23a:	d114      	bne.n	800b266 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	330c      	adds	r3, #12
 800b246:	7812      	ldrb	r2, [r2, #0]
 800b248:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b24e:	1c5a      	adds	r2, r3, #1
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b258:	b29b      	uxth	r3, r3
 800b25a:	3b01      	subs	r3, #1
 800b25c:	b29a      	uxth	r2, r3
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b262:	2300      	movs	r3, #0
 800b264:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	689b      	ldr	r3, [r3, #8]
 800b26c:	f003 0301 	and.w	r3, r3, #1
 800b270:	2b01      	cmp	r3, #1
 800b272:	d119      	bne.n	800b2a8 <HAL_SPI_TransmitReceive+0x2ae>
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b278:	b29b      	uxth	r3, r3
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d014      	beq.n	800b2a8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	68da      	ldr	r2, [r3, #12]
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b288:	b2d2      	uxtb	r2, r2
 800b28a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b290:	1c5a      	adds	r2, r3, #1
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b29a:	b29b      	uxth	r3, r3
 800b29c:	3b01      	subs	r3, #1
 800b29e:	b29a      	uxth	r2, r3
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b2a8:	f7fb f800 	bl	80062ac <HAL_GetTick>
 800b2ac:	4602      	mov	r2, r0
 800b2ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2b0:	1ad3      	subs	r3, r2, r3
 800b2b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d803      	bhi.n	800b2c0 <HAL_SPI_TransmitReceive+0x2c6>
 800b2b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2be:	d102      	bne.n	800b2c6 <HAL_SPI_TransmitReceive+0x2cc>
 800b2c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d103      	bne.n	800b2ce <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b2c6:	2303      	movs	r3, #3
 800b2c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b2cc:	e029      	b.n	800b322 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b2d2:	b29b      	uxth	r3, r3
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d1a2      	bne.n	800b21e <HAL_SPI_TransmitReceive+0x224>
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b2dc:	b29b      	uxth	r3, r3
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d19d      	bne.n	800b21e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b2e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b2e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b2e6:	68f8      	ldr	r0, [r7, #12]
 800b2e8:	f000 f8f8 	bl	800b4dc <SPI_EndRxTxTransaction>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d006      	beq.n	800b300 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	2220      	movs	r2, #32
 800b2fc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b2fe:	e010      	b.n	800b322 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	689b      	ldr	r3, [r3, #8]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d10b      	bne.n	800b320 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b308:	2300      	movs	r3, #0
 800b30a:	617b      	str	r3, [r7, #20]
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	68db      	ldr	r3, [r3, #12]
 800b312:	617b      	str	r3, [r7, #20]
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	689b      	ldr	r3, [r3, #8]
 800b31a:	617b      	str	r3, [r7, #20]
 800b31c:	697b      	ldr	r3, [r7, #20]
 800b31e:	e000      	b.n	800b322 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b320:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	2201      	movs	r2, #1
 800b326:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	2200      	movs	r2, #0
 800b32e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b332:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b336:	4618      	mov	r0, r3
 800b338:	3730      	adds	r7, #48	; 0x30
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}

0800b33e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b33e:	b580      	push	{r7, lr}
 800b340:	b084      	sub	sp, #16
 800b342:	af00      	add	r7, sp, #0
 800b344:	60f8      	str	r0, [r7, #12]
 800b346:	60b9      	str	r1, [r7, #8]
 800b348:	603b      	str	r3, [r7, #0]
 800b34a:	4613      	mov	r3, r2
 800b34c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b34e:	e04c      	b.n	800b3ea <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b356:	d048      	beq.n	800b3ea <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800b358:	f7fa ffa8 	bl	80062ac <HAL_GetTick>
 800b35c:	4602      	mov	r2, r0
 800b35e:	69bb      	ldr	r3, [r7, #24]
 800b360:	1ad3      	subs	r3, r2, r3
 800b362:	683a      	ldr	r2, [r7, #0]
 800b364:	429a      	cmp	r2, r3
 800b366:	d902      	bls.n	800b36e <SPI_WaitFlagStateUntilTimeout+0x30>
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d13d      	bne.n	800b3ea <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	685a      	ldr	r2, [r3, #4]
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b37c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	685b      	ldr	r3, [r3, #4]
 800b382:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b386:	d111      	bne.n	800b3ac <SPI_WaitFlagStateUntilTimeout+0x6e>
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	689b      	ldr	r3, [r3, #8]
 800b38c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b390:	d004      	beq.n	800b39c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	689b      	ldr	r3, [r3, #8]
 800b396:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b39a:	d107      	bne.n	800b3ac <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	681a      	ldr	r2, [r3, #0]
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b3aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b3b4:	d10f      	bne.n	800b3d6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	681a      	ldr	r2, [r3, #0]
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b3c4:	601a      	str	r2, [r3, #0]
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b3d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	2201      	movs	r2, #1
 800b3da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800b3e6:	2303      	movs	r3, #3
 800b3e8:	e00f      	b.n	800b40a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	689a      	ldr	r2, [r3, #8]
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	4013      	ands	r3, r2
 800b3f4:	68ba      	ldr	r2, [r7, #8]
 800b3f6:	429a      	cmp	r2, r3
 800b3f8:	bf0c      	ite	eq
 800b3fa:	2301      	moveq	r3, #1
 800b3fc:	2300      	movne	r3, #0
 800b3fe:	b2db      	uxtb	r3, r3
 800b400:	461a      	mov	r2, r3
 800b402:	79fb      	ldrb	r3, [r7, #7]
 800b404:	429a      	cmp	r2, r3
 800b406:	d1a3      	bne.n	800b350 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800b408:	2300      	movs	r3, #0
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3710      	adds	r7, #16
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}

0800b412 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b412:	b580      	push	{r7, lr}
 800b414:	b086      	sub	sp, #24
 800b416:	af02      	add	r7, sp, #8
 800b418:	60f8      	str	r0, [r7, #12]
 800b41a:	60b9      	str	r1, [r7, #8]
 800b41c:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	685b      	ldr	r3, [r3, #4]
 800b422:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b426:	d111      	bne.n	800b44c <SPI_EndRxTransaction+0x3a>
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	689b      	ldr	r3, [r3, #8]
 800b42c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b430:	d004      	beq.n	800b43c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	689b      	ldr	r3, [r3, #8]
 800b436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b43a:	d107      	bne.n	800b44c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	681a      	ldr	r2, [r3, #0]
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b44a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b454:	d12a      	bne.n	800b4ac <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	689b      	ldr	r3, [r3, #8]
 800b45a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b45e:	d012      	beq.n	800b486 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	9300      	str	r3, [sp, #0]
 800b464:	68bb      	ldr	r3, [r7, #8]
 800b466:	2200      	movs	r2, #0
 800b468:	2180      	movs	r1, #128	; 0x80
 800b46a:	68f8      	ldr	r0, [r7, #12]
 800b46c:	f7ff ff67 	bl	800b33e <SPI_WaitFlagStateUntilTimeout>
 800b470:	4603      	mov	r3, r0
 800b472:	2b00      	cmp	r3, #0
 800b474:	d02d      	beq.n	800b4d2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b47a:	f043 0220 	orr.w	r2, r3, #32
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800b482:	2303      	movs	r3, #3
 800b484:	e026      	b.n	800b4d4 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	9300      	str	r3, [sp, #0]
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	2200      	movs	r2, #0
 800b48e:	2101      	movs	r1, #1
 800b490:	68f8      	ldr	r0, [r7, #12]
 800b492:	f7ff ff54 	bl	800b33e <SPI_WaitFlagStateUntilTimeout>
 800b496:	4603      	mov	r3, r0
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d01a      	beq.n	800b4d2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4a0:	f043 0220 	orr.w	r2, r3, #32
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800b4a8:	2303      	movs	r3, #3
 800b4aa:	e013      	b.n	800b4d4 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	9300      	str	r3, [sp, #0]
 800b4b0:	68bb      	ldr	r3, [r7, #8]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	2101      	movs	r1, #1
 800b4b6:	68f8      	ldr	r0, [r7, #12]
 800b4b8:	f7ff ff41 	bl	800b33e <SPI_WaitFlagStateUntilTimeout>
 800b4bc:	4603      	mov	r3, r0
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d007      	beq.n	800b4d2 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b4c6:	f043 0220 	orr.w	r2, r3, #32
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b4ce:	2303      	movs	r3, #3
 800b4d0:	e000      	b.n	800b4d4 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800b4d2:	2300      	movs	r3, #0
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3710      	adds	r7, #16
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}

0800b4dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b088      	sub	sp, #32
 800b4e0:	af02      	add	r7, sp, #8
 800b4e2:	60f8      	str	r0, [r7, #12]
 800b4e4:	60b9      	str	r1, [r7, #8]
 800b4e6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b4e8:	4b1b      	ldr	r3, [pc, #108]	; (800b558 <SPI_EndRxTxTransaction+0x7c>)
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	4a1b      	ldr	r2, [pc, #108]	; (800b55c <SPI_EndRxTxTransaction+0x80>)
 800b4ee:	fba2 2303 	umull	r2, r3, r2, r3
 800b4f2:	0d5b      	lsrs	r3, r3, #21
 800b4f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b4f8:	fb02 f303 	mul.w	r3, r2, r3
 800b4fc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	685b      	ldr	r3, [r3, #4]
 800b502:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b506:	d112      	bne.n	800b52e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	9300      	str	r3, [sp, #0]
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	2200      	movs	r2, #0
 800b510:	2180      	movs	r1, #128	; 0x80
 800b512:	68f8      	ldr	r0, [r7, #12]
 800b514:	f7ff ff13 	bl	800b33e <SPI_WaitFlagStateUntilTimeout>
 800b518:	4603      	mov	r3, r0
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d016      	beq.n	800b54c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b522:	f043 0220 	orr.w	r2, r3, #32
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b52a:	2303      	movs	r3, #3
 800b52c:	e00f      	b.n	800b54e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b52e:	697b      	ldr	r3, [r7, #20]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d00a      	beq.n	800b54a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800b534:	697b      	ldr	r3, [r7, #20]
 800b536:	3b01      	subs	r3, #1
 800b538:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	689b      	ldr	r3, [r3, #8]
 800b540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b544:	2b80      	cmp	r3, #128	; 0x80
 800b546:	d0f2      	beq.n	800b52e <SPI_EndRxTxTransaction+0x52>
 800b548:	e000      	b.n	800b54c <SPI_EndRxTxTransaction+0x70>
        break;
 800b54a:	bf00      	nop
  }

  return HAL_OK;
 800b54c:	2300      	movs	r3, #0
}
 800b54e:	4618      	mov	r0, r3
 800b550:	3718      	adds	r7, #24
 800b552:	46bd      	mov	sp, r7
 800b554:	bd80      	pop	{r7, pc}
 800b556:	bf00      	nop
 800b558:	20000000 	.word	0x20000000
 800b55c:	165e9f81 	.word	0x165e9f81

0800b560 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b082      	sub	sp, #8
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d101      	bne.n	800b572 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b56e:	2301      	movs	r3, #1
 800b570:	e01d      	b.n	800b5ae <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b578:	b2db      	uxtb	r3, r3
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d106      	bne.n	800b58c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2200      	movs	r2, #0
 800b582:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b586:	6878      	ldr	r0, [r7, #4]
 800b588:	f7f9 fe62 	bl	8005250 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2202      	movs	r2, #2
 800b590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681a      	ldr	r2, [r3, #0]
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	3304      	adds	r3, #4
 800b59c:	4619      	mov	r1, r3
 800b59e:	4610      	mov	r0, r2
 800b5a0:	f000 fb56 	bl	800bc50 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2201      	movs	r2, #1
 800b5a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b5ac:	2300      	movs	r3, #0
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3708      	adds	r7, #8
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}

0800b5b6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b5b6:	b480      	push	{r7}
 800b5b8:	b085      	sub	sp, #20
 800b5ba:	af00      	add	r7, sp, #0
 800b5bc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	68da      	ldr	r2, [r3, #12]
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	f042 0201 	orr.w	r2, r2, #1
 800b5cc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	689b      	ldr	r3, [r3, #8]
 800b5d4:	f003 0307 	and.w	r3, r3, #7
 800b5d8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	2b06      	cmp	r3, #6
 800b5de:	d007      	beq.n	800b5f0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	681a      	ldr	r2, [r3, #0]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f042 0201 	orr.w	r2, r2, #1
 800b5ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b5f0:	2300      	movs	r3, #0
}
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	3714      	adds	r7, #20
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fc:	4770      	bx	lr

0800b5fe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b5fe:	b580      	push	{r7, lr}
 800b600:	b082      	sub	sp, #8
 800b602:	af00      	add	r7, sp, #0
 800b604:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d101      	bne.n	800b610 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b60c:	2301      	movs	r3, #1
 800b60e:	e01d      	b.n	800b64c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b616:	b2db      	uxtb	r3, r3
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d106      	bne.n	800b62a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2200      	movs	r2, #0
 800b620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b624:	6878      	ldr	r0, [r7, #4]
 800b626:	f7f9 fd9f 	bl	8005168 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2202      	movs	r2, #2
 800b62e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681a      	ldr	r2, [r3, #0]
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	3304      	adds	r3, #4
 800b63a:	4619      	mov	r1, r3
 800b63c:	4610      	mov	r0, r2
 800b63e:	f000 fb07 	bl	800bc50 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2201      	movs	r2, #1
 800b646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b64a:	2300      	movs	r3, #0
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	3708      	adds	r7, #8
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}

0800b654 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b084      	sub	sp, #16
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	2201      	movs	r2, #1
 800b664:	6839      	ldr	r1, [r7, #0]
 800b666:	4618      	mov	r0, r3
 800b668:	f000 fd42 	bl	800c0f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a15      	ldr	r2, [pc, #84]	; (800b6c8 <HAL_TIM_PWM_Start+0x74>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d004      	beq.n	800b680 <HAL_TIM_PWM_Start+0x2c>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	4a14      	ldr	r2, [pc, #80]	; (800b6cc <HAL_TIM_PWM_Start+0x78>)
 800b67c:	4293      	cmp	r3, r2
 800b67e:	d101      	bne.n	800b684 <HAL_TIM_PWM_Start+0x30>
 800b680:	2301      	movs	r3, #1
 800b682:	e000      	b.n	800b686 <HAL_TIM_PWM_Start+0x32>
 800b684:	2300      	movs	r3, #0
 800b686:	2b00      	cmp	r3, #0
 800b688:	d007      	beq.n	800b69a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b698:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	689b      	ldr	r3, [r3, #8]
 800b6a0:	f003 0307 	and.w	r3, r3, #7
 800b6a4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	2b06      	cmp	r3, #6
 800b6aa:	d007      	beq.n	800b6bc <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	681a      	ldr	r2, [r3, #0]
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f042 0201 	orr.w	r2, r2, #1
 800b6ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b6bc:	2300      	movs	r3, #0
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3710      	adds	r7, #16
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}
 800b6c6:	bf00      	nop
 800b6c8:	40010000 	.word	0x40010000
 800b6cc:	40010400 	.word	0x40010400

0800b6d0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b086      	sub	sp, #24
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
 800b6d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d101      	bne.n	800b6e4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	e083      	b.n	800b7ec <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b6ea:	b2db      	uxtb	r3, r3
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d106      	bne.n	800b6fe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f7f9 fe39 	bl	8005370 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2202      	movs	r2, #2
 800b702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	689b      	ldr	r3, [r3, #8]
 800b70c:	687a      	ldr	r2, [r7, #4]
 800b70e:	6812      	ldr	r2, [r2, #0]
 800b710:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b714:	f023 0307 	bic.w	r3, r3, #7
 800b718:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681a      	ldr	r2, [r3, #0]
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	3304      	adds	r3, #4
 800b722:	4619      	mov	r1, r3
 800b724:	4610      	mov	r0, r2
 800b726:	f000 fa93 	bl	800bc50 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	689b      	ldr	r3, [r3, #8]
 800b730:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	699b      	ldr	r3, [r3, #24]
 800b738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	6a1b      	ldr	r3, [r3, #32]
 800b740:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	697a      	ldr	r2, [r7, #20]
 800b748:	4313      	orrs	r3, r2
 800b74a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b74c:	693b      	ldr	r3, [r7, #16]
 800b74e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b752:	f023 0303 	bic.w	r3, r3, #3
 800b756:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	689a      	ldr	r2, [r3, #8]
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	699b      	ldr	r3, [r3, #24]
 800b760:	021b      	lsls	r3, r3, #8
 800b762:	4313      	orrs	r3, r2
 800b764:	693a      	ldr	r2, [r7, #16]
 800b766:	4313      	orrs	r3, r2
 800b768:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b76a:	693b      	ldr	r3, [r7, #16]
 800b76c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800b770:	f023 030c 	bic.w	r3, r3, #12
 800b774:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b776:	693b      	ldr	r3, [r7, #16]
 800b778:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b77c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b780:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	68da      	ldr	r2, [r3, #12]
 800b786:	683b      	ldr	r3, [r7, #0]
 800b788:	69db      	ldr	r3, [r3, #28]
 800b78a:	021b      	lsls	r3, r3, #8
 800b78c:	4313      	orrs	r3, r2
 800b78e:	693a      	ldr	r2, [r7, #16]
 800b790:	4313      	orrs	r3, r2
 800b792:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	691b      	ldr	r3, [r3, #16]
 800b798:	011a      	lsls	r2, r3, #4
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	6a1b      	ldr	r3, [r3, #32]
 800b79e:	031b      	lsls	r3, r3, #12
 800b7a0:	4313      	orrs	r3, r2
 800b7a2:	693a      	ldr	r2, [r7, #16]
 800b7a4:	4313      	orrs	r3, r2
 800b7a6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800b7ae:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800b7b6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b7b8:	683b      	ldr	r3, [r7, #0]
 800b7ba:	685a      	ldr	r2, [r3, #4]
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	695b      	ldr	r3, [r3, #20]
 800b7c0:	011b      	lsls	r3, r3, #4
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	68fa      	ldr	r2, [r7, #12]
 800b7c6:	4313      	orrs	r3, r2
 800b7c8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	697a      	ldr	r2, [r7, #20]
 800b7d0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	693a      	ldr	r2, [r7, #16]
 800b7d8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	68fa      	ldr	r2, [r7, #12]
 800b7e0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2201      	movs	r2, #1
 800b7e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b7ea:	2300      	movs	r3, #0
}
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	3718      	adds	r7, #24
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	bd80      	pop	{r7, pc}

0800b7f4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b082      	sub	sp, #8
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
 800b7fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d002      	beq.n	800b80a <HAL_TIM_Encoder_Start+0x16>
 800b804:	2b04      	cmp	r3, #4
 800b806:	d008      	beq.n	800b81a <HAL_TIM_Encoder_Start+0x26>
 800b808:	e00f      	b.n	800b82a <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	2201      	movs	r2, #1
 800b810:	2100      	movs	r1, #0
 800b812:	4618      	mov	r0, r3
 800b814:	f000 fc6c 	bl	800c0f0 <TIM_CCxChannelCmd>
      break;
 800b818:	e016      	b.n	800b848 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	2201      	movs	r2, #1
 800b820:	2104      	movs	r1, #4
 800b822:	4618      	mov	r0, r3
 800b824:	f000 fc64 	bl	800c0f0 <TIM_CCxChannelCmd>
      break;
 800b828:	e00e      	b.n	800b848 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	2201      	movs	r2, #1
 800b830:	2100      	movs	r1, #0
 800b832:	4618      	mov	r0, r3
 800b834:	f000 fc5c 	bl	800c0f0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	2201      	movs	r2, #1
 800b83e:	2104      	movs	r1, #4
 800b840:	4618      	mov	r0, r3
 800b842:	f000 fc55 	bl	800c0f0 <TIM_CCxChannelCmd>
      break;
 800b846:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	681a      	ldr	r2, [r3, #0]
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	f042 0201 	orr.w	r2, r2, #1
 800b856:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b858:	2300      	movs	r3, #0
}
 800b85a:	4618      	mov	r0, r3
 800b85c:	3708      	adds	r7, #8
 800b85e:	46bd      	mov	sp, r7
 800b860:	bd80      	pop	{r7, pc}

0800b862 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b862:	b580      	push	{r7, lr}
 800b864:	b082      	sub	sp, #8
 800b866:	af00      	add	r7, sp, #0
 800b868:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	691b      	ldr	r3, [r3, #16]
 800b870:	f003 0302 	and.w	r3, r3, #2
 800b874:	2b02      	cmp	r3, #2
 800b876:	d122      	bne.n	800b8be <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	68db      	ldr	r3, [r3, #12]
 800b87e:	f003 0302 	and.w	r3, r3, #2
 800b882:	2b02      	cmp	r3, #2
 800b884:	d11b      	bne.n	800b8be <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	f06f 0202 	mvn.w	r2, #2
 800b88e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	2201      	movs	r2, #1
 800b894:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	699b      	ldr	r3, [r3, #24]
 800b89c:	f003 0303 	and.w	r3, r3, #3
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d003      	beq.n	800b8ac <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f000 f9b5 	bl	800bc14 <HAL_TIM_IC_CaptureCallback>
 800b8aa:	e005      	b.n	800b8b8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b8ac:	6878      	ldr	r0, [r7, #4]
 800b8ae:	f000 f9a7 	bl	800bc00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b8b2:	6878      	ldr	r0, [r7, #4]
 800b8b4:	f000 f9b8 	bl	800bc28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	691b      	ldr	r3, [r3, #16]
 800b8c4:	f003 0304 	and.w	r3, r3, #4
 800b8c8:	2b04      	cmp	r3, #4
 800b8ca:	d122      	bne.n	800b912 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	68db      	ldr	r3, [r3, #12]
 800b8d2:	f003 0304 	and.w	r3, r3, #4
 800b8d6:	2b04      	cmp	r3, #4
 800b8d8:	d11b      	bne.n	800b912 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	f06f 0204 	mvn.w	r2, #4
 800b8e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2202      	movs	r2, #2
 800b8e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	699b      	ldr	r3, [r3, #24]
 800b8f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d003      	beq.n	800b900 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f000 f98b 	bl	800bc14 <HAL_TIM_IC_CaptureCallback>
 800b8fe:	e005      	b.n	800b90c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b900:	6878      	ldr	r0, [r7, #4]
 800b902:	f000 f97d 	bl	800bc00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b906:	6878      	ldr	r0, [r7, #4]
 800b908:	f000 f98e 	bl	800bc28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2200      	movs	r2, #0
 800b910:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	691b      	ldr	r3, [r3, #16]
 800b918:	f003 0308 	and.w	r3, r3, #8
 800b91c:	2b08      	cmp	r3, #8
 800b91e:	d122      	bne.n	800b966 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	68db      	ldr	r3, [r3, #12]
 800b926:	f003 0308 	and.w	r3, r3, #8
 800b92a:	2b08      	cmp	r3, #8
 800b92c:	d11b      	bne.n	800b966 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	f06f 0208 	mvn.w	r2, #8
 800b936:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2204      	movs	r2, #4
 800b93c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	69db      	ldr	r3, [r3, #28]
 800b944:	f003 0303 	and.w	r3, r3, #3
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d003      	beq.n	800b954 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b94c:	6878      	ldr	r0, [r7, #4]
 800b94e:	f000 f961 	bl	800bc14 <HAL_TIM_IC_CaptureCallback>
 800b952:	e005      	b.n	800b960 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	f000 f953 	bl	800bc00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f000 f964 	bl	800bc28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2200      	movs	r2, #0
 800b964:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	691b      	ldr	r3, [r3, #16]
 800b96c:	f003 0310 	and.w	r3, r3, #16
 800b970:	2b10      	cmp	r3, #16
 800b972:	d122      	bne.n	800b9ba <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	68db      	ldr	r3, [r3, #12]
 800b97a:	f003 0310 	and.w	r3, r3, #16
 800b97e:	2b10      	cmp	r3, #16
 800b980:	d11b      	bne.n	800b9ba <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	f06f 0210 	mvn.w	r2, #16
 800b98a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	2208      	movs	r2, #8
 800b990:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	69db      	ldr	r3, [r3, #28]
 800b998:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d003      	beq.n	800b9a8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9a0:	6878      	ldr	r0, [r7, #4]
 800b9a2:	f000 f937 	bl	800bc14 <HAL_TIM_IC_CaptureCallback>
 800b9a6:	e005      	b.n	800b9b4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f000 f929 	bl	800bc00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9ae:	6878      	ldr	r0, [r7, #4]
 800b9b0:	f000 f93a 	bl	800bc28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	691b      	ldr	r3, [r3, #16]
 800b9c0:	f003 0301 	and.w	r3, r3, #1
 800b9c4:	2b01      	cmp	r3, #1
 800b9c6:	d10e      	bne.n	800b9e6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	68db      	ldr	r3, [r3, #12]
 800b9ce:	f003 0301 	and.w	r3, r3, #1
 800b9d2:	2b01      	cmp	r3, #1
 800b9d4:	d107      	bne.n	800b9e6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	f06f 0201 	mvn.w	r2, #1
 800b9de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f7f8 f811 	bl	8003a08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	691b      	ldr	r3, [r3, #16]
 800b9ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9f0:	2b80      	cmp	r3, #128	; 0x80
 800b9f2:	d10e      	bne.n	800ba12 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	68db      	ldr	r3, [r3, #12]
 800b9fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9fe:	2b80      	cmp	r3, #128	; 0x80
 800ba00:	d107      	bne.n	800ba12 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ba0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ba0c:	6878      	ldr	r0, [r7, #4]
 800ba0e:	f000 fc6d 	bl	800c2ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	691b      	ldr	r3, [r3, #16]
 800ba18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba1c:	2b40      	cmp	r3, #64	; 0x40
 800ba1e:	d10e      	bne.n	800ba3e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	68db      	ldr	r3, [r3, #12]
 800ba26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba2a:	2b40      	cmp	r3, #64	; 0x40
 800ba2c:	d107      	bne.n	800ba3e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ba36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f000 f8ff 	bl	800bc3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	691b      	ldr	r3, [r3, #16]
 800ba44:	f003 0320 	and.w	r3, r3, #32
 800ba48:	2b20      	cmp	r3, #32
 800ba4a:	d10e      	bne.n	800ba6a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	68db      	ldr	r3, [r3, #12]
 800ba52:	f003 0320 	and.w	r3, r3, #32
 800ba56:	2b20      	cmp	r3, #32
 800ba58:	d107      	bne.n	800ba6a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f06f 0220 	mvn.w	r2, #32
 800ba62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ba64:	6878      	ldr	r0, [r7, #4]
 800ba66:	f000 fc37 	bl	800c2d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ba6a:	bf00      	nop
 800ba6c:	3708      	adds	r7, #8
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}
	...

0800ba74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b084      	sub	sp, #16
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	60f8      	str	r0, [r7, #12]
 800ba7c:	60b9      	str	r1, [r7, #8]
 800ba7e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ba86:	2b01      	cmp	r3, #1
 800ba88:	d101      	bne.n	800ba8e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800ba8a:	2302      	movs	r3, #2
 800ba8c:	e0b4      	b.n	800bbf8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	2201      	movs	r2, #1
 800ba92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	2202      	movs	r2, #2
 800ba9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2b0c      	cmp	r3, #12
 800baa2:	f200 809f 	bhi.w	800bbe4 <HAL_TIM_PWM_ConfigChannel+0x170>
 800baa6:	a201      	add	r2, pc, #4	; (adr r2, 800baac <HAL_TIM_PWM_ConfigChannel+0x38>)
 800baa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baac:	0800bae1 	.word	0x0800bae1
 800bab0:	0800bbe5 	.word	0x0800bbe5
 800bab4:	0800bbe5 	.word	0x0800bbe5
 800bab8:	0800bbe5 	.word	0x0800bbe5
 800babc:	0800bb21 	.word	0x0800bb21
 800bac0:	0800bbe5 	.word	0x0800bbe5
 800bac4:	0800bbe5 	.word	0x0800bbe5
 800bac8:	0800bbe5 	.word	0x0800bbe5
 800bacc:	0800bb63 	.word	0x0800bb63
 800bad0:	0800bbe5 	.word	0x0800bbe5
 800bad4:	0800bbe5 	.word	0x0800bbe5
 800bad8:	0800bbe5 	.word	0x0800bbe5
 800badc:	0800bba3 	.word	0x0800bba3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	68b9      	ldr	r1, [r7, #8]
 800bae6:	4618      	mov	r0, r3
 800bae8:	f000 f952 	bl	800bd90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	699a      	ldr	r2, [r3, #24]
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f042 0208 	orr.w	r2, r2, #8
 800bafa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	699a      	ldr	r2, [r3, #24]
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	f022 0204 	bic.w	r2, r2, #4
 800bb0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	6999      	ldr	r1, [r3, #24]
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	691a      	ldr	r2, [r3, #16]
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	430a      	orrs	r2, r1
 800bb1c:	619a      	str	r2, [r3, #24]
      break;
 800bb1e:	e062      	b.n	800bbe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	68b9      	ldr	r1, [r7, #8]
 800bb26:	4618      	mov	r0, r3
 800bb28:	f000 f9a2 	bl	800be70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	699a      	ldr	r2, [r3, #24]
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bb3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	699a      	ldr	r2, [r3, #24]
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bb4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	6999      	ldr	r1, [r3, #24]
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	691b      	ldr	r3, [r3, #16]
 800bb56:	021a      	lsls	r2, r3, #8
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	430a      	orrs	r2, r1
 800bb5e:	619a      	str	r2, [r3, #24]
      break;
 800bb60:	e041      	b.n	800bbe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	68b9      	ldr	r1, [r7, #8]
 800bb68:	4618      	mov	r0, r3
 800bb6a:	f000 f9f7 	bl	800bf5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	69da      	ldr	r2, [r3, #28]
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	f042 0208 	orr.w	r2, r2, #8
 800bb7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	69da      	ldr	r2, [r3, #28]
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f022 0204 	bic.w	r2, r2, #4
 800bb8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	69d9      	ldr	r1, [r3, #28]
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	691a      	ldr	r2, [r3, #16]
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	430a      	orrs	r2, r1
 800bb9e:	61da      	str	r2, [r3, #28]
      break;
 800bba0:	e021      	b.n	800bbe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	68b9      	ldr	r1, [r7, #8]
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f000 fa4b 	bl	800c044 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	69da      	ldr	r2, [r3, #28]
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bbbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	69da      	ldr	r2, [r3, #28]
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bbcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	69d9      	ldr	r1, [r3, #28]
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	691b      	ldr	r3, [r3, #16]
 800bbd8:	021a      	lsls	r2, r3, #8
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	430a      	orrs	r2, r1
 800bbe0:	61da      	str	r2, [r3, #28]
      break;
 800bbe2:	e000      	b.n	800bbe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800bbe4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	2201      	movs	r2, #1
 800bbea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bbf6:	2300      	movs	r3, #0
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3710      	adds	r7, #16
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}

0800bc00 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bc00:	b480      	push	{r7}
 800bc02:	b083      	sub	sp, #12
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bc08:	bf00      	nop
 800bc0a:	370c      	adds	r7, #12
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc12:	4770      	bx	lr

0800bc14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bc14:	b480      	push	{r7}
 800bc16:	b083      	sub	sp, #12
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bc1c:	bf00      	nop
 800bc1e:	370c      	adds	r7, #12
 800bc20:	46bd      	mov	sp, r7
 800bc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc26:	4770      	bx	lr

0800bc28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b083      	sub	sp, #12
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bc30:	bf00      	nop
 800bc32:	370c      	adds	r7, #12
 800bc34:	46bd      	mov	sp, r7
 800bc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3a:	4770      	bx	lr

0800bc3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	b083      	sub	sp, #12
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bc44:	bf00      	nop
 800bc46:	370c      	adds	r7, #12
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4e:	4770      	bx	lr

0800bc50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800bc50:	b480      	push	{r7}
 800bc52:	b085      	sub	sp, #20
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
 800bc58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	4a40      	ldr	r2, [pc, #256]	; (800bd64 <TIM_Base_SetConfig+0x114>)
 800bc64:	4293      	cmp	r3, r2
 800bc66:	d013      	beq.n	800bc90 <TIM_Base_SetConfig+0x40>
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bc6e:	d00f      	beq.n	800bc90 <TIM_Base_SetConfig+0x40>
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	4a3d      	ldr	r2, [pc, #244]	; (800bd68 <TIM_Base_SetConfig+0x118>)
 800bc74:	4293      	cmp	r3, r2
 800bc76:	d00b      	beq.n	800bc90 <TIM_Base_SetConfig+0x40>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	4a3c      	ldr	r2, [pc, #240]	; (800bd6c <TIM_Base_SetConfig+0x11c>)
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d007      	beq.n	800bc90 <TIM_Base_SetConfig+0x40>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	4a3b      	ldr	r2, [pc, #236]	; (800bd70 <TIM_Base_SetConfig+0x120>)
 800bc84:	4293      	cmp	r3, r2
 800bc86:	d003      	beq.n	800bc90 <TIM_Base_SetConfig+0x40>
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	4a3a      	ldr	r2, [pc, #232]	; (800bd74 <TIM_Base_SetConfig+0x124>)
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	d108      	bne.n	800bca2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	685b      	ldr	r3, [r3, #4]
 800bc9c:	68fa      	ldr	r2, [r7, #12]
 800bc9e:	4313      	orrs	r3, r2
 800bca0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	4a2f      	ldr	r2, [pc, #188]	; (800bd64 <TIM_Base_SetConfig+0x114>)
 800bca6:	4293      	cmp	r3, r2
 800bca8:	d02b      	beq.n	800bd02 <TIM_Base_SetConfig+0xb2>
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bcb0:	d027      	beq.n	800bd02 <TIM_Base_SetConfig+0xb2>
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	4a2c      	ldr	r2, [pc, #176]	; (800bd68 <TIM_Base_SetConfig+0x118>)
 800bcb6:	4293      	cmp	r3, r2
 800bcb8:	d023      	beq.n	800bd02 <TIM_Base_SetConfig+0xb2>
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	4a2b      	ldr	r2, [pc, #172]	; (800bd6c <TIM_Base_SetConfig+0x11c>)
 800bcbe:	4293      	cmp	r3, r2
 800bcc0:	d01f      	beq.n	800bd02 <TIM_Base_SetConfig+0xb2>
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	4a2a      	ldr	r2, [pc, #168]	; (800bd70 <TIM_Base_SetConfig+0x120>)
 800bcc6:	4293      	cmp	r3, r2
 800bcc8:	d01b      	beq.n	800bd02 <TIM_Base_SetConfig+0xb2>
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	4a29      	ldr	r2, [pc, #164]	; (800bd74 <TIM_Base_SetConfig+0x124>)
 800bcce:	4293      	cmp	r3, r2
 800bcd0:	d017      	beq.n	800bd02 <TIM_Base_SetConfig+0xb2>
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	4a28      	ldr	r2, [pc, #160]	; (800bd78 <TIM_Base_SetConfig+0x128>)
 800bcd6:	4293      	cmp	r3, r2
 800bcd8:	d013      	beq.n	800bd02 <TIM_Base_SetConfig+0xb2>
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	4a27      	ldr	r2, [pc, #156]	; (800bd7c <TIM_Base_SetConfig+0x12c>)
 800bcde:	4293      	cmp	r3, r2
 800bce0:	d00f      	beq.n	800bd02 <TIM_Base_SetConfig+0xb2>
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	4a26      	ldr	r2, [pc, #152]	; (800bd80 <TIM_Base_SetConfig+0x130>)
 800bce6:	4293      	cmp	r3, r2
 800bce8:	d00b      	beq.n	800bd02 <TIM_Base_SetConfig+0xb2>
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	4a25      	ldr	r2, [pc, #148]	; (800bd84 <TIM_Base_SetConfig+0x134>)
 800bcee:	4293      	cmp	r3, r2
 800bcf0:	d007      	beq.n	800bd02 <TIM_Base_SetConfig+0xb2>
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	4a24      	ldr	r2, [pc, #144]	; (800bd88 <TIM_Base_SetConfig+0x138>)
 800bcf6:	4293      	cmp	r3, r2
 800bcf8:	d003      	beq.n	800bd02 <TIM_Base_SetConfig+0xb2>
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	4a23      	ldr	r2, [pc, #140]	; (800bd8c <TIM_Base_SetConfig+0x13c>)
 800bcfe:	4293      	cmp	r3, r2
 800bd00:	d108      	bne.n	800bd14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bd08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	68db      	ldr	r3, [r3, #12]
 800bd0e:	68fa      	ldr	r2, [r7, #12]
 800bd10:	4313      	orrs	r3, r2
 800bd12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800bd1a:	683b      	ldr	r3, [r7, #0]
 800bd1c:	695b      	ldr	r3, [r3, #20]
 800bd1e:	4313      	orrs	r3, r2
 800bd20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	68fa      	ldr	r2, [r7, #12]
 800bd26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	689a      	ldr	r2, [r3, #8]
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	681a      	ldr	r2, [r3, #0]
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	4a0a      	ldr	r2, [pc, #40]	; (800bd64 <TIM_Base_SetConfig+0x114>)
 800bd3c:	4293      	cmp	r3, r2
 800bd3e:	d003      	beq.n	800bd48 <TIM_Base_SetConfig+0xf8>
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	4a0c      	ldr	r2, [pc, #48]	; (800bd74 <TIM_Base_SetConfig+0x124>)
 800bd44:	4293      	cmp	r3, r2
 800bd46:	d103      	bne.n	800bd50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	691a      	ldr	r2, [r3, #16]
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2201      	movs	r2, #1
 800bd54:	615a      	str	r2, [r3, #20]
}
 800bd56:	bf00      	nop
 800bd58:	3714      	adds	r7, #20
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd60:	4770      	bx	lr
 800bd62:	bf00      	nop
 800bd64:	40010000 	.word	0x40010000
 800bd68:	40000400 	.word	0x40000400
 800bd6c:	40000800 	.word	0x40000800
 800bd70:	40000c00 	.word	0x40000c00
 800bd74:	40010400 	.word	0x40010400
 800bd78:	40014000 	.word	0x40014000
 800bd7c:	40014400 	.word	0x40014400
 800bd80:	40014800 	.word	0x40014800
 800bd84:	40001800 	.word	0x40001800
 800bd88:	40001c00 	.word	0x40001c00
 800bd8c:	40002000 	.word	0x40002000

0800bd90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bd90:	b480      	push	{r7}
 800bd92:	b087      	sub	sp, #28
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
 800bd98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6a1b      	ldr	r3, [r3, #32]
 800bd9e:	f023 0201 	bic.w	r2, r3, #1
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	6a1b      	ldr	r3, [r3, #32]
 800bdaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	685b      	ldr	r3, [r3, #4]
 800bdb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	699b      	ldr	r3, [r3, #24]
 800bdb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bdbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	f023 0303 	bic.w	r3, r3, #3
 800bdc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bdc8:	683b      	ldr	r3, [r7, #0]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	68fa      	ldr	r2, [r7, #12]
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800bdd2:	697b      	ldr	r3, [r7, #20]
 800bdd4:	f023 0302 	bic.w	r3, r3, #2
 800bdd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	689b      	ldr	r3, [r3, #8]
 800bdde:	697a      	ldr	r2, [r7, #20]
 800bde0:	4313      	orrs	r3, r2
 800bde2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	4a20      	ldr	r2, [pc, #128]	; (800be68 <TIM_OC1_SetConfig+0xd8>)
 800bde8:	4293      	cmp	r3, r2
 800bdea:	d003      	beq.n	800bdf4 <TIM_OC1_SetConfig+0x64>
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	4a1f      	ldr	r2, [pc, #124]	; (800be6c <TIM_OC1_SetConfig+0xdc>)
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	d10c      	bne.n	800be0e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800bdf4:	697b      	ldr	r3, [r7, #20]
 800bdf6:	f023 0308 	bic.w	r3, r3, #8
 800bdfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	68db      	ldr	r3, [r3, #12]
 800be00:	697a      	ldr	r2, [r7, #20]
 800be02:	4313      	orrs	r3, r2
 800be04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800be06:	697b      	ldr	r3, [r7, #20]
 800be08:	f023 0304 	bic.w	r3, r3, #4
 800be0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	4a15      	ldr	r2, [pc, #84]	; (800be68 <TIM_OC1_SetConfig+0xd8>)
 800be12:	4293      	cmp	r3, r2
 800be14:	d003      	beq.n	800be1e <TIM_OC1_SetConfig+0x8e>
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	4a14      	ldr	r2, [pc, #80]	; (800be6c <TIM_OC1_SetConfig+0xdc>)
 800be1a:	4293      	cmp	r3, r2
 800be1c:	d111      	bne.n	800be42 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800be1e:	693b      	ldr	r3, [r7, #16]
 800be20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800be24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800be26:	693b      	ldr	r3, [r7, #16]
 800be28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800be2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	695b      	ldr	r3, [r3, #20]
 800be32:	693a      	ldr	r2, [r7, #16]
 800be34:	4313      	orrs	r3, r2
 800be36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	699b      	ldr	r3, [r3, #24]
 800be3c:	693a      	ldr	r2, [r7, #16]
 800be3e:	4313      	orrs	r3, r2
 800be40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	693a      	ldr	r2, [r7, #16]
 800be46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	68fa      	ldr	r2, [r7, #12]
 800be4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	685a      	ldr	r2, [r3, #4]
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	697a      	ldr	r2, [r7, #20]
 800be5a:	621a      	str	r2, [r3, #32]
}
 800be5c:	bf00      	nop
 800be5e:	371c      	adds	r7, #28
 800be60:	46bd      	mov	sp, r7
 800be62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be66:	4770      	bx	lr
 800be68:	40010000 	.word	0x40010000
 800be6c:	40010400 	.word	0x40010400

0800be70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800be70:	b480      	push	{r7}
 800be72:	b087      	sub	sp, #28
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
 800be78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	6a1b      	ldr	r3, [r3, #32]
 800be7e:	f023 0210 	bic.w	r2, r3, #16
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	6a1b      	ldr	r3, [r3, #32]
 800be8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	685b      	ldr	r3, [r3, #4]
 800be90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	699b      	ldr	r3, [r3, #24]
 800be96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800be9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bea6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	021b      	lsls	r3, r3, #8
 800beae:	68fa      	ldr	r2, [r7, #12]
 800beb0:	4313      	orrs	r3, r2
 800beb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800beb4:	697b      	ldr	r3, [r7, #20]
 800beb6:	f023 0320 	bic.w	r3, r3, #32
 800beba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	689b      	ldr	r3, [r3, #8]
 800bec0:	011b      	lsls	r3, r3, #4
 800bec2:	697a      	ldr	r2, [r7, #20]
 800bec4:	4313      	orrs	r3, r2
 800bec6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	4a22      	ldr	r2, [pc, #136]	; (800bf54 <TIM_OC2_SetConfig+0xe4>)
 800becc:	4293      	cmp	r3, r2
 800bece:	d003      	beq.n	800bed8 <TIM_OC2_SetConfig+0x68>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	4a21      	ldr	r2, [pc, #132]	; (800bf58 <TIM_OC2_SetConfig+0xe8>)
 800bed4:	4293      	cmp	r3, r2
 800bed6:	d10d      	bne.n	800bef4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bed8:	697b      	ldr	r3, [r7, #20]
 800beda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bede:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	68db      	ldr	r3, [r3, #12]
 800bee4:	011b      	lsls	r3, r3, #4
 800bee6:	697a      	ldr	r2, [r7, #20]
 800bee8:	4313      	orrs	r3, r2
 800beea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800beec:	697b      	ldr	r3, [r7, #20]
 800beee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bef2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	4a17      	ldr	r2, [pc, #92]	; (800bf54 <TIM_OC2_SetConfig+0xe4>)
 800bef8:	4293      	cmp	r3, r2
 800befa:	d003      	beq.n	800bf04 <TIM_OC2_SetConfig+0x94>
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	4a16      	ldr	r2, [pc, #88]	; (800bf58 <TIM_OC2_SetConfig+0xe8>)
 800bf00:	4293      	cmp	r3, r2
 800bf02:	d113      	bne.n	800bf2c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bf04:	693b      	ldr	r3, [r7, #16]
 800bf06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800bf0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bf0c:	693b      	ldr	r3, [r7, #16]
 800bf0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800bf12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	695b      	ldr	r3, [r3, #20]
 800bf18:	009b      	lsls	r3, r3, #2
 800bf1a:	693a      	ldr	r2, [r7, #16]
 800bf1c:	4313      	orrs	r3, r2
 800bf1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bf20:	683b      	ldr	r3, [r7, #0]
 800bf22:	699b      	ldr	r3, [r3, #24]
 800bf24:	009b      	lsls	r3, r3, #2
 800bf26:	693a      	ldr	r2, [r7, #16]
 800bf28:	4313      	orrs	r3, r2
 800bf2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	693a      	ldr	r2, [r7, #16]
 800bf30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	68fa      	ldr	r2, [r7, #12]
 800bf36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	685a      	ldr	r2, [r3, #4]
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	697a      	ldr	r2, [r7, #20]
 800bf44:	621a      	str	r2, [r3, #32]
}
 800bf46:	bf00      	nop
 800bf48:	371c      	adds	r7, #28
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf50:	4770      	bx	lr
 800bf52:	bf00      	nop
 800bf54:	40010000 	.word	0x40010000
 800bf58:	40010400 	.word	0x40010400

0800bf5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bf5c:	b480      	push	{r7}
 800bf5e:	b087      	sub	sp, #28
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
 800bf64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	6a1b      	ldr	r3, [r3, #32]
 800bf6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	6a1b      	ldr	r3, [r3, #32]
 800bf76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	685b      	ldr	r3, [r3, #4]
 800bf7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	69db      	ldr	r3, [r3, #28]
 800bf82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bf8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	f023 0303 	bic.w	r3, r3, #3
 800bf92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	68fa      	ldr	r2, [r7, #12]
 800bf9a:	4313      	orrs	r3, r2
 800bf9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800bfa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	689b      	ldr	r3, [r3, #8]
 800bfaa:	021b      	lsls	r3, r3, #8
 800bfac:	697a      	ldr	r2, [r7, #20]
 800bfae:	4313      	orrs	r3, r2
 800bfb0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	4a21      	ldr	r2, [pc, #132]	; (800c03c <TIM_OC3_SetConfig+0xe0>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d003      	beq.n	800bfc2 <TIM_OC3_SetConfig+0x66>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	4a20      	ldr	r2, [pc, #128]	; (800c040 <TIM_OC3_SetConfig+0xe4>)
 800bfbe:	4293      	cmp	r3, r2
 800bfc0:	d10d      	bne.n	800bfde <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bfc2:	697b      	ldr	r3, [r7, #20]
 800bfc4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800bfc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	68db      	ldr	r3, [r3, #12]
 800bfce:	021b      	lsls	r3, r3, #8
 800bfd0:	697a      	ldr	r2, [r7, #20]
 800bfd2:	4313      	orrs	r3, r2
 800bfd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bfd6:	697b      	ldr	r3, [r7, #20]
 800bfd8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800bfdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	4a16      	ldr	r2, [pc, #88]	; (800c03c <TIM_OC3_SetConfig+0xe0>)
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	d003      	beq.n	800bfee <TIM_OC3_SetConfig+0x92>
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	4a15      	ldr	r2, [pc, #84]	; (800c040 <TIM_OC3_SetConfig+0xe4>)
 800bfea:	4293      	cmp	r3, r2
 800bfec:	d113      	bne.n	800c016 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bff4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800bffc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	695b      	ldr	r3, [r3, #20]
 800c002:	011b      	lsls	r3, r3, #4
 800c004:	693a      	ldr	r2, [r7, #16]
 800c006:	4313      	orrs	r3, r2
 800c008:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c00a:	683b      	ldr	r3, [r7, #0]
 800c00c:	699b      	ldr	r3, [r3, #24]
 800c00e:	011b      	lsls	r3, r3, #4
 800c010:	693a      	ldr	r2, [r7, #16]
 800c012:	4313      	orrs	r3, r2
 800c014:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	693a      	ldr	r2, [r7, #16]
 800c01a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	68fa      	ldr	r2, [r7, #12]
 800c020:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	685a      	ldr	r2, [r3, #4]
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	697a      	ldr	r2, [r7, #20]
 800c02e:	621a      	str	r2, [r3, #32]
}
 800c030:	bf00      	nop
 800c032:	371c      	adds	r7, #28
 800c034:	46bd      	mov	sp, r7
 800c036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03a:	4770      	bx	lr
 800c03c:	40010000 	.word	0x40010000
 800c040:	40010400 	.word	0x40010400

0800c044 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c044:	b480      	push	{r7}
 800c046:	b087      	sub	sp, #28
 800c048:	af00      	add	r7, sp, #0
 800c04a:	6078      	str	r0, [r7, #4]
 800c04c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	6a1b      	ldr	r3, [r3, #32]
 800c052:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	6a1b      	ldr	r3, [r3, #32]
 800c05e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	685b      	ldr	r3, [r3, #4]
 800c064:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	69db      	ldr	r3, [r3, #28]
 800c06a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c07a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	021b      	lsls	r3, r3, #8
 800c082:	68fa      	ldr	r2, [r7, #12]
 800c084:	4313      	orrs	r3, r2
 800c086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c08e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c090:	683b      	ldr	r3, [r7, #0]
 800c092:	689b      	ldr	r3, [r3, #8]
 800c094:	031b      	lsls	r3, r3, #12
 800c096:	693a      	ldr	r2, [r7, #16]
 800c098:	4313      	orrs	r3, r2
 800c09a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	4a12      	ldr	r2, [pc, #72]	; (800c0e8 <TIM_OC4_SetConfig+0xa4>)
 800c0a0:	4293      	cmp	r3, r2
 800c0a2:	d003      	beq.n	800c0ac <TIM_OC4_SetConfig+0x68>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	4a11      	ldr	r2, [pc, #68]	; (800c0ec <TIM_OC4_SetConfig+0xa8>)
 800c0a8:	4293      	cmp	r3, r2
 800c0aa:	d109      	bne.n	800c0c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c0b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	695b      	ldr	r3, [r3, #20]
 800c0b8:	019b      	lsls	r3, r3, #6
 800c0ba:	697a      	ldr	r2, [r7, #20]
 800c0bc:	4313      	orrs	r3, r2
 800c0be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	697a      	ldr	r2, [r7, #20]
 800c0c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	68fa      	ldr	r2, [r7, #12]
 800c0ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	685a      	ldr	r2, [r3, #4]
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	693a      	ldr	r2, [r7, #16]
 800c0d8:	621a      	str	r2, [r3, #32]
}
 800c0da:	bf00      	nop
 800c0dc:	371c      	adds	r7, #28
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e4:	4770      	bx	lr
 800c0e6:	bf00      	nop
 800c0e8:	40010000 	.word	0x40010000
 800c0ec:	40010400 	.word	0x40010400

0800c0f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	b087      	sub	sp, #28
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	60f8      	str	r0, [r7, #12]
 800c0f8:	60b9      	str	r1, [r7, #8]
 800c0fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	f003 031f 	and.w	r3, r3, #31
 800c102:	2201      	movs	r2, #1
 800c104:	fa02 f303 	lsl.w	r3, r2, r3
 800c108:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	6a1a      	ldr	r2, [r3, #32]
 800c10e:	697b      	ldr	r3, [r7, #20]
 800c110:	43db      	mvns	r3, r3
 800c112:	401a      	ands	r2, r3
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	6a1a      	ldr	r2, [r3, #32]
 800c11c:	68bb      	ldr	r3, [r7, #8]
 800c11e:	f003 031f 	and.w	r3, r3, #31
 800c122:	6879      	ldr	r1, [r7, #4]
 800c124:	fa01 f303 	lsl.w	r3, r1, r3
 800c128:	431a      	orrs	r2, r3
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	621a      	str	r2, [r3, #32]
}
 800c12e:	bf00      	nop
 800c130:	371c      	adds	r7, #28
 800c132:	46bd      	mov	sp, r7
 800c134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c138:	4770      	bx	lr
	...

0800c13c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c13c:	b480      	push	{r7}
 800c13e:	b085      	sub	sp, #20
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c14c:	2b01      	cmp	r3, #1
 800c14e:	d101      	bne.n	800c154 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c150:	2302      	movs	r3, #2
 800c152:	e05a      	b.n	800c20a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2201      	movs	r2, #1
 800c158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2202      	movs	r2, #2
 800c160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	685b      	ldr	r3, [r3, #4]
 800c16a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	689b      	ldr	r3, [r3, #8]
 800c172:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c17a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	68fa      	ldr	r2, [r7, #12]
 800c182:	4313      	orrs	r3, r2
 800c184:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	68fa      	ldr	r2, [r7, #12]
 800c18c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	4a21      	ldr	r2, [pc, #132]	; (800c218 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c194:	4293      	cmp	r3, r2
 800c196:	d022      	beq.n	800c1de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c1a0:	d01d      	beq.n	800c1de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	4a1d      	ldr	r2, [pc, #116]	; (800c21c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c1a8:	4293      	cmp	r3, r2
 800c1aa:	d018      	beq.n	800c1de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	4a1b      	ldr	r2, [pc, #108]	; (800c220 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c1b2:	4293      	cmp	r3, r2
 800c1b4:	d013      	beq.n	800c1de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	4a1a      	ldr	r2, [pc, #104]	; (800c224 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c1bc:	4293      	cmp	r3, r2
 800c1be:	d00e      	beq.n	800c1de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	4a18      	ldr	r2, [pc, #96]	; (800c228 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c1c6:	4293      	cmp	r3, r2
 800c1c8:	d009      	beq.n	800c1de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	4a17      	ldr	r2, [pc, #92]	; (800c22c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c1d0:	4293      	cmp	r3, r2
 800c1d2:	d004      	beq.n	800c1de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	4a15      	ldr	r2, [pc, #84]	; (800c230 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c1da:	4293      	cmp	r3, r2
 800c1dc:	d10c      	bne.n	800c1f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c1e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	685b      	ldr	r3, [r3, #4]
 800c1ea:	68ba      	ldr	r2, [r7, #8]
 800c1ec:	4313      	orrs	r3, r2
 800c1ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	68ba      	ldr	r2, [r7, #8]
 800c1f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2201      	movs	r2, #1
 800c1fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2200      	movs	r2, #0
 800c204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c208:	2300      	movs	r3, #0
}
 800c20a:	4618      	mov	r0, r3
 800c20c:	3714      	adds	r7, #20
 800c20e:	46bd      	mov	sp, r7
 800c210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c214:	4770      	bx	lr
 800c216:	bf00      	nop
 800c218:	40010000 	.word	0x40010000
 800c21c:	40000400 	.word	0x40000400
 800c220:	40000800 	.word	0x40000800
 800c224:	40000c00 	.word	0x40000c00
 800c228:	40010400 	.word	0x40010400
 800c22c:	40014000 	.word	0x40014000
 800c230:	40001800 	.word	0x40001800

0800c234 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c234:	b480      	push	{r7}
 800c236:	b085      	sub	sp, #20
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
 800c23c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c23e:	2300      	movs	r3, #0
 800c240:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c248:	2b01      	cmp	r3, #1
 800c24a:	d101      	bne.n	800c250 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c24c:	2302      	movs	r3, #2
 800c24e:	e03d      	b.n	800c2cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2201      	movs	r2, #1
 800c254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	68db      	ldr	r3, [r3, #12]
 800c262:	4313      	orrs	r3, r2
 800c264:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c26c:	683b      	ldr	r3, [r7, #0]
 800c26e:	689b      	ldr	r3, [r3, #8]
 800c270:	4313      	orrs	r3, r2
 800c272:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	685b      	ldr	r3, [r3, #4]
 800c27e:	4313      	orrs	r3, r2
 800c280:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	4313      	orrs	r3, r2
 800c28e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c296:	683b      	ldr	r3, [r7, #0]
 800c298:	691b      	ldr	r3, [r3, #16]
 800c29a:	4313      	orrs	r3, r2
 800c29c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c2a4:	683b      	ldr	r3, [r7, #0]
 800c2a6:	695b      	ldr	r3, [r3, #20]
 800c2a8:	4313      	orrs	r3, r2
 800c2aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c2b2:	683b      	ldr	r3, [r7, #0]
 800c2b4:	69db      	ldr	r3, [r3, #28]
 800c2b6:	4313      	orrs	r3, r2
 800c2b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	68fa      	ldr	r2, [r7, #12]
 800c2c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c2ca:	2300      	movs	r3, #0
}
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	3714      	adds	r7, #20
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d6:	4770      	bx	lr

0800c2d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b083      	sub	sp, #12
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c2e0:	bf00      	nop
 800c2e2:	370c      	adds	r7, #12
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ea:	4770      	bx	lr

0800c2ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b083      	sub	sp, #12
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c2f4:	bf00      	nop
 800c2f6:	370c      	adds	r7, #12
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fe:	4770      	bx	lr

0800c300 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b082      	sub	sp, #8
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d101      	bne.n	800c312 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c30e:	2301      	movs	r3, #1
 800c310:	e03f      	b.n	800c392 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c318:	b2db      	uxtb	r3, r3
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d106      	bne.n	800c32c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c326:	6878      	ldr	r0, [r7, #4]
 800c328:	f7f9 f94c 	bl	80055c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2224      	movs	r2, #36	; 0x24
 800c330:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	68da      	ldr	r2, [r3, #12]
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c342:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c344:	6878      	ldr	r0, [r7, #4]
 800c346:	f000 f829 	bl	800c39c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	691a      	ldr	r2, [r3, #16]
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c358:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	695a      	ldr	r2, [r3, #20]
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c368:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	68da      	ldr	r2, [r3, #12]
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c378:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	2200      	movs	r2, #0
 800c37e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2220      	movs	r2, #32
 800c384:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	2220      	movs	r2, #32
 800c38c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800c390:	2300      	movs	r3, #0
}
 800c392:	4618      	mov	r0, r3
 800c394:	3708      	adds	r7, #8
 800c396:	46bd      	mov	sp, r7
 800c398:	bd80      	pop	{r7, pc}
	...

0800c39c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c39c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3a0:	b085      	sub	sp, #20
 800c3a2:	af00      	add	r7, sp, #0
 800c3a4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	691b      	ldr	r3, [r3, #16]
 800c3ac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	68da      	ldr	r2, [r3, #12]
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	430a      	orrs	r2, r1
 800c3ba:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	689a      	ldr	r2, [r3, #8]
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	691b      	ldr	r3, [r3, #16]
 800c3c4:	431a      	orrs	r2, r3
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	695b      	ldr	r3, [r3, #20]
 800c3ca:	431a      	orrs	r2, r3
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	69db      	ldr	r3, [r3, #28]
 800c3d0:	4313      	orrs	r3, r2
 800c3d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	68db      	ldr	r3, [r3, #12]
 800c3da:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800c3de:	f023 030c 	bic.w	r3, r3, #12
 800c3e2:	687a      	ldr	r2, [r7, #4]
 800c3e4:	6812      	ldr	r2, [r2, #0]
 800c3e6:	68f9      	ldr	r1, [r7, #12]
 800c3e8:	430b      	orrs	r3, r1
 800c3ea:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	695b      	ldr	r3, [r3, #20]
 800c3f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	699a      	ldr	r2, [r3, #24]
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	430a      	orrs	r2, r1
 800c400:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	69db      	ldr	r3, [r3, #28]
 800c406:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c40a:	f040 818b 	bne.w	800c724 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	4ac1      	ldr	r2, [pc, #772]	; (800c718 <UART_SetConfig+0x37c>)
 800c414:	4293      	cmp	r3, r2
 800c416:	d005      	beq.n	800c424 <UART_SetConfig+0x88>
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	4abf      	ldr	r2, [pc, #764]	; (800c71c <UART_SetConfig+0x380>)
 800c41e:	4293      	cmp	r3, r2
 800c420:	f040 80bd 	bne.w	800c59e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c424:	f7fc fbcc 	bl	8008bc0 <HAL_RCC_GetPCLK2Freq>
 800c428:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c42a:	68bb      	ldr	r3, [r7, #8]
 800c42c:	461d      	mov	r5, r3
 800c42e:	f04f 0600 	mov.w	r6, #0
 800c432:	46a8      	mov	r8, r5
 800c434:	46b1      	mov	r9, r6
 800c436:	eb18 0308 	adds.w	r3, r8, r8
 800c43a:	eb49 0409 	adc.w	r4, r9, r9
 800c43e:	4698      	mov	r8, r3
 800c440:	46a1      	mov	r9, r4
 800c442:	eb18 0805 	adds.w	r8, r8, r5
 800c446:	eb49 0906 	adc.w	r9, r9, r6
 800c44a:	f04f 0100 	mov.w	r1, #0
 800c44e:	f04f 0200 	mov.w	r2, #0
 800c452:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800c456:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800c45a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800c45e:	4688      	mov	r8, r1
 800c460:	4691      	mov	r9, r2
 800c462:	eb18 0005 	adds.w	r0, r8, r5
 800c466:	eb49 0106 	adc.w	r1, r9, r6
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	685b      	ldr	r3, [r3, #4]
 800c46e:	461d      	mov	r5, r3
 800c470:	f04f 0600 	mov.w	r6, #0
 800c474:	196b      	adds	r3, r5, r5
 800c476:	eb46 0406 	adc.w	r4, r6, r6
 800c47a:	461a      	mov	r2, r3
 800c47c:	4623      	mov	r3, r4
 800c47e:	f7f4 fc1b 	bl	8000cb8 <__aeabi_uldivmod>
 800c482:	4603      	mov	r3, r0
 800c484:	460c      	mov	r4, r1
 800c486:	461a      	mov	r2, r3
 800c488:	4ba5      	ldr	r3, [pc, #660]	; (800c720 <UART_SetConfig+0x384>)
 800c48a:	fba3 2302 	umull	r2, r3, r3, r2
 800c48e:	095b      	lsrs	r3, r3, #5
 800c490:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800c494:	68bb      	ldr	r3, [r7, #8]
 800c496:	461d      	mov	r5, r3
 800c498:	f04f 0600 	mov.w	r6, #0
 800c49c:	46a9      	mov	r9, r5
 800c49e:	46b2      	mov	sl, r6
 800c4a0:	eb19 0309 	adds.w	r3, r9, r9
 800c4a4:	eb4a 040a 	adc.w	r4, sl, sl
 800c4a8:	4699      	mov	r9, r3
 800c4aa:	46a2      	mov	sl, r4
 800c4ac:	eb19 0905 	adds.w	r9, r9, r5
 800c4b0:	eb4a 0a06 	adc.w	sl, sl, r6
 800c4b4:	f04f 0100 	mov.w	r1, #0
 800c4b8:	f04f 0200 	mov.w	r2, #0
 800c4bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c4c0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c4c4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c4c8:	4689      	mov	r9, r1
 800c4ca:	4692      	mov	sl, r2
 800c4cc:	eb19 0005 	adds.w	r0, r9, r5
 800c4d0:	eb4a 0106 	adc.w	r1, sl, r6
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	685b      	ldr	r3, [r3, #4]
 800c4d8:	461d      	mov	r5, r3
 800c4da:	f04f 0600 	mov.w	r6, #0
 800c4de:	196b      	adds	r3, r5, r5
 800c4e0:	eb46 0406 	adc.w	r4, r6, r6
 800c4e4:	461a      	mov	r2, r3
 800c4e6:	4623      	mov	r3, r4
 800c4e8:	f7f4 fbe6 	bl	8000cb8 <__aeabi_uldivmod>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	460c      	mov	r4, r1
 800c4f0:	461a      	mov	r2, r3
 800c4f2:	4b8b      	ldr	r3, [pc, #556]	; (800c720 <UART_SetConfig+0x384>)
 800c4f4:	fba3 1302 	umull	r1, r3, r3, r2
 800c4f8:	095b      	lsrs	r3, r3, #5
 800c4fa:	2164      	movs	r1, #100	; 0x64
 800c4fc:	fb01 f303 	mul.w	r3, r1, r3
 800c500:	1ad3      	subs	r3, r2, r3
 800c502:	00db      	lsls	r3, r3, #3
 800c504:	3332      	adds	r3, #50	; 0x32
 800c506:	4a86      	ldr	r2, [pc, #536]	; (800c720 <UART_SetConfig+0x384>)
 800c508:	fba2 2303 	umull	r2, r3, r2, r3
 800c50c:	095b      	lsrs	r3, r3, #5
 800c50e:	005b      	lsls	r3, r3, #1
 800c510:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c514:	4498      	add	r8, r3
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	461d      	mov	r5, r3
 800c51a:	f04f 0600 	mov.w	r6, #0
 800c51e:	46a9      	mov	r9, r5
 800c520:	46b2      	mov	sl, r6
 800c522:	eb19 0309 	adds.w	r3, r9, r9
 800c526:	eb4a 040a 	adc.w	r4, sl, sl
 800c52a:	4699      	mov	r9, r3
 800c52c:	46a2      	mov	sl, r4
 800c52e:	eb19 0905 	adds.w	r9, r9, r5
 800c532:	eb4a 0a06 	adc.w	sl, sl, r6
 800c536:	f04f 0100 	mov.w	r1, #0
 800c53a:	f04f 0200 	mov.w	r2, #0
 800c53e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c542:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c546:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c54a:	4689      	mov	r9, r1
 800c54c:	4692      	mov	sl, r2
 800c54e:	eb19 0005 	adds.w	r0, r9, r5
 800c552:	eb4a 0106 	adc.w	r1, sl, r6
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	685b      	ldr	r3, [r3, #4]
 800c55a:	461d      	mov	r5, r3
 800c55c:	f04f 0600 	mov.w	r6, #0
 800c560:	196b      	adds	r3, r5, r5
 800c562:	eb46 0406 	adc.w	r4, r6, r6
 800c566:	461a      	mov	r2, r3
 800c568:	4623      	mov	r3, r4
 800c56a:	f7f4 fba5 	bl	8000cb8 <__aeabi_uldivmod>
 800c56e:	4603      	mov	r3, r0
 800c570:	460c      	mov	r4, r1
 800c572:	461a      	mov	r2, r3
 800c574:	4b6a      	ldr	r3, [pc, #424]	; (800c720 <UART_SetConfig+0x384>)
 800c576:	fba3 1302 	umull	r1, r3, r3, r2
 800c57a:	095b      	lsrs	r3, r3, #5
 800c57c:	2164      	movs	r1, #100	; 0x64
 800c57e:	fb01 f303 	mul.w	r3, r1, r3
 800c582:	1ad3      	subs	r3, r2, r3
 800c584:	00db      	lsls	r3, r3, #3
 800c586:	3332      	adds	r3, #50	; 0x32
 800c588:	4a65      	ldr	r2, [pc, #404]	; (800c720 <UART_SetConfig+0x384>)
 800c58a:	fba2 2303 	umull	r2, r3, r2, r3
 800c58e:	095b      	lsrs	r3, r3, #5
 800c590:	f003 0207 	and.w	r2, r3, #7
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	4442      	add	r2, r8
 800c59a:	609a      	str	r2, [r3, #8]
 800c59c:	e26f      	b.n	800ca7e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c59e:	f7fc fafb 	bl	8008b98 <HAL_RCC_GetPCLK1Freq>
 800c5a2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	461d      	mov	r5, r3
 800c5a8:	f04f 0600 	mov.w	r6, #0
 800c5ac:	46a8      	mov	r8, r5
 800c5ae:	46b1      	mov	r9, r6
 800c5b0:	eb18 0308 	adds.w	r3, r8, r8
 800c5b4:	eb49 0409 	adc.w	r4, r9, r9
 800c5b8:	4698      	mov	r8, r3
 800c5ba:	46a1      	mov	r9, r4
 800c5bc:	eb18 0805 	adds.w	r8, r8, r5
 800c5c0:	eb49 0906 	adc.w	r9, r9, r6
 800c5c4:	f04f 0100 	mov.w	r1, #0
 800c5c8:	f04f 0200 	mov.w	r2, #0
 800c5cc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800c5d0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800c5d4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800c5d8:	4688      	mov	r8, r1
 800c5da:	4691      	mov	r9, r2
 800c5dc:	eb18 0005 	adds.w	r0, r8, r5
 800c5e0:	eb49 0106 	adc.w	r1, r9, r6
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	685b      	ldr	r3, [r3, #4]
 800c5e8:	461d      	mov	r5, r3
 800c5ea:	f04f 0600 	mov.w	r6, #0
 800c5ee:	196b      	adds	r3, r5, r5
 800c5f0:	eb46 0406 	adc.w	r4, r6, r6
 800c5f4:	461a      	mov	r2, r3
 800c5f6:	4623      	mov	r3, r4
 800c5f8:	f7f4 fb5e 	bl	8000cb8 <__aeabi_uldivmod>
 800c5fc:	4603      	mov	r3, r0
 800c5fe:	460c      	mov	r4, r1
 800c600:	461a      	mov	r2, r3
 800c602:	4b47      	ldr	r3, [pc, #284]	; (800c720 <UART_SetConfig+0x384>)
 800c604:	fba3 2302 	umull	r2, r3, r3, r2
 800c608:	095b      	lsrs	r3, r3, #5
 800c60a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	461d      	mov	r5, r3
 800c612:	f04f 0600 	mov.w	r6, #0
 800c616:	46a9      	mov	r9, r5
 800c618:	46b2      	mov	sl, r6
 800c61a:	eb19 0309 	adds.w	r3, r9, r9
 800c61e:	eb4a 040a 	adc.w	r4, sl, sl
 800c622:	4699      	mov	r9, r3
 800c624:	46a2      	mov	sl, r4
 800c626:	eb19 0905 	adds.w	r9, r9, r5
 800c62a:	eb4a 0a06 	adc.w	sl, sl, r6
 800c62e:	f04f 0100 	mov.w	r1, #0
 800c632:	f04f 0200 	mov.w	r2, #0
 800c636:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c63a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c63e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c642:	4689      	mov	r9, r1
 800c644:	4692      	mov	sl, r2
 800c646:	eb19 0005 	adds.w	r0, r9, r5
 800c64a:	eb4a 0106 	adc.w	r1, sl, r6
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	685b      	ldr	r3, [r3, #4]
 800c652:	461d      	mov	r5, r3
 800c654:	f04f 0600 	mov.w	r6, #0
 800c658:	196b      	adds	r3, r5, r5
 800c65a:	eb46 0406 	adc.w	r4, r6, r6
 800c65e:	461a      	mov	r2, r3
 800c660:	4623      	mov	r3, r4
 800c662:	f7f4 fb29 	bl	8000cb8 <__aeabi_uldivmod>
 800c666:	4603      	mov	r3, r0
 800c668:	460c      	mov	r4, r1
 800c66a:	461a      	mov	r2, r3
 800c66c:	4b2c      	ldr	r3, [pc, #176]	; (800c720 <UART_SetConfig+0x384>)
 800c66e:	fba3 1302 	umull	r1, r3, r3, r2
 800c672:	095b      	lsrs	r3, r3, #5
 800c674:	2164      	movs	r1, #100	; 0x64
 800c676:	fb01 f303 	mul.w	r3, r1, r3
 800c67a:	1ad3      	subs	r3, r2, r3
 800c67c:	00db      	lsls	r3, r3, #3
 800c67e:	3332      	adds	r3, #50	; 0x32
 800c680:	4a27      	ldr	r2, [pc, #156]	; (800c720 <UART_SetConfig+0x384>)
 800c682:	fba2 2303 	umull	r2, r3, r2, r3
 800c686:	095b      	lsrs	r3, r3, #5
 800c688:	005b      	lsls	r3, r3, #1
 800c68a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c68e:	4498      	add	r8, r3
 800c690:	68bb      	ldr	r3, [r7, #8]
 800c692:	461d      	mov	r5, r3
 800c694:	f04f 0600 	mov.w	r6, #0
 800c698:	46a9      	mov	r9, r5
 800c69a:	46b2      	mov	sl, r6
 800c69c:	eb19 0309 	adds.w	r3, r9, r9
 800c6a0:	eb4a 040a 	adc.w	r4, sl, sl
 800c6a4:	4699      	mov	r9, r3
 800c6a6:	46a2      	mov	sl, r4
 800c6a8:	eb19 0905 	adds.w	r9, r9, r5
 800c6ac:	eb4a 0a06 	adc.w	sl, sl, r6
 800c6b0:	f04f 0100 	mov.w	r1, #0
 800c6b4:	f04f 0200 	mov.w	r2, #0
 800c6b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c6bc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c6c0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c6c4:	4689      	mov	r9, r1
 800c6c6:	4692      	mov	sl, r2
 800c6c8:	eb19 0005 	adds.w	r0, r9, r5
 800c6cc:	eb4a 0106 	adc.w	r1, sl, r6
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	685b      	ldr	r3, [r3, #4]
 800c6d4:	461d      	mov	r5, r3
 800c6d6:	f04f 0600 	mov.w	r6, #0
 800c6da:	196b      	adds	r3, r5, r5
 800c6dc:	eb46 0406 	adc.w	r4, r6, r6
 800c6e0:	461a      	mov	r2, r3
 800c6e2:	4623      	mov	r3, r4
 800c6e4:	f7f4 fae8 	bl	8000cb8 <__aeabi_uldivmod>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	460c      	mov	r4, r1
 800c6ec:	461a      	mov	r2, r3
 800c6ee:	4b0c      	ldr	r3, [pc, #48]	; (800c720 <UART_SetConfig+0x384>)
 800c6f0:	fba3 1302 	umull	r1, r3, r3, r2
 800c6f4:	095b      	lsrs	r3, r3, #5
 800c6f6:	2164      	movs	r1, #100	; 0x64
 800c6f8:	fb01 f303 	mul.w	r3, r1, r3
 800c6fc:	1ad3      	subs	r3, r2, r3
 800c6fe:	00db      	lsls	r3, r3, #3
 800c700:	3332      	adds	r3, #50	; 0x32
 800c702:	4a07      	ldr	r2, [pc, #28]	; (800c720 <UART_SetConfig+0x384>)
 800c704:	fba2 2303 	umull	r2, r3, r2, r3
 800c708:	095b      	lsrs	r3, r3, #5
 800c70a:	f003 0207 	and.w	r2, r3, #7
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	4442      	add	r2, r8
 800c714:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800c716:	e1b2      	b.n	800ca7e <UART_SetConfig+0x6e2>
 800c718:	40011000 	.word	0x40011000
 800c71c:	40011400 	.word	0x40011400
 800c720:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4ad7      	ldr	r2, [pc, #860]	; (800ca88 <UART_SetConfig+0x6ec>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d005      	beq.n	800c73a <UART_SetConfig+0x39e>
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	4ad6      	ldr	r2, [pc, #856]	; (800ca8c <UART_SetConfig+0x6f0>)
 800c734:	4293      	cmp	r3, r2
 800c736:	f040 80d1 	bne.w	800c8dc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800c73a:	f7fc fa41 	bl	8008bc0 <HAL_RCC_GetPCLK2Freq>
 800c73e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c740:	68bb      	ldr	r3, [r7, #8]
 800c742:	469a      	mov	sl, r3
 800c744:	f04f 0b00 	mov.w	fp, #0
 800c748:	46d0      	mov	r8, sl
 800c74a:	46d9      	mov	r9, fp
 800c74c:	eb18 0308 	adds.w	r3, r8, r8
 800c750:	eb49 0409 	adc.w	r4, r9, r9
 800c754:	4698      	mov	r8, r3
 800c756:	46a1      	mov	r9, r4
 800c758:	eb18 080a 	adds.w	r8, r8, sl
 800c75c:	eb49 090b 	adc.w	r9, r9, fp
 800c760:	f04f 0100 	mov.w	r1, #0
 800c764:	f04f 0200 	mov.w	r2, #0
 800c768:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800c76c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800c770:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800c774:	4688      	mov	r8, r1
 800c776:	4691      	mov	r9, r2
 800c778:	eb1a 0508 	adds.w	r5, sl, r8
 800c77c:	eb4b 0609 	adc.w	r6, fp, r9
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	685b      	ldr	r3, [r3, #4]
 800c784:	4619      	mov	r1, r3
 800c786:	f04f 0200 	mov.w	r2, #0
 800c78a:	f04f 0300 	mov.w	r3, #0
 800c78e:	f04f 0400 	mov.w	r4, #0
 800c792:	0094      	lsls	r4, r2, #2
 800c794:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c798:	008b      	lsls	r3, r1, #2
 800c79a:	461a      	mov	r2, r3
 800c79c:	4623      	mov	r3, r4
 800c79e:	4628      	mov	r0, r5
 800c7a0:	4631      	mov	r1, r6
 800c7a2:	f7f4 fa89 	bl	8000cb8 <__aeabi_uldivmod>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	460c      	mov	r4, r1
 800c7aa:	461a      	mov	r2, r3
 800c7ac:	4bb8      	ldr	r3, [pc, #736]	; (800ca90 <UART_SetConfig+0x6f4>)
 800c7ae:	fba3 2302 	umull	r2, r3, r3, r2
 800c7b2:	095b      	lsrs	r3, r3, #5
 800c7b4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800c7b8:	68bb      	ldr	r3, [r7, #8]
 800c7ba:	469b      	mov	fp, r3
 800c7bc:	f04f 0c00 	mov.w	ip, #0
 800c7c0:	46d9      	mov	r9, fp
 800c7c2:	46e2      	mov	sl, ip
 800c7c4:	eb19 0309 	adds.w	r3, r9, r9
 800c7c8:	eb4a 040a 	adc.w	r4, sl, sl
 800c7cc:	4699      	mov	r9, r3
 800c7ce:	46a2      	mov	sl, r4
 800c7d0:	eb19 090b 	adds.w	r9, r9, fp
 800c7d4:	eb4a 0a0c 	adc.w	sl, sl, ip
 800c7d8:	f04f 0100 	mov.w	r1, #0
 800c7dc:	f04f 0200 	mov.w	r2, #0
 800c7e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c7e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c7e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c7ec:	4689      	mov	r9, r1
 800c7ee:	4692      	mov	sl, r2
 800c7f0:	eb1b 0509 	adds.w	r5, fp, r9
 800c7f4:	eb4c 060a 	adc.w	r6, ip, sl
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	685b      	ldr	r3, [r3, #4]
 800c7fc:	4619      	mov	r1, r3
 800c7fe:	f04f 0200 	mov.w	r2, #0
 800c802:	f04f 0300 	mov.w	r3, #0
 800c806:	f04f 0400 	mov.w	r4, #0
 800c80a:	0094      	lsls	r4, r2, #2
 800c80c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c810:	008b      	lsls	r3, r1, #2
 800c812:	461a      	mov	r2, r3
 800c814:	4623      	mov	r3, r4
 800c816:	4628      	mov	r0, r5
 800c818:	4631      	mov	r1, r6
 800c81a:	f7f4 fa4d 	bl	8000cb8 <__aeabi_uldivmod>
 800c81e:	4603      	mov	r3, r0
 800c820:	460c      	mov	r4, r1
 800c822:	461a      	mov	r2, r3
 800c824:	4b9a      	ldr	r3, [pc, #616]	; (800ca90 <UART_SetConfig+0x6f4>)
 800c826:	fba3 1302 	umull	r1, r3, r3, r2
 800c82a:	095b      	lsrs	r3, r3, #5
 800c82c:	2164      	movs	r1, #100	; 0x64
 800c82e:	fb01 f303 	mul.w	r3, r1, r3
 800c832:	1ad3      	subs	r3, r2, r3
 800c834:	011b      	lsls	r3, r3, #4
 800c836:	3332      	adds	r3, #50	; 0x32
 800c838:	4a95      	ldr	r2, [pc, #596]	; (800ca90 <UART_SetConfig+0x6f4>)
 800c83a:	fba2 2303 	umull	r2, r3, r2, r3
 800c83e:	095b      	lsrs	r3, r3, #5
 800c840:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c844:	4498      	add	r8, r3
 800c846:	68bb      	ldr	r3, [r7, #8]
 800c848:	469b      	mov	fp, r3
 800c84a:	f04f 0c00 	mov.w	ip, #0
 800c84e:	46d9      	mov	r9, fp
 800c850:	46e2      	mov	sl, ip
 800c852:	eb19 0309 	adds.w	r3, r9, r9
 800c856:	eb4a 040a 	adc.w	r4, sl, sl
 800c85a:	4699      	mov	r9, r3
 800c85c:	46a2      	mov	sl, r4
 800c85e:	eb19 090b 	adds.w	r9, r9, fp
 800c862:	eb4a 0a0c 	adc.w	sl, sl, ip
 800c866:	f04f 0100 	mov.w	r1, #0
 800c86a:	f04f 0200 	mov.w	r2, #0
 800c86e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c872:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c876:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c87a:	4689      	mov	r9, r1
 800c87c:	4692      	mov	sl, r2
 800c87e:	eb1b 0509 	adds.w	r5, fp, r9
 800c882:	eb4c 060a 	adc.w	r6, ip, sl
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	685b      	ldr	r3, [r3, #4]
 800c88a:	4619      	mov	r1, r3
 800c88c:	f04f 0200 	mov.w	r2, #0
 800c890:	f04f 0300 	mov.w	r3, #0
 800c894:	f04f 0400 	mov.w	r4, #0
 800c898:	0094      	lsls	r4, r2, #2
 800c89a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c89e:	008b      	lsls	r3, r1, #2
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	4623      	mov	r3, r4
 800c8a4:	4628      	mov	r0, r5
 800c8a6:	4631      	mov	r1, r6
 800c8a8:	f7f4 fa06 	bl	8000cb8 <__aeabi_uldivmod>
 800c8ac:	4603      	mov	r3, r0
 800c8ae:	460c      	mov	r4, r1
 800c8b0:	461a      	mov	r2, r3
 800c8b2:	4b77      	ldr	r3, [pc, #476]	; (800ca90 <UART_SetConfig+0x6f4>)
 800c8b4:	fba3 1302 	umull	r1, r3, r3, r2
 800c8b8:	095b      	lsrs	r3, r3, #5
 800c8ba:	2164      	movs	r1, #100	; 0x64
 800c8bc:	fb01 f303 	mul.w	r3, r1, r3
 800c8c0:	1ad3      	subs	r3, r2, r3
 800c8c2:	011b      	lsls	r3, r3, #4
 800c8c4:	3332      	adds	r3, #50	; 0x32
 800c8c6:	4a72      	ldr	r2, [pc, #456]	; (800ca90 <UART_SetConfig+0x6f4>)
 800c8c8:	fba2 2303 	umull	r2, r3, r2, r3
 800c8cc:	095b      	lsrs	r3, r3, #5
 800c8ce:	f003 020f 	and.w	r2, r3, #15
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	4442      	add	r2, r8
 800c8d8:	609a      	str	r2, [r3, #8]
 800c8da:	e0d0      	b.n	800ca7e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800c8dc:	f7fc f95c 	bl	8008b98 <HAL_RCC_GetPCLK1Freq>
 800c8e0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	469a      	mov	sl, r3
 800c8e6:	f04f 0b00 	mov.w	fp, #0
 800c8ea:	46d0      	mov	r8, sl
 800c8ec:	46d9      	mov	r9, fp
 800c8ee:	eb18 0308 	adds.w	r3, r8, r8
 800c8f2:	eb49 0409 	adc.w	r4, r9, r9
 800c8f6:	4698      	mov	r8, r3
 800c8f8:	46a1      	mov	r9, r4
 800c8fa:	eb18 080a 	adds.w	r8, r8, sl
 800c8fe:	eb49 090b 	adc.w	r9, r9, fp
 800c902:	f04f 0100 	mov.w	r1, #0
 800c906:	f04f 0200 	mov.w	r2, #0
 800c90a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800c90e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800c912:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800c916:	4688      	mov	r8, r1
 800c918:	4691      	mov	r9, r2
 800c91a:	eb1a 0508 	adds.w	r5, sl, r8
 800c91e:	eb4b 0609 	adc.w	r6, fp, r9
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	685b      	ldr	r3, [r3, #4]
 800c926:	4619      	mov	r1, r3
 800c928:	f04f 0200 	mov.w	r2, #0
 800c92c:	f04f 0300 	mov.w	r3, #0
 800c930:	f04f 0400 	mov.w	r4, #0
 800c934:	0094      	lsls	r4, r2, #2
 800c936:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c93a:	008b      	lsls	r3, r1, #2
 800c93c:	461a      	mov	r2, r3
 800c93e:	4623      	mov	r3, r4
 800c940:	4628      	mov	r0, r5
 800c942:	4631      	mov	r1, r6
 800c944:	f7f4 f9b8 	bl	8000cb8 <__aeabi_uldivmod>
 800c948:	4603      	mov	r3, r0
 800c94a:	460c      	mov	r4, r1
 800c94c:	461a      	mov	r2, r3
 800c94e:	4b50      	ldr	r3, [pc, #320]	; (800ca90 <UART_SetConfig+0x6f4>)
 800c950:	fba3 2302 	umull	r2, r3, r3, r2
 800c954:	095b      	lsrs	r3, r3, #5
 800c956:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800c95a:	68bb      	ldr	r3, [r7, #8]
 800c95c:	469b      	mov	fp, r3
 800c95e:	f04f 0c00 	mov.w	ip, #0
 800c962:	46d9      	mov	r9, fp
 800c964:	46e2      	mov	sl, ip
 800c966:	eb19 0309 	adds.w	r3, r9, r9
 800c96a:	eb4a 040a 	adc.w	r4, sl, sl
 800c96e:	4699      	mov	r9, r3
 800c970:	46a2      	mov	sl, r4
 800c972:	eb19 090b 	adds.w	r9, r9, fp
 800c976:	eb4a 0a0c 	adc.w	sl, sl, ip
 800c97a:	f04f 0100 	mov.w	r1, #0
 800c97e:	f04f 0200 	mov.w	r2, #0
 800c982:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c986:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c98a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c98e:	4689      	mov	r9, r1
 800c990:	4692      	mov	sl, r2
 800c992:	eb1b 0509 	adds.w	r5, fp, r9
 800c996:	eb4c 060a 	adc.w	r6, ip, sl
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	685b      	ldr	r3, [r3, #4]
 800c99e:	4619      	mov	r1, r3
 800c9a0:	f04f 0200 	mov.w	r2, #0
 800c9a4:	f04f 0300 	mov.w	r3, #0
 800c9a8:	f04f 0400 	mov.w	r4, #0
 800c9ac:	0094      	lsls	r4, r2, #2
 800c9ae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c9b2:	008b      	lsls	r3, r1, #2
 800c9b4:	461a      	mov	r2, r3
 800c9b6:	4623      	mov	r3, r4
 800c9b8:	4628      	mov	r0, r5
 800c9ba:	4631      	mov	r1, r6
 800c9bc:	f7f4 f97c 	bl	8000cb8 <__aeabi_uldivmod>
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	460c      	mov	r4, r1
 800c9c4:	461a      	mov	r2, r3
 800c9c6:	4b32      	ldr	r3, [pc, #200]	; (800ca90 <UART_SetConfig+0x6f4>)
 800c9c8:	fba3 1302 	umull	r1, r3, r3, r2
 800c9cc:	095b      	lsrs	r3, r3, #5
 800c9ce:	2164      	movs	r1, #100	; 0x64
 800c9d0:	fb01 f303 	mul.w	r3, r1, r3
 800c9d4:	1ad3      	subs	r3, r2, r3
 800c9d6:	011b      	lsls	r3, r3, #4
 800c9d8:	3332      	adds	r3, #50	; 0x32
 800c9da:	4a2d      	ldr	r2, [pc, #180]	; (800ca90 <UART_SetConfig+0x6f4>)
 800c9dc:	fba2 2303 	umull	r2, r3, r2, r3
 800c9e0:	095b      	lsrs	r3, r3, #5
 800c9e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c9e6:	4498      	add	r8, r3
 800c9e8:	68bb      	ldr	r3, [r7, #8]
 800c9ea:	469b      	mov	fp, r3
 800c9ec:	f04f 0c00 	mov.w	ip, #0
 800c9f0:	46d9      	mov	r9, fp
 800c9f2:	46e2      	mov	sl, ip
 800c9f4:	eb19 0309 	adds.w	r3, r9, r9
 800c9f8:	eb4a 040a 	adc.w	r4, sl, sl
 800c9fc:	4699      	mov	r9, r3
 800c9fe:	46a2      	mov	sl, r4
 800ca00:	eb19 090b 	adds.w	r9, r9, fp
 800ca04:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ca08:	f04f 0100 	mov.w	r1, #0
 800ca0c:	f04f 0200 	mov.w	r2, #0
 800ca10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ca14:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ca18:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ca1c:	4689      	mov	r9, r1
 800ca1e:	4692      	mov	sl, r2
 800ca20:	eb1b 0509 	adds.w	r5, fp, r9
 800ca24:	eb4c 060a 	adc.w	r6, ip, sl
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	685b      	ldr	r3, [r3, #4]
 800ca2c:	4619      	mov	r1, r3
 800ca2e:	f04f 0200 	mov.w	r2, #0
 800ca32:	f04f 0300 	mov.w	r3, #0
 800ca36:	f04f 0400 	mov.w	r4, #0
 800ca3a:	0094      	lsls	r4, r2, #2
 800ca3c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ca40:	008b      	lsls	r3, r1, #2
 800ca42:	461a      	mov	r2, r3
 800ca44:	4623      	mov	r3, r4
 800ca46:	4628      	mov	r0, r5
 800ca48:	4631      	mov	r1, r6
 800ca4a:	f7f4 f935 	bl	8000cb8 <__aeabi_uldivmod>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	460c      	mov	r4, r1
 800ca52:	461a      	mov	r2, r3
 800ca54:	4b0e      	ldr	r3, [pc, #56]	; (800ca90 <UART_SetConfig+0x6f4>)
 800ca56:	fba3 1302 	umull	r1, r3, r3, r2
 800ca5a:	095b      	lsrs	r3, r3, #5
 800ca5c:	2164      	movs	r1, #100	; 0x64
 800ca5e:	fb01 f303 	mul.w	r3, r1, r3
 800ca62:	1ad3      	subs	r3, r2, r3
 800ca64:	011b      	lsls	r3, r3, #4
 800ca66:	3332      	adds	r3, #50	; 0x32
 800ca68:	4a09      	ldr	r2, [pc, #36]	; (800ca90 <UART_SetConfig+0x6f4>)
 800ca6a:	fba2 2303 	umull	r2, r3, r2, r3
 800ca6e:	095b      	lsrs	r3, r3, #5
 800ca70:	f003 020f 	and.w	r2, r3, #15
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	4442      	add	r2, r8
 800ca7a:	609a      	str	r2, [r3, #8]
}
 800ca7c:	e7ff      	b.n	800ca7e <UART_SetConfig+0x6e2>
 800ca7e:	bf00      	nop
 800ca80:	3714      	adds	r7, #20
 800ca82:	46bd      	mov	sp, r7
 800ca84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca88:	40011000 	.word	0x40011000
 800ca8c:	40011400 	.word	0x40011400
 800ca90:	51eb851f 	.word	0x51eb851f

0800ca94 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800ca94:	b084      	sub	sp, #16
 800ca96:	b480      	push	{r7}
 800ca98:	b085      	sub	sp, #20
 800ca9a:	af00      	add	r7, sp, #0
 800ca9c:	6078      	str	r0, [r7, #4]
 800ca9e:	f107 001c 	add.w	r0, r7, #28
 800caa2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800caa6:	2300      	movs	r3, #0
 800caa8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800caaa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800caac:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800caae:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800cab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800cab2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800cab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800cab6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800cab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800caba:	431a      	orrs	r2, r3
             Init.ClockDiv
 800cabc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800cabe:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800cac0:	68fa      	ldr	r2, [r7, #12]
 800cac2:	4313      	orrs	r3, r2
 800cac4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	685b      	ldr	r3, [r3, #4]
 800caca:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800cace:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cad2:	68fa      	ldr	r2, [r7, #12]
 800cad4:	431a      	orrs	r2, r3
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800cada:	2300      	movs	r3, #0
}
 800cadc:	4618      	mov	r0, r3
 800cade:	3714      	adds	r7, #20
 800cae0:	46bd      	mov	sp, r7
 800cae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae6:	b004      	add	sp, #16
 800cae8:	4770      	bx	lr

0800caea <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800caea:	b480      	push	{r7}
 800caec:	b083      	sub	sp, #12
 800caee:	af00      	add	r7, sp, #0
 800caf0:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800caf8:	4618      	mov	r0, r3
 800cafa:	370c      	adds	r7, #12
 800cafc:	46bd      	mov	sp, r7
 800cafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb02:	4770      	bx	lr

0800cb04 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800cb04:	b480      	push	{r7}
 800cb06:	b083      	sub	sp, #12
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
 800cb0c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	681a      	ldr	r2, [r3, #0]
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cb18:	2300      	movs	r3, #0
}
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	370c      	adds	r7, #12
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb24:	4770      	bx	lr

0800cb26 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800cb26:	b580      	push	{r7, lr}
 800cb28:	b082      	sub	sp, #8
 800cb2a:	af00      	add	r7, sp, #0
 800cb2c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2203      	movs	r2, #3
 800cb32:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800cb34:	2002      	movs	r0, #2
 800cb36:	f7f9 fbc5 	bl	80062c4 <HAL_Delay>
  
  return HAL_OK;
 800cb3a:	2300      	movs	r3, #0
}
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	3708      	adds	r7, #8
 800cb40:	46bd      	mov	sp, r7
 800cb42:	bd80      	pop	{r7, pc}

0800cb44 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800cb44:	b480      	push	{r7}
 800cb46:	b083      	sub	sp, #12
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	f003 0303 	and.w	r3, r3, #3
}
 800cb54:	4618      	mov	r0, r3
 800cb56:	370c      	adds	r7, #12
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5e:	4770      	bx	lr

0800cb60 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800cb60:	b480      	push	{r7}
 800cb62:	b085      	sub	sp, #20
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
 800cb68:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800cb6e:	683b      	ldr	r3, [r7, #0]
 800cb70:	681a      	ldr	r2, [r3, #0]
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cb76:	683b      	ldr	r3, [r7, #0]
 800cb78:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cb7e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800cb84:	431a      	orrs	r2, r3
                       Command->CPSM);
 800cb86:	683b      	ldr	r3, [r7, #0]
 800cb88:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800cb8a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cb8c:	68fa      	ldr	r2, [r7, #12]
 800cb8e:	4313      	orrs	r3, r2
 800cb90:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	68db      	ldr	r3, [r3, #12]
 800cb96:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800cb9a:	f023 030f 	bic.w	r3, r3, #15
 800cb9e:	68fa      	ldr	r2, [r7, #12]
 800cba0:	431a      	orrs	r2, r3
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800cba6:	2300      	movs	r3, #0
}
 800cba8:	4618      	mov	r0, r3
 800cbaa:	3714      	adds	r7, #20
 800cbac:	46bd      	mov	sp, r7
 800cbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb2:	4770      	bx	lr

0800cbb4 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b083      	sub	sp, #12
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	691b      	ldr	r3, [r3, #16]
 800cbc0:	b2db      	uxtb	r3, r3
}
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	370c      	adds	r7, #12
 800cbc6:	46bd      	mov	sp, r7
 800cbc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbcc:	4770      	bx	lr

0800cbce <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800cbce:	b480      	push	{r7}
 800cbd0:	b085      	sub	sp, #20
 800cbd2:	af00      	add	r7, sp, #0
 800cbd4:	6078      	str	r0, [r7, #4]
 800cbd6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	3314      	adds	r3, #20
 800cbdc:	461a      	mov	r2, r3
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	4413      	add	r3, r2
 800cbe2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	681b      	ldr	r3, [r3, #0]
}  
 800cbe8:	4618      	mov	r0, r3
 800cbea:	3714      	adds	r7, #20
 800cbec:	46bd      	mov	sp, r7
 800cbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf2:	4770      	bx	lr

0800cbf4 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800cbf4:	b480      	push	{r7}
 800cbf6:	b085      	sub	sp, #20
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]
 800cbfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800cbfe:	2300      	movs	r3, #0
 800cc00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800cc02:	683b      	ldr	r3, [r7, #0]
 800cc04:	681a      	ldr	r2, [r3, #0]
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	685a      	ldr	r2, [r3, #4]
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800cc1a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800cc1c:	683b      	ldr	r3, [r7, #0]
 800cc1e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800cc20:	431a      	orrs	r2, r3
                       Data->DPSM);
 800cc22:	683b      	ldr	r3, [r7, #0]
 800cc24:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800cc26:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800cc28:	68fa      	ldr	r2, [r7, #12]
 800cc2a:	4313      	orrs	r3, r2
 800cc2c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc32:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	431a      	orrs	r2, r3
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800cc3e:	2300      	movs	r3, #0

}
 800cc40:	4618      	mov	r0, r3
 800cc42:	3714      	adds	r7, #20
 800cc44:	46bd      	mov	sp, r7
 800cc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4a:	4770      	bx	lr

0800cc4c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b088      	sub	sp, #32
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
 800cc54:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800cc56:	683b      	ldr	r3, [r7, #0]
 800cc58:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800cc5a:	2310      	movs	r3, #16
 800cc5c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800cc5e:	2340      	movs	r3, #64	; 0x40
 800cc60:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800cc62:	2300      	movs	r3, #0
 800cc64:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800cc66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cc6a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800cc6c:	f107 0308 	add.w	r3, r7, #8
 800cc70:	4619      	mov	r1, r3
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f7ff ff74 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800cc78:	f241 3288 	movw	r2, #5000	; 0x1388
 800cc7c:	2110      	movs	r1, #16
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f000 fa40 	bl	800d104 <SDMMC_GetCmdResp1>
 800cc84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cc86:	69fb      	ldr	r3, [r7, #28]
}
 800cc88:	4618      	mov	r0, r3
 800cc8a:	3720      	adds	r7, #32
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	bd80      	pop	{r7, pc}

0800cc90 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b088      	sub	sp, #32
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	6078      	str	r0, [r7, #4]
 800cc98:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800cc9e:	2311      	movs	r3, #17
 800cca0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800cca2:	2340      	movs	r3, #64	; 0x40
 800cca4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800cca6:	2300      	movs	r3, #0
 800cca8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ccaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ccae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ccb0:	f107 0308 	add.w	r3, r7, #8
 800ccb4:	4619      	mov	r1, r3
 800ccb6:	6878      	ldr	r0, [r7, #4]
 800ccb8:	f7ff ff52 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ccbc:	f241 3288 	movw	r2, #5000	; 0x1388
 800ccc0:	2111      	movs	r1, #17
 800ccc2:	6878      	ldr	r0, [r7, #4]
 800ccc4:	f000 fa1e 	bl	800d104 <SDMMC_GetCmdResp1>
 800ccc8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ccca:	69fb      	ldr	r3, [r7, #28]
}
 800cccc:	4618      	mov	r0, r3
 800ccce:	3720      	adds	r7, #32
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	bd80      	pop	{r7, pc}

0800ccd4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b088      	sub	sp, #32
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	6078      	str	r0, [r7, #4]
 800ccdc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800cce2:	2312      	movs	r3, #18
 800cce4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800cce6:	2340      	movs	r3, #64	; 0x40
 800cce8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ccea:	2300      	movs	r3, #0
 800ccec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ccee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ccf2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ccf4:	f107 0308 	add.w	r3, r7, #8
 800ccf8:	4619      	mov	r1, r3
 800ccfa:	6878      	ldr	r0, [r7, #4]
 800ccfc:	f7ff ff30 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800cd00:	f241 3288 	movw	r2, #5000	; 0x1388
 800cd04:	2112      	movs	r1, #18
 800cd06:	6878      	ldr	r0, [r7, #4]
 800cd08:	f000 f9fc 	bl	800d104 <SDMMC_GetCmdResp1>
 800cd0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cd0e:	69fb      	ldr	r3, [r7, #28]
}
 800cd10:	4618      	mov	r0, r3
 800cd12:	3720      	adds	r7, #32
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bd80      	pop	{r7, pc}

0800cd18 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800cd18:	b580      	push	{r7, lr}
 800cd1a:	b088      	sub	sp, #32
 800cd1c:	af00      	add	r7, sp, #0
 800cd1e:	6078      	str	r0, [r7, #4]
 800cd20:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800cd26:	2318      	movs	r3, #24
 800cd28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800cd2a:	2340      	movs	r3, #64	; 0x40
 800cd2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800cd2e:	2300      	movs	r3, #0
 800cd30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800cd32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cd36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800cd38:	f107 0308 	add.w	r3, r7, #8
 800cd3c:	4619      	mov	r1, r3
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f7ff ff0e 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800cd44:	f241 3288 	movw	r2, #5000	; 0x1388
 800cd48:	2118      	movs	r1, #24
 800cd4a:	6878      	ldr	r0, [r7, #4]
 800cd4c:	f000 f9da 	bl	800d104 <SDMMC_GetCmdResp1>
 800cd50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cd52:	69fb      	ldr	r3, [r7, #28]
}
 800cd54:	4618      	mov	r0, r3
 800cd56:	3720      	adds	r7, #32
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	bd80      	pop	{r7, pc}

0800cd5c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800cd5c:	b580      	push	{r7, lr}
 800cd5e:	b088      	sub	sp, #32
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
 800cd64:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800cd6a:	2319      	movs	r3, #25
 800cd6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800cd6e:	2340      	movs	r3, #64	; 0x40
 800cd70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800cd72:	2300      	movs	r3, #0
 800cd74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800cd76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cd7a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800cd7c:	f107 0308 	add.w	r3, r7, #8
 800cd80:	4619      	mov	r1, r3
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	f7ff feec 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800cd88:	f241 3288 	movw	r2, #5000	; 0x1388
 800cd8c:	2119      	movs	r1, #25
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	f000 f9b8 	bl	800d104 <SDMMC_GetCmdResp1>
 800cd94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cd96:	69fb      	ldr	r3, [r7, #28]
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	3720      	adds	r7, #32
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	bd80      	pop	{r7, pc}

0800cda0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b088      	sub	sp, #32
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800cda8:	2300      	movs	r3, #0
 800cdaa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800cdac:	230c      	movs	r3, #12
 800cdae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800cdb0:	2340      	movs	r3, #64	; 0x40
 800cdb2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800cdb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cdbc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800cdbe:	f107 0308 	add.w	r3, r7, #8
 800cdc2:	4619      	mov	r1, r3
 800cdc4:	6878      	ldr	r0, [r7, #4]
 800cdc6:	f7ff fecb 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800cdca:	4a05      	ldr	r2, [pc, #20]	; (800cde0 <SDMMC_CmdStopTransfer+0x40>)
 800cdcc:	210c      	movs	r1, #12
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f000 f998 	bl	800d104 <SDMMC_GetCmdResp1>
 800cdd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cdd6:	69fb      	ldr	r3, [r7, #28]
}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	3720      	adds	r7, #32
 800cddc:	46bd      	mov	sp, r7
 800cdde:	bd80      	pop	{r7, pc}
 800cde0:	05f5e100 	.word	0x05f5e100

0800cde4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b08a      	sub	sp, #40	; 0x28
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	60f8      	str	r0, [r7, #12]
 800cdec:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800cdf0:	683b      	ldr	r3, [r7, #0]
 800cdf2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800cdf4:	2307      	movs	r3, #7
 800cdf6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800cdf8:	2340      	movs	r3, #64	; 0x40
 800cdfa:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ce00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ce04:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ce06:	f107 0310 	add.w	r3, r7, #16
 800ce0a:	4619      	mov	r1, r3
 800ce0c:	68f8      	ldr	r0, [r7, #12]
 800ce0e:	f7ff fea7 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800ce12:	f241 3288 	movw	r2, #5000	; 0x1388
 800ce16:	2107      	movs	r1, #7
 800ce18:	68f8      	ldr	r0, [r7, #12]
 800ce1a:	f000 f973 	bl	800d104 <SDMMC_GetCmdResp1>
 800ce1e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800ce20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ce22:	4618      	mov	r0, r3
 800ce24:	3728      	adds	r7, #40	; 0x28
 800ce26:	46bd      	mov	sp, r7
 800ce28:	bd80      	pop	{r7, pc}

0800ce2a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800ce2a:	b580      	push	{r7, lr}
 800ce2c:	b088      	sub	sp, #32
 800ce2e:	af00      	add	r7, sp, #0
 800ce30:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800ce32:	2300      	movs	r3, #0
 800ce34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800ce36:	2300      	movs	r3, #0
 800ce38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ce3e:	2300      	movs	r3, #0
 800ce40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ce42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ce46:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ce48:	f107 0308 	add.w	r3, r7, #8
 800ce4c:	4619      	mov	r1, r3
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f7ff fe86 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800ce54:	6878      	ldr	r0, [r7, #4]
 800ce56:	f000 f92d 	bl	800d0b4 <SDMMC_GetCmdError>
 800ce5a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ce5c:	69fb      	ldr	r3, [r7, #28]
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3720      	adds	r7, #32
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}

0800ce66 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800ce66:	b580      	push	{r7, lr}
 800ce68:	b088      	sub	sp, #32
 800ce6a:	af00      	add	r7, sp, #0
 800ce6c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ce6e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800ce72:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ce74:	2308      	movs	r3, #8
 800ce76:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ce78:	2340      	movs	r3, #64	; 0x40
 800ce7a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ce80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ce84:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ce86:	f107 0308 	add.w	r3, r7, #8
 800ce8a:	4619      	mov	r1, r3
 800ce8c:	6878      	ldr	r0, [r7, #4]
 800ce8e:	f7ff fe67 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800ce92:	6878      	ldr	r0, [r7, #4]
 800ce94:	f000 fb16 	bl	800d4c4 <SDMMC_GetCmdResp7>
 800ce98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ce9a:	69fb      	ldr	r3, [r7, #28]
}
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	3720      	adds	r7, #32
 800cea0:	46bd      	mov	sp, r7
 800cea2:	bd80      	pop	{r7, pc}

0800cea4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b088      	sub	sp, #32
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
 800ceac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ceb2:	2337      	movs	r3, #55	; 0x37
 800ceb4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ceb6:	2340      	movs	r3, #64	; 0x40
 800ceb8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ceba:	2300      	movs	r3, #0
 800cebc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800cebe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cec2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800cec4:	f107 0308 	add.w	r3, r7, #8
 800cec8:	4619      	mov	r1, r3
 800ceca:	6878      	ldr	r0, [r7, #4]
 800cecc:	f7ff fe48 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800ced0:	f241 3288 	movw	r2, #5000	; 0x1388
 800ced4:	2137      	movs	r1, #55	; 0x37
 800ced6:	6878      	ldr	r0, [r7, #4]
 800ced8:	f000 f914 	bl	800d104 <SDMMC_GetCmdResp1>
 800cedc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cede:	69fb      	ldr	r3, [r7, #28]
}
 800cee0:	4618      	mov	r0, r3
 800cee2:	3720      	adds	r7, #32
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bd80      	pop	{r7, pc}

0800cee8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b088      	sub	sp, #32
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]
 800cef0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cef8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cefc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800cefe:	2329      	movs	r3, #41	; 0x29
 800cf00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800cf02:	2340      	movs	r3, #64	; 0x40
 800cf04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800cf06:	2300      	movs	r3, #0
 800cf08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800cf0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf0e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800cf10:	f107 0308 	add.w	r3, r7, #8
 800cf14:	4619      	mov	r1, r3
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f7ff fe22 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f000 fa23 	bl	800d368 <SDMMC_GetCmdResp3>
 800cf22:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cf24:	69fb      	ldr	r3, [r7, #28]
}
 800cf26:	4618      	mov	r0, r3
 800cf28:	3720      	adds	r7, #32
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}

0800cf2e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800cf2e:	b580      	push	{r7, lr}
 800cf30:	b088      	sub	sp, #32
 800cf32:	af00      	add	r7, sp, #0
 800cf34:	6078      	str	r0, [r7, #4]
 800cf36:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800cf3c:	2306      	movs	r3, #6
 800cf3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800cf40:	2340      	movs	r3, #64	; 0x40
 800cf42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800cf44:	2300      	movs	r3, #0
 800cf46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800cf48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf4c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800cf4e:	f107 0308 	add.w	r3, r7, #8
 800cf52:	4619      	mov	r1, r3
 800cf54:	6878      	ldr	r0, [r7, #4]
 800cf56:	f7ff fe03 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800cf5a:	f241 3288 	movw	r2, #5000	; 0x1388
 800cf5e:	2106      	movs	r1, #6
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	f000 f8cf 	bl	800d104 <SDMMC_GetCmdResp1>
 800cf66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cf68:	69fb      	ldr	r3, [r7, #28]
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3720      	adds	r7, #32
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}

0800cf72 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800cf72:	b580      	push	{r7, lr}
 800cf74:	b088      	sub	sp, #32
 800cf76:	af00      	add	r7, sp, #0
 800cf78:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800cf7e:	2333      	movs	r3, #51	; 0x33
 800cf80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800cf82:	2340      	movs	r3, #64	; 0x40
 800cf84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800cf86:	2300      	movs	r3, #0
 800cf88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800cf8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800cf90:	f107 0308 	add.w	r3, r7, #8
 800cf94:	4619      	mov	r1, r3
 800cf96:	6878      	ldr	r0, [r7, #4]
 800cf98:	f7ff fde2 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800cf9c:	f241 3288 	movw	r2, #5000	; 0x1388
 800cfa0:	2133      	movs	r1, #51	; 0x33
 800cfa2:	6878      	ldr	r0, [r7, #4]
 800cfa4:	f000 f8ae 	bl	800d104 <SDMMC_GetCmdResp1>
 800cfa8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cfaa:	69fb      	ldr	r3, [r7, #28]
}
 800cfac:	4618      	mov	r0, r3
 800cfae:	3720      	adds	r7, #32
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	bd80      	pop	{r7, pc}

0800cfb4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b088      	sub	sp, #32
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800cfc0:	2302      	movs	r3, #2
 800cfc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800cfc4:	23c0      	movs	r3, #192	; 0xc0
 800cfc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800cfc8:	2300      	movs	r3, #0
 800cfca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800cfcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cfd0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800cfd2:	f107 0308 	add.w	r3, r7, #8
 800cfd6:	4619      	mov	r1, r3
 800cfd8:	6878      	ldr	r0, [r7, #4]
 800cfda:	f7ff fdc1 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800cfde:	6878      	ldr	r0, [r7, #4]
 800cfe0:	f000 f97c 	bl	800d2dc <SDMMC_GetCmdResp2>
 800cfe4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800cfe6:	69fb      	ldr	r3, [r7, #28]
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	3720      	adds	r7, #32
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}

0800cff0 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b088      	sub	sp, #32
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
 800cff8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800cffa:	683b      	ldr	r3, [r7, #0]
 800cffc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800cffe:	2309      	movs	r3, #9
 800d000:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800d002:	23c0      	movs	r3, #192	; 0xc0
 800d004:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d006:	2300      	movs	r3, #0
 800d008:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d00a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d00e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d010:	f107 0308 	add.w	r3, r7, #8
 800d014:	4619      	mov	r1, r3
 800d016:	6878      	ldr	r0, [r7, #4]
 800d018:	f7ff fda2 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800d01c:	6878      	ldr	r0, [r7, #4]
 800d01e:	f000 f95d 	bl	800d2dc <SDMMC_GetCmdResp2>
 800d022:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d024:	69fb      	ldr	r3, [r7, #28]
}
 800d026:	4618      	mov	r0, r3
 800d028:	3720      	adds	r7, #32
 800d02a:	46bd      	mov	sp, r7
 800d02c:	bd80      	pop	{r7, pc}

0800d02e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800d02e:	b580      	push	{r7, lr}
 800d030:	b088      	sub	sp, #32
 800d032:	af00      	add	r7, sp, #0
 800d034:	6078      	str	r0, [r7, #4]
 800d036:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800d038:	2300      	movs	r3, #0
 800d03a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d03c:	2303      	movs	r3, #3
 800d03e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d040:	2340      	movs	r3, #64	; 0x40
 800d042:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d044:	2300      	movs	r3, #0
 800d046:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d048:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d04c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d04e:	f107 0308 	add.w	r3, r7, #8
 800d052:	4619      	mov	r1, r3
 800d054:	6878      	ldr	r0, [r7, #4]
 800d056:	f7ff fd83 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800d05a:	683a      	ldr	r2, [r7, #0]
 800d05c:	2103      	movs	r1, #3
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f000 f9bc 	bl	800d3dc <SDMMC_GetCmdResp6>
 800d064:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d066:	69fb      	ldr	r3, [r7, #28]
}
 800d068:	4618      	mov	r0, r3
 800d06a:	3720      	adds	r7, #32
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bd80      	pop	{r7, pc}

0800d070 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b088      	sub	sp, #32
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
 800d078:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800d07e:	230d      	movs	r3, #13
 800d080:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d082:	2340      	movs	r3, #64	; 0x40
 800d084:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d086:	2300      	movs	r3, #0
 800d088:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d08a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d08e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d090:	f107 0308 	add.w	r3, r7, #8
 800d094:	4619      	mov	r1, r3
 800d096:	6878      	ldr	r0, [r7, #4]
 800d098:	f7ff fd62 	bl	800cb60 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800d09c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d0a0:	210d      	movs	r1, #13
 800d0a2:	6878      	ldr	r0, [r7, #4]
 800d0a4:	f000 f82e 	bl	800d104 <SDMMC_GetCmdResp1>
 800d0a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d0aa:	69fb      	ldr	r3, [r7, #28]
}
 800d0ac:	4618      	mov	r0, r3
 800d0ae:	3720      	adds	r7, #32
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	bd80      	pop	{r7, pc}

0800d0b4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800d0b4:	b490      	push	{r4, r7}
 800d0b6:	b082      	sub	sp, #8
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d0bc:	4b0f      	ldr	r3, [pc, #60]	; (800d0fc <SDMMC_GetCmdError+0x48>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	4a0f      	ldr	r2, [pc, #60]	; (800d100 <SDMMC_GetCmdError+0x4c>)
 800d0c2:	fba2 2303 	umull	r2, r3, r2, r3
 800d0c6:	0a5b      	lsrs	r3, r3, #9
 800d0c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800d0cc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d0d0:	4623      	mov	r3, r4
 800d0d2:	1e5c      	subs	r4, r3, #1
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d102      	bne.n	800d0de <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d0d8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d0dc:	e009      	b.n	800d0f2 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d0f2      	beq.n	800d0d0 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	22c5      	movs	r2, #197	; 0xc5
 800d0ee:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800d0f0:	2300      	movs	r3, #0
}
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	3708      	adds	r7, #8
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	bc90      	pop	{r4, r7}
 800d0fa:	4770      	bx	lr
 800d0fc:	20000000 	.word	0x20000000
 800d100:	10624dd3 	.word	0x10624dd3

0800d104 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800d104:	b590      	push	{r4, r7, lr}
 800d106:	b087      	sub	sp, #28
 800d108:	af00      	add	r7, sp, #0
 800d10a:	60f8      	str	r0, [r7, #12]
 800d10c:	460b      	mov	r3, r1
 800d10e:	607a      	str	r2, [r7, #4]
 800d110:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800d112:	4b6f      	ldr	r3, [pc, #444]	; (800d2d0 <SDMMC_GetCmdResp1+0x1cc>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	4a6f      	ldr	r2, [pc, #444]	; (800d2d4 <SDMMC_GetCmdResp1+0x1d0>)
 800d118:	fba2 2303 	umull	r2, r3, r2, r3
 800d11c:	0a5b      	lsrs	r3, r3, #9
 800d11e:	687a      	ldr	r2, [r7, #4]
 800d120:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d124:	4623      	mov	r3, r4
 800d126:	1e5c      	subs	r4, r3, #1
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d102      	bne.n	800d132 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d12c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d130:	e0c9      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d136:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d138:	697b      	ldr	r3, [r7, #20]
 800d13a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d0f0      	beq.n	800d124 <SDMMC_GetCmdResp1+0x20>
 800d142:	697b      	ldr	r3, [r7, #20]
 800d144:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d1eb      	bne.n	800d124 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d150:	f003 0304 	and.w	r3, r3, #4
 800d154:	2b00      	cmp	r3, #0
 800d156:	d004      	beq.n	800d162 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	2204      	movs	r2, #4
 800d15c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d15e:	2304      	movs	r3, #4
 800d160:	e0b1      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d166:	f003 0301 	and.w	r3, r3, #1
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d004      	beq.n	800d178 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	2201      	movs	r2, #1
 800d172:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d174:	2301      	movs	r3, #1
 800d176:	e0a6      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	22c5      	movs	r2, #197	; 0xc5
 800d17c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800d17e:	68f8      	ldr	r0, [r7, #12]
 800d180:	f7ff fd18 	bl	800cbb4 <SDIO_GetCommandResponse>
 800d184:	4603      	mov	r3, r0
 800d186:	461a      	mov	r2, r3
 800d188:	7afb      	ldrb	r3, [r7, #11]
 800d18a:	4293      	cmp	r3, r2
 800d18c:	d001      	beq.n	800d192 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d18e:	2301      	movs	r3, #1
 800d190:	e099      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800d192:	2100      	movs	r1, #0
 800d194:	68f8      	ldr	r0, [r7, #12]
 800d196:	f7ff fd1a 	bl	800cbce <SDIO_GetResponse>
 800d19a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d19c:	693a      	ldr	r2, [r7, #16]
 800d19e:	4b4e      	ldr	r3, [pc, #312]	; (800d2d8 <SDMMC_GetCmdResp1+0x1d4>)
 800d1a0:	4013      	ands	r3, r2
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d101      	bne.n	800d1aa <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	e08d      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	da02      	bge.n	800d1b6 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d1b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d1b4:	e087      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d1b6:	693b      	ldr	r3, [r7, #16]
 800d1b8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d001      	beq.n	800d1c4 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d1c0:	2340      	movs	r3, #64	; 0x40
 800d1c2:	e080      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d1c4:	693b      	ldr	r3, [r7, #16]
 800d1c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d001      	beq.n	800d1d2 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d1ce:	2380      	movs	r3, #128	; 0x80
 800d1d0:	e079      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d002      	beq.n	800d1e2 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d1dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d1e0:	e071      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d002      	beq.n	800d1f2 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d1ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d1f0:	e069      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d1f2:	693b      	ldr	r3, [r7, #16]
 800d1f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d002      	beq.n	800d202 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d1fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d200:	e061      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d202:	693b      	ldr	r3, [r7, #16]
 800d204:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d002      	beq.n	800d212 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d20c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d210:	e059      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d212:	693b      	ldr	r3, [r7, #16]
 800d214:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d002      	beq.n	800d222 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d21c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d220:	e051      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d222:	693b      	ldr	r3, [r7, #16]
 800d224:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d002      	beq.n	800d232 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d22c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d230:	e049      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d002      	beq.n	800d242 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d23c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800d240:	e041      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d242:	693b      	ldr	r3, [r7, #16]
 800d244:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d002      	beq.n	800d252 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800d24c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d250:	e039      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d002      	beq.n	800d262 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d25c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800d260:	e031      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d262:	693b      	ldr	r3, [r7, #16]
 800d264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d002      	beq.n	800d272 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d26c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800d270:	e029      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d272:	693b      	ldr	r3, [r7, #16]
 800d274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d002      	beq.n	800d282 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d27c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d280:	e021      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d002      	beq.n	800d292 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d28c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800d290:	e019      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d292:	693b      	ldr	r3, [r7, #16]
 800d294:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d002      	beq.n	800d2a2 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d29c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800d2a0:	e011      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d2a2:	693b      	ldr	r3, [r7, #16]
 800d2a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d002      	beq.n	800d2b2 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800d2ac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d2b0:	e009      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800d2b2:	693b      	ldr	r3, [r7, #16]
 800d2b4:	f003 0308 	and.w	r3, r3, #8
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d002      	beq.n	800d2c2 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d2bc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800d2c0:	e001      	b.n	800d2c6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d2c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	371c      	adds	r7, #28
 800d2ca:	46bd      	mov	sp, r7
 800d2cc:	bd90      	pop	{r4, r7, pc}
 800d2ce:	bf00      	nop
 800d2d0:	20000000 	.word	0x20000000
 800d2d4:	10624dd3 	.word	0x10624dd3
 800d2d8:	fdffe008 	.word	0xfdffe008

0800d2dc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800d2dc:	b490      	push	{r4, r7}
 800d2de:	b084      	sub	sp, #16
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d2e4:	4b1e      	ldr	r3, [pc, #120]	; (800d360 <SDMMC_GetCmdResp2+0x84>)
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	4a1e      	ldr	r2, [pc, #120]	; (800d364 <SDMMC_GetCmdResp2+0x88>)
 800d2ea:	fba2 2303 	umull	r2, r3, r2, r3
 800d2ee:	0a5b      	lsrs	r3, r3, #9
 800d2f0:	f241 3288 	movw	r2, #5000	; 0x1388
 800d2f4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d2f8:	4623      	mov	r3, r4
 800d2fa:	1e5c      	subs	r4, r3, #1
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d102      	bne.n	800d306 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d300:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d304:	e026      	b.n	800d354 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d30a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d312:	2b00      	cmp	r3, #0
 800d314:	d0f0      	beq.n	800d2f8 <SDMMC_GetCmdResp2+0x1c>
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d1eb      	bne.n	800d2f8 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d324:	f003 0304 	and.w	r3, r3, #4
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d004      	beq.n	800d336 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	2204      	movs	r2, #4
 800d330:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d332:	2304      	movs	r3, #4
 800d334:	e00e      	b.n	800d354 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d33a:	f003 0301 	and.w	r3, r3, #1
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d004      	beq.n	800d34c <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	2201      	movs	r2, #1
 800d346:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d348:	2301      	movs	r3, #1
 800d34a:	e003      	b.n	800d354 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	22c5      	movs	r2, #197	; 0xc5
 800d350:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800d352:	2300      	movs	r3, #0
}
 800d354:	4618      	mov	r0, r3
 800d356:	3710      	adds	r7, #16
 800d358:	46bd      	mov	sp, r7
 800d35a:	bc90      	pop	{r4, r7}
 800d35c:	4770      	bx	lr
 800d35e:	bf00      	nop
 800d360:	20000000 	.word	0x20000000
 800d364:	10624dd3 	.word	0x10624dd3

0800d368 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800d368:	b490      	push	{r4, r7}
 800d36a:	b084      	sub	sp, #16
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d370:	4b18      	ldr	r3, [pc, #96]	; (800d3d4 <SDMMC_GetCmdResp3+0x6c>)
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	4a18      	ldr	r2, [pc, #96]	; (800d3d8 <SDMMC_GetCmdResp3+0x70>)
 800d376:	fba2 2303 	umull	r2, r3, r2, r3
 800d37a:	0a5b      	lsrs	r3, r3, #9
 800d37c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d380:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d384:	4623      	mov	r3, r4
 800d386:	1e5c      	subs	r4, r3, #1
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d102      	bne.n	800d392 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d38c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d390:	e01b      	b.n	800d3ca <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d396:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d0f0      	beq.n	800d384 <SDMMC_GetCmdResp3+0x1c>
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d1eb      	bne.n	800d384 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d3b0:	f003 0304 	and.w	r3, r3, #4
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d004      	beq.n	800d3c2 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	2204      	movs	r2, #4
 800d3bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d3be:	2304      	movs	r3, #4
 800d3c0:	e003      	b.n	800d3ca <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	22c5      	movs	r2, #197	; 0xc5
 800d3c6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800d3c8:	2300      	movs	r3, #0
}
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	3710      	adds	r7, #16
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	bc90      	pop	{r4, r7}
 800d3d2:	4770      	bx	lr
 800d3d4:	20000000 	.word	0x20000000
 800d3d8:	10624dd3 	.word	0x10624dd3

0800d3dc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800d3dc:	b590      	push	{r4, r7, lr}
 800d3de:	b087      	sub	sp, #28
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	60f8      	str	r0, [r7, #12]
 800d3e4:	460b      	mov	r3, r1
 800d3e6:	607a      	str	r2, [r7, #4]
 800d3e8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d3ea:	4b34      	ldr	r3, [pc, #208]	; (800d4bc <SDMMC_GetCmdResp6+0xe0>)
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	4a34      	ldr	r2, [pc, #208]	; (800d4c0 <SDMMC_GetCmdResp6+0xe4>)
 800d3f0:	fba2 2303 	umull	r2, r3, r2, r3
 800d3f4:	0a5b      	lsrs	r3, r3, #9
 800d3f6:	f241 3288 	movw	r2, #5000	; 0x1388
 800d3fa:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d3fe:	4623      	mov	r3, r4
 800d400:	1e5c      	subs	r4, r3, #1
 800d402:	2b00      	cmp	r3, #0
 800d404:	d102      	bne.n	800d40c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d406:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d40a:	e052      	b.n	800d4b2 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d410:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d0f0      	beq.n	800d3fe <SDMMC_GetCmdResp6+0x22>
 800d41c:	697b      	ldr	r3, [r7, #20]
 800d41e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d422:	2b00      	cmp	r3, #0
 800d424:	d1eb      	bne.n	800d3fe <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d42a:	f003 0304 	and.w	r3, r3, #4
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d004      	beq.n	800d43c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	2204      	movs	r2, #4
 800d436:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d438:	2304      	movs	r3, #4
 800d43a:	e03a      	b.n	800d4b2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d440:	f003 0301 	and.w	r3, r3, #1
 800d444:	2b00      	cmp	r3, #0
 800d446:	d004      	beq.n	800d452 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	2201      	movs	r2, #1
 800d44c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d44e:	2301      	movs	r3, #1
 800d450:	e02f      	b.n	800d4b2 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800d452:	68f8      	ldr	r0, [r7, #12]
 800d454:	f7ff fbae 	bl	800cbb4 <SDIO_GetCommandResponse>
 800d458:	4603      	mov	r3, r0
 800d45a:	461a      	mov	r2, r3
 800d45c:	7afb      	ldrb	r3, [r7, #11]
 800d45e:	4293      	cmp	r3, r2
 800d460:	d001      	beq.n	800d466 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d462:	2301      	movs	r3, #1
 800d464:	e025      	b.n	800d4b2 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	22c5      	movs	r2, #197	; 0xc5
 800d46a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800d46c:	2100      	movs	r1, #0
 800d46e:	68f8      	ldr	r0, [r7, #12]
 800d470:	f7ff fbad 	bl	800cbce <SDIO_GetResponse>
 800d474:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800d476:	693b      	ldr	r3, [r7, #16]
 800d478:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d106      	bne.n	800d48e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800d480:	693b      	ldr	r3, [r7, #16]
 800d482:	0c1b      	lsrs	r3, r3, #16
 800d484:	b29a      	uxth	r2, r3
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800d48a:	2300      	movs	r3, #0
 800d48c:	e011      	b.n	800d4b2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800d48e:	693b      	ldr	r3, [r7, #16]
 800d490:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d494:	2b00      	cmp	r3, #0
 800d496:	d002      	beq.n	800d49e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d498:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d49c:	e009      	b.n	800d4b2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800d49e:	693b      	ldr	r3, [r7, #16]
 800d4a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d002      	beq.n	800d4ae <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d4a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d4ac:	e001      	b.n	800d4b2 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d4ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	371c      	adds	r7, #28
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	bd90      	pop	{r4, r7, pc}
 800d4ba:	bf00      	nop
 800d4bc:	20000000 	.word	0x20000000
 800d4c0:	10624dd3 	.word	0x10624dd3

0800d4c4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800d4c4:	b490      	push	{r4, r7}
 800d4c6:	b084      	sub	sp, #16
 800d4c8:	af00      	add	r7, sp, #0
 800d4ca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d4cc:	4b21      	ldr	r3, [pc, #132]	; (800d554 <SDMMC_GetCmdResp7+0x90>)
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	4a21      	ldr	r2, [pc, #132]	; (800d558 <SDMMC_GetCmdResp7+0x94>)
 800d4d2:	fba2 2303 	umull	r2, r3, r2, r3
 800d4d6:	0a5b      	lsrs	r3, r3, #9
 800d4d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800d4dc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d4e0:	4623      	mov	r3, r4
 800d4e2:	1e5c      	subs	r4, r3, #1
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d102      	bne.n	800d4ee <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d4e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d4ec:	e02c      	b.n	800d548 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4f2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d0f0      	beq.n	800d4e0 <SDMMC_GetCmdResp7+0x1c>
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d504:	2b00      	cmp	r3, #0
 800d506:	d1eb      	bne.n	800d4e0 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d50c:	f003 0304 	and.w	r3, r3, #4
 800d510:	2b00      	cmp	r3, #0
 800d512:	d004      	beq.n	800d51e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	2204      	movs	r2, #4
 800d518:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d51a:	2304      	movs	r3, #4
 800d51c:	e014      	b.n	800d548 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d522:	f003 0301 	and.w	r3, r3, #1
 800d526:	2b00      	cmp	r3, #0
 800d528:	d004      	beq.n	800d534 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	2201      	movs	r2, #1
 800d52e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d530:	2301      	movs	r3, #1
 800d532:	e009      	b.n	800d548 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d002      	beq.n	800d546 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	2240      	movs	r2, #64	; 0x40
 800d544:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800d546:	2300      	movs	r3, #0
  
}
 800d548:	4618      	mov	r0, r3
 800d54a:	3710      	adds	r7, #16
 800d54c:	46bd      	mov	sp, r7
 800d54e:	bc90      	pop	{r4, r7}
 800d550:	4770      	bx	lr
 800d552:	bf00      	nop
 800d554:	20000000 	.word	0x20000000
 800d558:	10624dd3 	.word	0x10624dd3

0800d55c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d55c:	b580      	push	{r7, lr}
 800d55e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d560:	4904      	ldr	r1, [pc, #16]	; (800d574 <MX_FATFS_Init+0x18>)
 800d562:	4805      	ldr	r0, [pc, #20]	; (800d578 <MX_FATFS_Init+0x1c>)
 800d564:	f004 f874 	bl	8011650 <FATFS_LinkDriver>
 800d568:	4603      	mov	r3, r0
 800d56a:	461a      	mov	r2, r3
 800d56c:	4b03      	ldr	r3, [pc, #12]	; (800d57c <MX_FATFS_Init+0x20>)
 800d56e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d570:	bf00      	nop
 800d572:	bd80      	pop	{r7, pc}
 800d574:	20021e40 	.word	0x20021e40
 800d578:	08017ba0 	.word	0x08017ba0
 800d57c:	20021e3c 	.word	0x20021e3c

0800d580 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800d580:	b480      	push	{r7}
 800d582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800d584:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800d586:	4618      	mov	r0, r3
 800d588:	46bd      	mov	sp, r7
 800d58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58e:	4770      	bx	lr

0800d590 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b082      	sub	sp, #8
 800d594:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800d596:	2300      	movs	r3, #0
 800d598:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d59a:	f000 f896 	bl	800d6ca <BSP_SD_IsDetected>
 800d59e:	4603      	mov	r3, r0
 800d5a0:	2b01      	cmp	r3, #1
 800d5a2:	d001      	beq.n	800d5a8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800d5a4:	2301      	movs	r3, #1
 800d5a6:	e012      	b.n	800d5ce <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800d5a8:	480b      	ldr	r0, [pc, #44]	; (800d5d8 <BSP_SD_Init+0x48>)
 800d5aa:	f7fb ff9d 	bl	80094e8 <HAL_SD_Init>
 800d5ae:	4603      	mov	r3, r0
 800d5b0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800d5b2:	79fb      	ldrb	r3, [r7, #7]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d109      	bne.n	800d5cc <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800d5b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800d5bc:	4806      	ldr	r0, [pc, #24]	; (800d5d8 <BSP_SD_Init+0x48>)
 800d5be:	f7fc fd47 	bl	800a050 <HAL_SD_ConfigWideBusOperation>
 800d5c2:	4603      	mov	r3, r0
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d001      	beq.n	800d5cc <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800d5c8:	2301      	movs	r3, #1
 800d5ca:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800d5cc:	79fb      	ldrb	r3, [r7, #7]
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	3708      	adds	r7, #8
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	bd80      	pop	{r7, pc}
 800d5d6:	bf00      	nop
 800d5d8:	20021c3c 	.word	0x20021c3c

0800d5dc <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	b086      	sub	sp, #24
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	60f8      	str	r0, [r7, #12]
 800d5e4:	60b9      	str	r1, [r7, #8]
 800d5e6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	68ba      	ldr	r2, [r7, #8]
 800d5f0:	68f9      	ldr	r1, [r7, #12]
 800d5f2:	4806      	ldr	r0, [pc, #24]	; (800d60c <BSP_SD_ReadBlocks_DMA+0x30>)
 800d5f4:	f7fc f808 	bl	8009608 <HAL_SD_ReadBlocks_DMA>
 800d5f8:	4603      	mov	r3, r0
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d001      	beq.n	800d602 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d5fe:	2301      	movs	r3, #1
 800d600:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d602:	7dfb      	ldrb	r3, [r7, #23]
}
 800d604:	4618      	mov	r0, r3
 800d606:	3718      	adds	r7, #24
 800d608:	46bd      	mov	sp, r7
 800d60a:	bd80      	pop	{r7, pc}
 800d60c:	20021c3c 	.word	0x20021c3c

0800d610 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b086      	sub	sp, #24
 800d614:	af00      	add	r7, sp, #0
 800d616:	60f8      	str	r0, [r7, #12]
 800d618:	60b9      	str	r1, [r7, #8]
 800d61a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d61c:	2300      	movs	r3, #0
 800d61e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	68ba      	ldr	r2, [r7, #8]
 800d624:	68f9      	ldr	r1, [r7, #12]
 800d626:	4806      	ldr	r0, [pc, #24]	; (800d640 <BSP_SD_WriteBlocks_DMA+0x30>)
 800d628:	f7fc f8d6 	bl	80097d8 <HAL_SD_WriteBlocks_DMA>
 800d62c:	4603      	mov	r3, r0
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d001      	beq.n	800d636 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d632:	2301      	movs	r3, #1
 800d634:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d636:	7dfb      	ldrb	r3, [r7, #23]
}
 800d638:	4618      	mov	r0, r3
 800d63a:	3718      	adds	r7, #24
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd80      	pop	{r7, pc}
 800d640:	20021c3c 	.word	0x20021c3c

0800d644 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d644:	b580      	push	{r7, lr}
 800d646:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d648:	4805      	ldr	r0, [pc, #20]	; (800d660 <BSP_SD_GetCardState+0x1c>)
 800d64a:	f7fc fd7d 	bl	800a148 <HAL_SD_GetCardState>
 800d64e:	4603      	mov	r3, r0
 800d650:	2b04      	cmp	r3, #4
 800d652:	bf14      	ite	ne
 800d654:	2301      	movne	r3, #1
 800d656:	2300      	moveq	r3, #0
 800d658:	b2db      	uxtb	r3, r3
}
 800d65a:	4618      	mov	r0, r3
 800d65c:	bd80      	pop	{r7, pc}
 800d65e:	bf00      	nop
 800d660:	20021c3c 	.word	0x20021c3c

0800d664 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b082      	sub	sp, #8
 800d668:	af00      	add	r7, sp, #0
 800d66a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800d66c:	6879      	ldr	r1, [r7, #4]
 800d66e:	4803      	ldr	r0, [pc, #12]	; (800d67c <BSP_SD_GetCardInfo+0x18>)
 800d670:	f7fc fcc2 	bl	8009ff8 <HAL_SD_GetCardInfo>
}
 800d674:	bf00      	nop
 800d676:	3708      	adds	r7, #8
 800d678:	46bd      	mov	sp, r7
 800d67a:	bd80      	pop	{r7, pc}
 800d67c:	20021c3c 	.word	0x20021c3c

0800d680 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800d680:	b580      	push	{r7, lr}
 800d682:	b082      	sub	sp, #8
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800d688:	f000 f818 	bl	800d6bc <BSP_SD_AbortCallback>
}
 800d68c:	bf00      	nop
 800d68e:	3708      	adds	r7, #8
 800d690:	46bd      	mov	sp, r7
 800d692:	bd80      	pop	{r7, pc}

0800d694 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d694:	b580      	push	{r7, lr}
 800d696:	b082      	sub	sp, #8
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800d69c:	f000 f9a8 	bl	800d9f0 <BSP_SD_WriteCpltCallback>
}
 800d6a0:	bf00      	nop
 800d6a2:	3708      	adds	r7, #8
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	bd80      	pop	{r7, pc}

0800d6a8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b082      	sub	sp, #8
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800d6b0:	f000 f9aa 	bl	800da08 <BSP_SD_ReadCpltCallback>
}
 800d6b4:	bf00      	nop
 800d6b6:	3708      	adds	r7, #8
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	bd80      	pop	{r7, pc}

0800d6bc <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800d6bc:	b480      	push	{r7}
 800d6be:	af00      	add	r7, sp, #0

}
 800d6c0:	bf00      	nop
 800d6c2:	46bd      	mov	sp, r7
 800d6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c8:	4770      	bx	lr

0800d6ca <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d6ca:	b580      	push	{r7, lr}
 800d6cc:	b082      	sub	sp, #8
 800d6ce:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800d6d0:	2301      	movs	r3, #1
 800d6d2:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800d6d4:	f000 f80c 	bl	800d6f0 <BSP_PlatformIsDetected>
 800d6d8:	4603      	mov	r3, r0
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d101      	bne.n	800d6e2 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800d6de:	2300      	movs	r3, #0
 800d6e0:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800d6e2:	79fb      	ldrb	r3, [r7, #7]
 800d6e4:	b2db      	uxtb	r3, r3
}
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	3708      	adds	r7, #8
 800d6ea:	46bd      	mov	sp, r7
 800d6ec:	bd80      	pop	{r7, pc}
	...

0800d6f0 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	b082      	sub	sp, #8
 800d6f4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800d6f6:	2301      	movs	r3, #1
 800d6f8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800d6fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800d6fe:	4806      	ldr	r0, [pc, #24]	; (800d718 <BSP_PlatformIsDetected+0x28>)
 800d700:	f7fa f85e 	bl	80077c0 <HAL_GPIO_ReadPin>
 800d704:	4603      	mov	r3, r0
 800d706:	2b00      	cmp	r3, #0
 800d708:	d001      	beq.n	800d70e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800d70a:	2300      	movs	r3, #0
 800d70c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800d70e:	79fb      	ldrb	r3, [r7, #7]
}
 800d710:	4618      	mov	r0, r3
 800d712:	3708      	adds	r7, #8
 800d714:	46bd      	mov	sp, r7
 800d716:	bd80      	pop	{r7, pc}
 800d718:	40020000 	.word	0x40020000

0800d71c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b084      	sub	sp, #16
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800d724:	f7f8 fdc2 	bl	80062ac <HAL_GetTick>
 800d728:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800d72a:	e006      	b.n	800d73a <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d72c:	f7ff ff8a 	bl	800d644 <BSP_SD_GetCardState>
 800d730:	4603      	mov	r3, r0
 800d732:	2b00      	cmp	r3, #0
 800d734:	d101      	bne.n	800d73a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800d736:	2300      	movs	r3, #0
 800d738:	e009      	b.n	800d74e <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800d73a:	f7f8 fdb7 	bl	80062ac <HAL_GetTick>
 800d73e:	4602      	mov	r2, r0
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	1ad3      	subs	r3, r2, r3
 800d744:	687a      	ldr	r2, [r7, #4]
 800d746:	429a      	cmp	r2, r3
 800d748:	d8f0      	bhi.n	800d72c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800d74a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d74e:	4618      	mov	r0, r3
 800d750:	3710      	adds	r7, #16
 800d752:	46bd      	mov	sp, r7
 800d754:	bd80      	pop	{r7, pc}
	...

0800d758 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800d758:	b580      	push	{r7, lr}
 800d75a:	b082      	sub	sp, #8
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	4603      	mov	r3, r0
 800d760:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d762:	4b0b      	ldr	r3, [pc, #44]	; (800d790 <SD_CheckStatus+0x38>)
 800d764:	2201      	movs	r2, #1
 800d766:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800d768:	f7ff ff6c 	bl	800d644 <BSP_SD_GetCardState>
 800d76c:	4603      	mov	r3, r0
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d107      	bne.n	800d782 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d772:	4b07      	ldr	r3, [pc, #28]	; (800d790 <SD_CheckStatus+0x38>)
 800d774:	781b      	ldrb	r3, [r3, #0]
 800d776:	b2db      	uxtb	r3, r3
 800d778:	f023 0301 	bic.w	r3, r3, #1
 800d77c:	b2da      	uxtb	r2, r3
 800d77e:	4b04      	ldr	r3, [pc, #16]	; (800d790 <SD_CheckStatus+0x38>)
 800d780:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d782:	4b03      	ldr	r3, [pc, #12]	; (800d790 <SD_CheckStatus+0x38>)
 800d784:	781b      	ldrb	r3, [r3, #0]
 800d786:	b2db      	uxtb	r3, r3
}
 800d788:	4618      	mov	r0, r3
 800d78a:	3708      	adds	r7, #8
 800d78c:	46bd      	mov	sp, r7
 800d78e:	bd80      	pop	{r7, pc}
 800d790:	20000009 	.word	0x20000009

0800d794 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d794:	b580      	push	{r7, lr}
 800d796:	b082      	sub	sp, #8
 800d798:	af00      	add	r7, sp, #0
 800d79a:	4603      	mov	r3, r0
 800d79c:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800d79e:	f7ff fef7 	bl	800d590 <BSP_SD_Init>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d107      	bne.n	800d7b8 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800d7a8:	79fb      	ldrb	r3, [r7, #7]
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f7ff ffd4 	bl	800d758 <SD_CheckStatus>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	461a      	mov	r2, r3
 800d7b4:	4b04      	ldr	r3, [pc, #16]	; (800d7c8 <SD_initialize+0x34>)
 800d7b6:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800d7b8:	4b03      	ldr	r3, [pc, #12]	; (800d7c8 <SD_initialize+0x34>)
 800d7ba:	781b      	ldrb	r3, [r3, #0]
 800d7bc:	b2db      	uxtb	r3, r3
}
 800d7be:	4618      	mov	r0, r3
 800d7c0:	3708      	adds	r7, #8
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	bd80      	pop	{r7, pc}
 800d7c6:	bf00      	nop
 800d7c8:	20000009 	.word	0x20000009

0800d7cc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b082      	sub	sp, #8
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800d7d6:	79fb      	ldrb	r3, [r7, #7]
 800d7d8:	4618      	mov	r0, r3
 800d7da:	f7ff ffbd 	bl	800d758 <SD_CheckStatus>
 800d7de:	4603      	mov	r3, r0
}
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	3708      	adds	r7, #8
 800d7e4:	46bd      	mov	sp, r7
 800d7e6:	bd80      	pop	{r7, pc}

0800d7e8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	b086      	sub	sp, #24
 800d7ec:	af00      	add	r7, sp, #0
 800d7ee:	60b9      	str	r1, [r7, #8]
 800d7f0:	607a      	str	r2, [r7, #4]
 800d7f2:	603b      	str	r3, [r7, #0]
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d7f8:	2301      	movs	r3, #1
 800d7fa:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d7fc:	f247 5030 	movw	r0, #30000	; 0x7530
 800d800:	f7ff ff8c 	bl	800d71c <SD_CheckStatusWithTimeout>
 800d804:	4603      	mov	r3, r0
 800d806:	2b00      	cmp	r3, #0
 800d808:	da01      	bge.n	800d80e <SD_read+0x26>
  {
    return res;
 800d80a:	7dfb      	ldrb	r3, [r7, #23]
 800d80c:	e03b      	b.n	800d886 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800d80e:	683a      	ldr	r2, [r7, #0]
 800d810:	6879      	ldr	r1, [r7, #4]
 800d812:	68b8      	ldr	r0, [r7, #8]
 800d814:	f7ff fee2 	bl	800d5dc <BSP_SD_ReadBlocks_DMA>
 800d818:	4603      	mov	r3, r0
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d132      	bne.n	800d884 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800d81e:	4b1c      	ldr	r3, [pc, #112]	; (800d890 <SD_read+0xa8>)
 800d820:	2200      	movs	r2, #0
 800d822:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800d824:	f7f8 fd42 	bl	80062ac <HAL_GetTick>
 800d828:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800d82a:	bf00      	nop
 800d82c:	4b18      	ldr	r3, [pc, #96]	; (800d890 <SD_read+0xa8>)
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d108      	bne.n	800d846 <SD_read+0x5e>
 800d834:	f7f8 fd3a 	bl	80062ac <HAL_GetTick>
 800d838:	4602      	mov	r2, r0
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	1ad3      	subs	r3, r2, r3
 800d83e:	f247 522f 	movw	r2, #29999	; 0x752f
 800d842:	4293      	cmp	r3, r2
 800d844:	d9f2      	bls.n	800d82c <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800d846:	4b12      	ldr	r3, [pc, #72]	; (800d890 <SD_read+0xa8>)
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d102      	bne.n	800d854 <SD_read+0x6c>
      {
        res = RES_ERROR;
 800d84e:	2301      	movs	r3, #1
 800d850:	75fb      	strb	r3, [r7, #23]
 800d852:	e017      	b.n	800d884 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800d854:	4b0e      	ldr	r3, [pc, #56]	; (800d890 <SD_read+0xa8>)
 800d856:	2200      	movs	r2, #0
 800d858:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800d85a:	f7f8 fd27 	bl	80062ac <HAL_GetTick>
 800d85e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800d860:	e007      	b.n	800d872 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d862:	f7ff feef 	bl	800d644 <BSP_SD_GetCardState>
 800d866:	4603      	mov	r3, r0
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d102      	bne.n	800d872 <SD_read+0x8a>
          {
            res = RES_OK;
 800d86c:	2300      	movs	r3, #0
 800d86e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800d870:	e008      	b.n	800d884 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800d872:	f7f8 fd1b 	bl	80062ac <HAL_GetTick>
 800d876:	4602      	mov	r2, r0
 800d878:	693b      	ldr	r3, [r7, #16]
 800d87a:	1ad3      	subs	r3, r2, r3
 800d87c:	f247 522f 	movw	r2, #29999	; 0x752f
 800d880:	4293      	cmp	r3, r2
 800d882:	d9ee      	bls.n	800d862 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800d884:	7dfb      	ldrb	r3, [r7, #23]
}
 800d886:	4618      	mov	r0, r3
 800d888:	3718      	adds	r7, #24
 800d88a:	46bd      	mov	sp, r7
 800d88c:	bd80      	pop	{r7, pc}
 800d88e:	bf00      	nop
 800d890:	2001f2d4 	.word	0x2001f2d4

0800d894 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b086      	sub	sp, #24
 800d898:	af00      	add	r7, sp, #0
 800d89a:	60b9      	str	r1, [r7, #8]
 800d89c:	607a      	str	r2, [r7, #4]
 800d89e:	603b      	str	r3, [r7, #0]
 800d8a0:	4603      	mov	r3, r0
 800d8a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d8a4:	2301      	movs	r3, #1
 800d8a6:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800d8a8:	4b24      	ldr	r3, [pc, #144]	; (800d93c <SD_write+0xa8>)
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d8ae:	f247 5030 	movw	r0, #30000	; 0x7530
 800d8b2:	f7ff ff33 	bl	800d71c <SD_CheckStatusWithTimeout>
 800d8b6:	4603      	mov	r3, r0
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	da01      	bge.n	800d8c0 <SD_write+0x2c>
  {
    return res;
 800d8bc:	7dfb      	ldrb	r3, [r7, #23]
 800d8be:	e038      	b.n	800d932 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800d8c0:	683a      	ldr	r2, [r7, #0]
 800d8c2:	6879      	ldr	r1, [r7, #4]
 800d8c4:	68b8      	ldr	r0, [r7, #8]
 800d8c6:	f7ff fea3 	bl	800d610 <BSP_SD_WriteBlocks_DMA>
 800d8ca:	4603      	mov	r3, r0
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d12f      	bne.n	800d930 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800d8d0:	f7f8 fcec 	bl	80062ac <HAL_GetTick>
 800d8d4:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800d8d6:	bf00      	nop
 800d8d8:	4b18      	ldr	r3, [pc, #96]	; (800d93c <SD_write+0xa8>)
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d108      	bne.n	800d8f2 <SD_write+0x5e>
 800d8e0:	f7f8 fce4 	bl	80062ac <HAL_GetTick>
 800d8e4:	4602      	mov	r2, r0
 800d8e6:	693b      	ldr	r3, [r7, #16]
 800d8e8:	1ad3      	subs	r3, r2, r3
 800d8ea:	f247 522f 	movw	r2, #29999	; 0x752f
 800d8ee:	4293      	cmp	r3, r2
 800d8f0:	d9f2      	bls.n	800d8d8 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800d8f2:	4b12      	ldr	r3, [pc, #72]	; (800d93c <SD_write+0xa8>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d102      	bne.n	800d900 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	75fb      	strb	r3, [r7, #23]
 800d8fe:	e017      	b.n	800d930 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800d900:	4b0e      	ldr	r3, [pc, #56]	; (800d93c <SD_write+0xa8>)
 800d902:	2200      	movs	r2, #0
 800d904:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800d906:	f7f8 fcd1 	bl	80062ac <HAL_GetTick>
 800d90a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800d90c:	e007      	b.n	800d91e <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d90e:	f7ff fe99 	bl	800d644 <BSP_SD_GetCardState>
 800d912:	4603      	mov	r3, r0
 800d914:	2b00      	cmp	r3, #0
 800d916:	d102      	bne.n	800d91e <SD_write+0x8a>
          {
            res = RES_OK;
 800d918:	2300      	movs	r3, #0
 800d91a:	75fb      	strb	r3, [r7, #23]
            break;
 800d91c:	e008      	b.n	800d930 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800d91e:	f7f8 fcc5 	bl	80062ac <HAL_GetTick>
 800d922:	4602      	mov	r2, r0
 800d924:	693b      	ldr	r3, [r7, #16]
 800d926:	1ad3      	subs	r3, r2, r3
 800d928:	f247 522f 	movw	r2, #29999	; 0x752f
 800d92c:	4293      	cmp	r3, r2
 800d92e:	d9ee      	bls.n	800d90e <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800d930:	7dfb      	ldrb	r3, [r7, #23]
}
 800d932:	4618      	mov	r0, r3
 800d934:	3718      	adds	r7, #24
 800d936:	46bd      	mov	sp, r7
 800d938:	bd80      	pop	{r7, pc}
 800d93a:	bf00      	nop
 800d93c:	2001f2d0 	.word	0x2001f2d0

0800d940 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b08c      	sub	sp, #48	; 0x30
 800d944:	af00      	add	r7, sp, #0
 800d946:	4603      	mov	r3, r0
 800d948:	603a      	str	r2, [r7, #0]
 800d94a:	71fb      	strb	r3, [r7, #7]
 800d94c:	460b      	mov	r3, r1
 800d94e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d950:	2301      	movs	r3, #1
 800d952:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d956:	4b25      	ldr	r3, [pc, #148]	; (800d9ec <SD_ioctl+0xac>)
 800d958:	781b      	ldrb	r3, [r3, #0]
 800d95a:	b2db      	uxtb	r3, r3
 800d95c:	f003 0301 	and.w	r3, r3, #1
 800d960:	2b00      	cmp	r3, #0
 800d962:	d001      	beq.n	800d968 <SD_ioctl+0x28>
 800d964:	2303      	movs	r3, #3
 800d966:	e03c      	b.n	800d9e2 <SD_ioctl+0xa2>

  switch (cmd)
 800d968:	79bb      	ldrb	r3, [r7, #6]
 800d96a:	2b03      	cmp	r3, #3
 800d96c:	d834      	bhi.n	800d9d8 <SD_ioctl+0x98>
 800d96e:	a201      	add	r2, pc, #4	; (adr r2, 800d974 <SD_ioctl+0x34>)
 800d970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d974:	0800d985 	.word	0x0800d985
 800d978:	0800d98d 	.word	0x0800d98d
 800d97c:	0800d9a5 	.word	0x0800d9a5
 800d980:	0800d9bf 	.word	0x0800d9bf
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d984:	2300      	movs	r3, #0
 800d986:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d98a:	e028      	b.n	800d9de <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d98c:	f107 030c 	add.w	r3, r7, #12
 800d990:	4618      	mov	r0, r3
 800d992:	f7ff fe67 	bl	800d664 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d996:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d998:	683b      	ldr	r3, [r7, #0]
 800d99a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d99c:	2300      	movs	r3, #0
 800d99e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d9a2:	e01c      	b.n	800d9de <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d9a4:	f107 030c 	add.w	r3, r7, #12
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	f7ff fe5b 	bl	800d664 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d9ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9b0:	b29a      	uxth	r2, r3
 800d9b2:	683b      	ldr	r3, [r7, #0]
 800d9b4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d9bc:	e00f      	b.n	800d9de <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d9be:	f107 030c 	add.w	r3, r7, #12
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	f7ff fe4e 	bl	800d664 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800d9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9ca:	0a5a      	lsrs	r2, r3, #9
 800d9cc:	683b      	ldr	r3, [r7, #0]
 800d9ce:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d9d6:	e002      	b.n	800d9de <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800d9d8:	2304      	movs	r3, #4
 800d9da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800d9de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	3730      	adds	r7, #48	; 0x30
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bd80      	pop	{r7, pc}
 800d9ea:	bf00      	nop
 800d9ec:	20000009 	.word	0x20000009

0800d9f0 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800d9f0:	b480      	push	{r7}
 800d9f2:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800d9f4:	4b03      	ldr	r3, [pc, #12]	; (800da04 <BSP_SD_WriteCpltCallback+0x14>)
 800d9f6:	2201      	movs	r2, #1
 800d9f8:	601a      	str	r2, [r3, #0]
}
 800d9fa:	bf00      	nop
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da02:	4770      	bx	lr
 800da04:	2001f2d0 	.word	0x2001f2d0

0800da08 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800da08:	b480      	push	{r7}
 800da0a:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800da0c:	4b03      	ldr	r3, [pc, #12]	; (800da1c <BSP_SD_ReadCpltCallback+0x14>)
 800da0e:	2201      	movs	r2, #1
 800da10:	601a      	str	r2, [r3, #0]
}
 800da12:	bf00      	nop
 800da14:	46bd      	mov	sp, r7
 800da16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1a:	4770      	bx	lr
 800da1c:	2001f2d4 	.word	0x2001f2d4

0800da20 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b084      	sub	sp, #16
 800da24:	af00      	add	r7, sp, #0
 800da26:	4603      	mov	r3, r0
 800da28:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800da2a:	79fb      	ldrb	r3, [r7, #7]
 800da2c:	4a08      	ldr	r2, [pc, #32]	; (800da50 <disk_status+0x30>)
 800da2e:	009b      	lsls	r3, r3, #2
 800da30:	4413      	add	r3, r2
 800da32:	685b      	ldr	r3, [r3, #4]
 800da34:	685b      	ldr	r3, [r3, #4]
 800da36:	79fa      	ldrb	r2, [r7, #7]
 800da38:	4905      	ldr	r1, [pc, #20]	; (800da50 <disk_status+0x30>)
 800da3a:	440a      	add	r2, r1
 800da3c:	7a12      	ldrb	r2, [r2, #8]
 800da3e:	4610      	mov	r0, r2
 800da40:	4798      	blx	r3
 800da42:	4603      	mov	r3, r0
 800da44:	73fb      	strb	r3, [r7, #15]
  return stat;
 800da46:	7bfb      	ldrb	r3, [r7, #15]
}
 800da48:	4618      	mov	r0, r3
 800da4a:	3710      	adds	r7, #16
 800da4c:	46bd      	mov	sp, r7
 800da4e:	bd80      	pop	{r7, pc}
 800da50:	2001f500 	.word	0x2001f500

0800da54 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800da54:	b580      	push	{r7, lr}
 800da56:	b084      	sub	sp, #16
 800da58:	af00      	add	r7, sp, #0
 800da5a:	4603      	mov	r3, r0
 800da5c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800da5e:	2300      	movs	r3, #0
 800da60:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800da62:	79fb      	ldrb	r3, [r7, #7]
 800da64:	4a0d      	ldr	r2, [pc, #52]	; (800da9c <disk_initialize+0x48>)
 800da66:	5cd3      	ldrb	r3, [r2, r3]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d111      	bne.n	800da90 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800da6c:	79fb      	ldrb	r3, [r7, #7]
 800da6e:	4a0b      	ldr	r2, [pc, #44]	; (800da9c <disk_initialize+0x48>)
 800da70:	2101      	movs	r1, #1
 800da72:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800da74:	79fb      	ldrb	r3, [r7, #7]
 800da76:	4a09      	ldr	r2, [pc, #36]	; (800da9c <disk_initialize+0x48>)
 800da78:	009b      	lsls	r3, r3, #2
 800da7a:	4413      	add	r3, r2
 800da7c:	685b      	ldr	r3, [r3, #4]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	79fa      	ldrb	r2, [r7, #7]
 800da82:	4906      	ldr	r1, [pc, #24]	; (800da9c <disk_initialize+0x48>)
 800da84:	440a      	add	r2, r1
 800da86:	7a12      	ldrb	r2, [r2, #8]
 800da88:	4610      	mov	r0, r2
 800da8a:	4798      	blx	r3
 800da8c:	4603      	mov	r3, r0
 800da8e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800da90:	7bfb      	ldrb	r3, [r7, #15]
}
 800da92:	4618      	mov	r0, r3
 800da94:	3710      	adds	r7, #16
 800da96:	46bd      	mov	sp, r7
 800da98:	bd80      	pop	{r7, pc}
 800da9a:	bf00      	nop
 800da9c:	2001f500 	.word	0x2001f500

0800daa0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800daa0:	b590      	push	{r4, r7, lr}
 800daa2:	b087      	sub	sp, #28
 800daa4:	af00      	add	r7, sp, #0
 800daa6:	60b9      	str	r1, [r7, #8]
 800daa8:	607a      	str	r2, [r7, #4]
 800daaa:	603b      	str	r3, [r7, #0]
 800daac:	4603      	mov	r3, r0
 800daae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800dab0:	7bfb      	ldrb	r3, [r7, #15]
 800dab2:	4a0a      	ldr	r2, [pc, #40]	; (800dadc <disk_read+0x3c>)
 800dab4:	009b      	lsls	r3, r3, #2
 800dab6:	4413      	add	r3, r2
 800dab8:	685b      	ldr	r3, [r3, #4]
 800daba:	689c      	ldr	r4, [r3, #8]
 800dabc:	7bfb      	ldrb	r3, [r7, #15]
 800dabe:	4a07      	ldr	r2, [pc, #28]	; (800dadc <disk_read+0x3c>)
 800dac0:	4413      	add	r3, r2
 800dac2:	7a18      	ldrb	r0, [r3, #8]
 800dac4:	683b      	ldr	r3, [r7, #0]
 800dac6:	687a      	ldr	r2, [r7, #4]
 800dac8:	68b9      	ldr	r1, [r7, #8]
 800daca:	47a0      	blx	r4
 800dacc:	4603      	mov	r3, r0
 800dace:	75fb      	strb	r3, [r7, #23]
  return res;
 800dad0:	7dfb      	ldrb	r3, [r7, #23]
}
 800dad2:	4618      	mov	r0, r3
 800dad4:	371c      	adds	r7, #28
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd90      	pop	{r4, r7, pc}
 800dada:	bf00      	nop
 800dadc:	2001f500 	.word	0x2001f500

0800dae0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800dae0:	b590      	push	{r4, r7, lr}
 800dae2:	b087      	sub	sp, #28
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	60b9      	str	r1, [r7, #8]
 800dae8:	607a      	str	r2, [r7, #4]
 800daea:	603b      	str	r3, [r7, #0]
 800daec:	4603      	mov	r3, r0
 800daee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800daf0:	7bfb      	ldrb	r3, [r7, #15]
 800daf2:	4a0a      	ldr	r2, [pc, #40]	; (800db1c <disk_write+0x3c>)
 800daf4:	009b      	lsls	r3, r3, #2
 800daf6:	4413      	add	r3, r2
 800daf8:	685b      	ldr	r3, [r3, #4]
 800dafa:	68dc      	ldr	r4, [r3, #12]
 800dafc:	7bfb      	ldrb	r3, [r7, #15]
 800dafe:	4a07      	ldr	r2, [pc, #28]	; (800db1c <disk_write+0x3c>)
 800db00:	4413      	add	r3, r2
 800db02:	7a18      	ldrb	r0, [r3, #8]
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	687a      	ldr	r2, [r7, #4]
 800db08:	68b9      	ldr	r1, [r7, #8]
 800db0a:	47a0      	blx	r4
 800db0c:	4603      	mov	r3, r0
 800db0e:	75fb      	strb	r3, [r7, #23]
  return res;
 800db10:	7dfb      	ldrb	r3, [r7, #23]
}
 800db12:	4618      	mov	r0, r3
 800db14:	371c      	adds	r7, #28
 800db16:	46bd      	mov	sp, r7
 800db18:	bd90      	pop	{r4, r7, pc}
 800db1a:	bf00      	nop
 800db1c:	2001f500 	.word	0x2001f500

0800db20 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b084      	sub	sp, #16
 800db24:	af00      	add	r7, sp, #0
 800db26:	4603      	mov	r3, r0
 800db28:	603a      	str	r2, [r7, #0]
 800db2a:	71fb      	strb	r3, [r7, #7]
 800db2c:	460b      	mov	r3, r1
 800db2e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800db30:	79fb      	ldrb	r3, [r7, #7]
 800db32:	4a09      	ldr	r2, [pc, #36]	; (800db58 <disk_ioctl+0x38>)
 800db34:	009b      	lsls	r3, r3, #2
 800db36:	4413      	add	r3, r2
 800db38:	685b      	ldr	r3, [r3, #4]
 800db3a:	691b      	ldr	r3, [r3, #16]
 800db3c:	79fa      	ldrb	r2, [r7, #7]
 800db3e:	4906      	ldr	r1, [pc, #24]	; (800db58 <disk_ioctl+0x38>)
 800db40:	440a      	add	r2, r1
 800db42:	7a10      	ldrb	r0, [r2, #8]
 800db44:	79b9      	ldrb	r1, [r7, #6]
 800db46:	683a      	ldr	r2, [r7, #0]
 800db48:	4798      	blx	r3
 800db4a:	4603      	mov	r3, r0
 800db4c:	73fb      	strb	r3, [r7, #15]
  return res;
 800db4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800db50:	4618      	mov	r0, r3
 800db52:	3710      	adds	r7, #16
 800db54:	46bd      	mov	sp, r7
 800db56:	bd80      	pop	{r7, pc}
 800db58:	2001f500 	.word	0x2001f500

0800db5c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800db5c:	b480      	push	{r7}
 800db5e:	b085      	sub	sp, #20
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	3301      	adds	r3, #1
 800db68:	781b      	ldrb	r3, [r3, #0]
 800db6a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800db6c:	89fb      	ldrh	r3, [r7, #14]
 800db6e:	021b      	lsls	r3, r3, #8
 800db70:	b21a      	sxth	r2, r3
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	781b      	ldrb	r3, [r3, #0]
 800db76:	b21b      	sxth	r3, r3
 800db78:	4313      	orrs	r3, r2
 800db7a:	b21b      	sxth	r3, r3
 800db7c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800db7e:	89fb      	ldrh	r3, [r7, #14]
}
 800db80:	4618      	mov	r0, r3
 800db82:	3714      	adds	r7, #20
 800db84:	46bd      	mov	sp, r7
 800db86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8a:	4770      	bx	lr

0800db8c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800db8c:	b480      	push	{r7}
 800db8e:	b085      	sub	sp, #20
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	3303      	adds	r3, #3
 800db98:	781b      	ldrb	r3, [r3, #0]
 800db9a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	021b      	lsls	r3, r3, #8
 800dba0:	687a      	ldr	r2, [r7, #4]
 800dba2:	3202      	adds	r2, #2
 800dba4:	7812      	ldrb	r2, [r2, #0]
 800dba6:	4313      	orrs	r3, r2
 800dba8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	021b      	lsls	r3, r3, #8
 800dbae:	687a      	ldr	r2, [r7, #4]
 800dbb0:	3201      	adds	r2, #1
 800dbb2:	7812      	ldrb	r2, [r2, #0]
 800dbb4:	4313      	orrs	r3, r2
 800dbb6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	021b      	lsls	r3, r3, #8
 800dbbc:	687a      	ldr	r2, [r7, #4]
 800dbbe:	7812      	ldrb	r2, [r2, #0]
 800dbc0:	4313      	orrs	r3, r2
 800dbc2:	60fb      	str	r3, [r7, #12]
	return rv;
 800dbc4:	68fb      	ldr	r3, [r7, #12]
}
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	3714      	adds	r7, #20
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd0:	4770      	bx	lr

0800dbd2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800dbd2:	b480      	push	{r7}
 800dbd4:	b083      	sub	sp, #12
 800dbd6:	af00      	add	r7, sp, #0
 800dbd8:	6078      	str	r0, [r7, #4]
 800dbda:	460b      	mov	r3, r1
 800dbdc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	1c5a      	adds	r2, r3, #1
 800dbe2:	607a      	str	r2, [r7, #4]
 800dbe4:	887a      	ldrh	r2, [r7, #2]
 800dbe6:	b2d2      	uxtb	r2, r2
 800dbe8:	701a      	strb	r2, [r3, #0]
 800dbea:	887b      	ldrh	r3, [r7, #2]
 800dbec:	0a1b      	lsrs	r3, r3, #8
 800dbee:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	1c5a      	adds	r2, r3, #1
 800dbf4:	607a      	str	r2, [r7, #4]
 800dbf6:	887a      	ldrh	r2, [r7, #2]
 800dbf8:	b2d2      	uxtb	r2, r2
 800dbfa:	701a      	strb	r2, [r3, #0]
}
 800dbfc:	bf00      	nop
 800dbfe:	370c      	adds	r7, #12
 800dc00:	46bd      	mov	sp, r7
 800dc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc06:	4770      	bx	lr

0800dc08 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b083      	sub	sp, #12
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
 800dc10:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	1c5a      	adds	r2, r3, #1
 800dc16:	607a      	str	r2, [r7, #4]
 800dc18:	683a      	ldr	r2, [r7, #0]
 800dc1a:	b2d2      	uxtb	r2, r2
 800dc1c:	701a      	strb	r2, [r3, #0]
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	0a1b      	lsrs	r3, r3, #8
 800dc22:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	1c5a      	adds	r2, r3, #1
 800dc28:	607a      	str	r2, [r7, #4]
 800dc2a:	683a      	ldr	r2, [r7, #0]
 800dc2c:	b2d2      	uxtb	r2, r2
 800dc2e:	701a      	strb	r2, [r3, #0]
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	0a1b      	lsrs	r3, r3, #8
 800dc34:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	1c5a      	adds	r2, r3, #1
 800dc3a:	607a      	str	r2, [r7, #4]
 800dc3c:	683a      	ldr	r2, [r7, #0]
 800dc3e:	b2d2      	uxtb	r2, r2
 800dc40:	701a      	strb	r2, [r3, #0]
 800dc42:	683b      	ldr	r3, [r7, #0]
 800dc44:	0a1b      	lsrs	r3, r3, #8
 800dc46:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	1c5a      	adds	r2, r3, #1
 800dc4c:	607a      	str	r2, [r7, #4]
 800dc4e:	683a      	ldr	r2, [r7, #0]
 800dc50:	b2d2      	uxtb	r2, r2
 800dc52:	701a      	strb	r2, [r3, #0]
}
 800dc54:	bf00      	nop
 800dc56:	370c      	adds	r7, #12
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc5e:	4770      	bx	lr

0800dc60 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800dc60:	b480      	push	{r7}
 800dc62:	b087      	sub	sp, #28
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	60f8      	str	r0, [r7, #12]
 800dc68:	60b9      	str	r1, [r7, #8]
 800dc6a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800dc70:	68bb      	ldr	r3, [r7, #8]
 800dc72:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d00d      	beq.n	800dc96 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800dc7a:	693a      	ldr	r2, [r7, #16]
 800dc7c:	1c53      	adds	r3, r2, #1
 800dc7e:	613b      	str	r3, [r7, #16]
 800dc80:	697b      	ldr	r3, [r7, #20]
 800dc82:	1c59      	adds	r1, r3, #1
 800dc84:	6179      	str	r1, [r7, #20]
 800dc86:	7812      	ldrb	r2, [r2, #0]
 800dc88:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	3b01      	subs	r3, #1
 800dc8e:	607b      	str	r3, [r7, #4]
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d1f1      	bne.n	800dc7a <mem_cpy+0x1a>
	}
}
 800dc96:	bf00      	nop
 800dc98:	371c      	adds	r7, #28
 800dc9a:	46bd      	mov	sp, r7
 800dc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca0:	4770      	bx	lr

0800dca2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800dca2:	b480      	push	{r7}
 800dca4:	b087      	sub	sp, #28
 800dca6:	af00      	add	r7, sp, #0
 800dca8:	60f8      	str	r0, [r7, #12]
 800dcaa:	60b9      	str	r1, [r7, #8]
 800dcac:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800dcb2:	697b      	ldr	r3, [r7, #20]
 800dcb4:	1c5a      	adds	r2, r3, #1
 800dcb6:	617a      	str	r2, [r7, #20]
 800dcb8:	68ba      	ldr	r2, [r7, #8]
 800dcba:	b2d2      	uxtb	r2, r2
 800dcbc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	3b01      	subs	r3, #1
 800dcc2:	607b      	str	r3, [r7, #4]
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d1f3      	bne.n	800dcb2 <mem_set+0x10>
}
 800dcca:	bf00      	nop
 800dccc:	371c      	adds	r7, #28
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd4:	4770      	bx	lr

0800dcd6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800dcd6:	b480      	push	{r7}
 800dcd8:	b089      	sub	sp, #36	; 0x24
 800dcda:	af00      	add	r7, sp, #0
 800dcdc:	60f8      	str	r0, [r7, #12]
 800dcde:	60b9      	str	r1, [r7, #8]
 800dce0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	61fb      	str	r3, [r7, #28]
 800dce6:	68bb      	ldr	r3, [r7, #8]
 800dce8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800dcea:	2300      	movs	r3, #0
 800dcec:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800dcee:	69fb      	ldr	r3, [r7, #28]
 800dcf0:	1c5a      	adds	r2, r3, #1
 800dcf2:	61fa      	str	r2, [r7, #28]
 800dcf4:	781b      	ldrb	r3, [r3, #0]
 800dcf6:	4619      	mov	r1, r3
 800dcf8:	69bb      	ldr	r3, [r7, #24]
 800dcfa:	1c5a      	adds	r2, r3, #1
 800dcfc:	61ba      	str	r2, [r7, #24]
 800dcfe:	781b      	ldrb	r3, [r3, #0]
 800dd00:	1acb      	subs	r3, r1, r3
 800dd02:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	3b01      	subs	r3, #1
 800dd08:	607b      	str	r3, [r7, #4]
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d002      	beq.n	800dd16 <mem_cmp+0x40>
 800dd10:	697b      	ldr	r3, [r7, #20]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d0eb      	beq.n	800dcee <mem_cmp+0x18>

	return r;
 800dd16:	697b      	ldr	r3, [r7, #20]
}
 800dd18:	4618      	mov	r0, r3
 800dd1a:	3724      	adds	r7, #36	; 0x24
 800dd1c:	46bd      	mov	sp, r7
 800dd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd22:	4770      	bx	lr

0800dd24 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800dd24:	b480      	push	{r7}
 800dd26:	b083      	sub	sp, #12
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
 800dd2c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800dd2e:	e002      	b.n	800dd36 <chk_chr+0x12>
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	3301      	adds	r3, #1
 800dd34:	607b      	str	r3, [r7, #4]
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	781b      	ldrb	r3, [r3, #0]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d005      	beq.n	800dd4a <chk_chr+0x26>
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	781b      	ldrb	r3, [r3, #0]
 800dd42:	461a      	mov	r2, r3
 800dd44:	683b      	ldr	r3, [r7, #0]
 800dd46:	4293      	cmp	r3, r2
 800dd48:	d1f2      	bne.n	800dd30 <chk_chr+0xc>
	return *str;
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	781b      	ldrb	r3, [r3, #0]
}
 800dd4e:	4618      	mov	r0, r3
 800dd50:	370c      	adds	r7, #12
 800dd52:	46bd      	mov	sp, r7
 800dd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd58:	4770      	bx	lr
	...

0800dd5c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800dd5c:	b480      	push	{r7}
 800dd5e:	b085      	sub	sp, #20
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	6078      	str	r0, [r7, #4]
 800dd64:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800dd66:	2300      	movs	r3, #0
 800dd68:	60bb      	str	r3, [r7, #8]
 800dd6a:	68bb      	ldr	r3, [r7, #8]
 800dd6c:	60fb      	str	r3, [r7, #12]
 800dd6e:	e029      	b.n	800ddc4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800dd70:	4a27      	ldr	r2, [pc, #156]	; (800de10 <chk_lock+0xb4>)
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	011b      	lsls	r3, r3, #4
 800dd76:	4413      	add	r3, r2
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d01d      	beq.n	800ddba <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800dd7e:	4a24      	ldr	r2, [pc, #144]	; (800de10 <chk_lock+0xb4>)
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	011b      	lsls	r3, r3, #4
 800dd84:	4413      	add	r3, r2
 800dd86:	681a      	ldr	r2, [r3, #0]
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	429a      	cmp	r2, r3
 800dd8e:	d116      	bne.n	800ddbe <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800dd90:	4a1f      	ldr	r2, [pc, #124]	; (800de10 <chk_lock+0xb4>)
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	011b      	lsls	r3, r3, #4
 800dd96:	4413      	add	r3, r2
 800dd98:	3304      	adds	r3, #4
 800dd9a:	681a      	ldr	r2, [r3, #0]
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800dda0:	429a      	cmp	r2, r3
 800dda2:	d10c      	bne.n	800ddbe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800dda4:	4a1a      	ldr	r2, [pc, #104]	; (800de10 <chk_lock+0xb4>)
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	011b      	lsls	r3, r3, #4
 800ddaa:	4413      	add	r3, r2
 800ddac:	3308      	adds	r3, #8
 800ddae:	681a      	ldr	r2, [r3, #0]
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ddb4:	429a      	cmp	r2, r3
 800ddb6:	d102      	bne.n	800ddbe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ddb8:	e007      	b.n	800ddca <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ddba:	2301      	movs	r3, #1
 800ddbc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	3301      	adds	r3, #1
 800ddc2:	60fb      	str	r3, [r7, #12]
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	2b01      	cmp	r3, #1
 800ddc8:	d9d2      	bls.n	800dd70 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	2b02      	cmp	r3, #2
 800ddce:	d109      	bne.n	800dde4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ddd0:	68bb      	ldr	r3, [r7, #8]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d102      	bne.n	800dddc <chk_lock+0x80>
 800ddd6:	683b      	ldr	r3, [r7, #0]
 800ddd8:	2b02      	cmp	r3, #2
 800ddda:	d101      	bne.n	800dde0 <chk_lock+0x84>
 800dddc:	2300      	movs	r3, #0
 800ddde:	e010      	b.n	800de02 <chk_lock+0xa6>
 800dde0:	2312      	movs	r3, #18
 800dde2:	e00e      	b.n	800de02 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800dde4:	683b      	ldr	r3, [r7, #0]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d108      	bne.n	800ddfc <chk_lock+0xa0>
 800ddea:	4a09      	ldr	r2, [pc, #36]	; (800de10 <chk_lock+0xb4>)
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	011b      	lsls	r3, r3, #4
 800ddf0:	4413      	add	r3, r2
 800ddf2:	330c      	adds	r3, #12
 800ddf4:	881b      	ldrh	r3, [r3, #0]
 800ddf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ddfa:	d101      	bne.n	800de00 <chk_lock+0xa4>
 800ddfc:	2310      	movs	r3, #16
 800ddfe:	e000      	b.n	800de02 <chk_lock+0xa6>
 800de00:	2300      	movs	r3, #0
}
 800de02:	4618      	mov	r0, r3
 800de04:	3714      	adds	r7, #20
 800de06:	46bd      	mov	sp, r7
 800de08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0c:	4770      	bx	lr
 800de0e:	bf00      	nop
 800de10:	2001f2e0 	.word	0x2001f2e0

0800de14 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800de14:	b480      	push	{r7}
 800de16:	b083      	sub	sp, #12
 800de18:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800de1a:	2300      	movs	r3, #0
 800de1c:	607b      	str	r3, [r7, #4]
 800de1e:	e002      	b.n	800de26 <enq_lock+0x12>
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	3301      	adds	r3, #1
 800de24:	607b      	str	r3, [r7, #4]
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	2b01      	cmp	r3, #1
 800de2a:	d806      	bhi.n	800de3a <enq_lock+0x26>
 800de2c:	4a09      	ldr	r2, [pc, #36]	; (800de54 <enq_lock+0x40>)
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	011b      	lsls	r3, r3, #4
 800de32:	4413      	add	r3, r2
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d1f2      	bne.n	800de20 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2b02      	cmp	r3, #2
 800de3e:	bf14      	ite	ne
 800de40:	2301      	movne	r3, #1
 800de42:	2300      	moveq	r3, #0
 800de44:	b2db      	uxtb	r3, r3
}
 800de46:	4618      	mov	r0, r3
 800de48:	370c      	adds	r7, #12
 800de4a:	46bd      	mov	sp, r7
 800de4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de50:	4770      	bx	lr
 800de52:	bf00      	nop
 800de54:	2001f2e0 	.word	0x2001f2e0

0800de58 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800de58:	b480      	push	{r7}
 800de5a:	b085      	sub	sp, #20
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	6078      	str	r0, [r7, #4]
 800de60:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800de62:	2300      	movs	r3, #0
 800de64:	60fb      	str	r3, [r7, #12]
 800de66:	e01f      	b.n	800dea8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800de68:	4a41      	ldr	r2, [pc, #260]	; (800df70 <inc_lock+0x118>)
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	011b      	lsls	r3, r3, #4
 800de6e:	4413      	add	r3, r2
 800de70:	681a      	ldr	r2, [r3, #0]
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	429a      	cmp	r2, r3
 800de78:	d113      	bne.n	800dea2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800de7a:	4a3d      	ldr	r2, [pc, #244]	; (800df70 <inc_lock+0x118>)
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	011b      	lsls	r3, r3, #4
 800de80:	4413      	add	r3, r2
 800de82:	3304      	adds	r3, #4
 800de84:	681a      	ldr	r2, [r3, #0]
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800de8a:	429a      	cmp	r2, r3
 800de8c:	d109      	bne.n	800dea2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800de8e:	4a38      	ldr	r2, [pc, #224]	; (800df70 <inc_lock+0x118>)
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	011b      	lsls	r3, r3, #4
 800de94:	4413      	add	r3, r2
 800de96:	3308      	adds	r3, #8
 800de98:	681a      	ldr	r2, [r3, #0]
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800de9e:	429a      	cmp	r2, r3
 800dea0:	d006      	beq.n	800deb0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	3301      	adds	r3, #1
 800dea6:	60fb      	str	r3, [r7, #12]
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	2b01      	cmp	r3, #1
 800deac:	d9dc      	bls.n	800de68 <inc_lock+0x10>
 800deae:	e000      	b.n	800deb2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800deb0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	2b02      	cmp	r3, #2
 800deb6:	d132      	bne.n	800df1e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800deb8:	2300      	movs	r3, #0
 800deba:	60fb      	str	r3, [r7, #12]
 800debc:	e002      	b.n	800dec4 <inc_lock+0x6c>
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	3301      	adds	r3, #1
 800dec2:	60fb      	str	r3, [r7, #12]
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	2b01      	cmp	r3, #1
 800dec8:	d806      	bhi.n	800ded8 <inc_lock+0x80>
 800deca:	4a29      	ldr	r2, [pc, #164]	; (800df70 <inc_lock+0x118>)
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	011b      	lsls	r3, r3, #4
 800ded0:	4413      	add	r3, r2
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d1f2      	bne.n	800debe <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	2b02      	cmp	r3, #2
 800dedc:	d101      	bne.n	800dee2 <inc_lock+0x8a>
 800dede:	2300      	movs	r3, #0
 800dee0:	e040      	b.n	800df64 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	681a      	ldr	r2, [r3, #0]
 800dee6:	4922      	ldr	r1, [pc, #136]	; (800df70 <inc_lock+0x118>)
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	011b      	lsls	r3, r3, #4
 800deec:	440b      	add	r3, r1
 800deee:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	689a      	ldr	r2, [r3, #8]
 800def4:	491e      	ldr	r1, [pc, #120]	; (800df70 <inc_lock+0x118>)
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	011b      	lsls	r3, r3, #4
 800defa:	440b      	add	r3, r1
 800defc:	3304      	adds	r3, #4
 800defe:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	695a      	ldr	r2, [r3, #20]
 800df04:	491a      	ldr	r1, [pc, #104]	; (800df70 <inc_lock+0x118>)
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	011b      	lsls	r3, r3, #4
 800df0a:	440b      	add	r3, r1
 800df0c:	3308      	adds	r3, #8
 800df0e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800df10:	4a17      	ldr	r2, [pc, #92]	; (800df70 <inc_lock+0x118>)
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	011b      	lsls	r3, r3, #4
 800df16:	4413      	add	r3, r2
 800df18:	330c      	adds	r3, #12
 800df1a:	2200      	movs	r2, #0
 800df1c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800df1e:	683b      	ldr	r3, [r7, #0]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d009      	beq.n	800df38 <inc_lock+0xe0>
 800df24:	4a12      	ldr	r2, [pc, #72]	; (800df70 <inc_lock+0x118>)
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	011b      	lsls	r3, r3, #4
 800df2a:	4413      	add	r3, r2
 800df2c:	330c      	adds	r3, #12
 800df2e:	881b      	ldrh	r3, [r3, #0]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d001      	beq.n	800df38 <inc_lock+0xe0>
 800df34:	2300      	movs	r3, #0
 800df36:	e015      	b.n	800df64 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800df38:	683b      	ldr	r3, [r7, #0]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d108      	bne.n	800df50 <inc_lock+0xf8>
 800df3e:	4a0c      	ldr	r2, [pc, #48]	; (800df70 <inc_lock+0x118>)
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	011b      	lsls	r3, r3, #4
 800df44:	4413      	add	r3, r2
 800df46:	330c      	adds	r3, #12
 800df48:	881b      	ldrh	r3, [r3, #0]
 800df4a:	3301      	adds	r3, #1
 800df4c:	b29a      	uxth	r2, r3
 800df4e:	e001      	b.n	800df54 <inc_lock+0xfc>
 800df50:	f44f 7280 	mov.w	r2, #256	; 0x100
 800df54:	4906      	ldr	r1, [pc, #24]	; (800df70 <inc_lock+0x118>)
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	011b      	lsls	r3, r3, #4
 800df5a:	440b      	add	r3, r1
 800df5c:	330c      	adds	r3, #12
 800df5e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	3301      	adds	r3, #1
}
 800df64:	4618      	mov	r0, r3
 800df66:	3714      	adds	r7, #20
 800df68:	46bd      	mov	sp, r7
 800df6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df6e:	4770      	bx	lr
 800df70:	2001f2e0 	.word	0x2001f2e0

0800df74 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800df74:	b480      	push	{r7}
 800df76:	b085      	sub	sp, #20
 800df78:	af00      	add	r7, sp, #0
 800df7a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	3b01      	subs	r3, #1
 800df80:	607b      	str	r3, [r7, #4]
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	2b01      	cmp	r3, #1
 800df86:	d825      	bhi.n	800dfd4 <dec_lock+0x60>
		n = Files[i].ctr;
 800df88:	4a17      	ldr	r2, [pc, #92]	; (800dfe8 <dec_lock+0x74>)
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	011b      	lsls	r3, r3, #4
 800df8e:	4413      	add	r3, r2
 800df90:	330c      	adds	r3, #12
 800df92:	881b      	ldrh	r3, [r3, #0]
 800df94:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800df96:	89fb      	ldrh	r3, [r7, #14]
 800df98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800df9c:	d101      	bne.n	800dfa2 <dec_lock+0x2e>
 800df9e:	2300      	movs	r3, #0
 800dfa0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800dfa2:	89fb      	ldrh	r3, [r7, #14]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d002      	beq.n	800dfae <dec_lock+0x3a>
 800dfa8:	89fb      	ldrh	r3, [r7, #14]
 800dfaa:	3b01      	subs	r3, #1
 800dfac:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800dfae:	4a0e      	ldr	r2, [pc, #56]	; (800dfe8 <dec_lock+0x74>)
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	011b      	lsls	r3, r3, #4
 800dfb4:	4413      	add	r3, r2
 800dfb6:	330c      	adds	r3, #12
 800dfb8:	89fa      	ldrh	r2, [r7, #14]
 800dfba:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800dfbc:	89fb      	ldrh	r3, [r7, #14]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d105      	bne.n	800dfce <dec_lock+0x5a>
 800dfc2:	4a09      	ldr	r2, [pc, #36]	; (800dfe8 <dec_lock+0x74>)
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	011b      	lsls	r3, r3, #4
 800dfc8:	4413      	add	r3, r2
 800dfca:	2200      	movs	r2, #0
 800dfcc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800dfce:	2300      	movs	r3, #0
 800dfd0:	737b      	strb	r3, [r7, #13]
 800dfd2:	e001      	b.n	800dfd8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800dfd4:	2302      	movs	r3, #2
 800dfd6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800dfd8:	7b7b      	ldrb	r3, [r7, #13]
}
 800dfda:	4618      	mov	r0, r3
 800dfdc:	3714      	adds	r7, #20
 800dfde:	46bd      	mov	sp, r7
 800dfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfe4:	4770      	bx	lr
 800dfe6:	bf00      	nop
 800dfe8:	2001f2e0 	.word	0x2001f2e0

0800dfec <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800dfec:	b480      	push	{r7}
 800dfee:	b085      	sub	sp, #20
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800dff4:	2300      	movs	r3, #0
 800dff6:	60fb      	str	r3, [r7, #12]
 800dff8:	e010      	b.n	800e01c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800dffa:	4a0d      	ldr	r2, [pc, #52]	; (800e030 <clear_lock+0x44>)
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	011b      	lsls	r3, r3, #4
 800e000:	4413      	add	r3, r2
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	687a      	ldr	r2, [r7, #4]
 800e006:	429a      	cmp	r2, r3
 800e008:	d105      	bne.n	800e016 <clear_lock+0x2a>
 800e00a:	4a09      	ldr	r2, [pc, #36]	; (800e030 <clear_lock+0x44>)
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	011b      	lsls	r3, r3, #4
 800e010:	4413      	add	r3, r2
 800e012:	2200      	movs	r2, #0
 800e014:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	3301      	adds	r3, #1
 800e01a:	60fb      	str	r3, [r7, #12]
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	2b01      	cmp	r3, #1
 800e020:	d9eb      	bls.n	800dffa <clear_lock+0xe>
	}
}
 800e022:	bf00      	nop
 800e024:	3714      	adds	r7, #20
 800e026:	46bd      	mov	sp, r7
 800e028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e02c:	4770      	bx	lr
 800e02e:	bf00      	nop
 800e030:	2001f2e0 	.word	0x2001f2e0

0800e034 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b086      	sub	sp, #24
 800e038:	af00      	add	r7, sp, #0
 800e03a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800e03c:	2300      	movs	r3, #0
 800e03e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	78db      	ldrb	r3, [r3, #3]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d034      	beq.n	800e0b2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e04c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	7858      	ldrb	r0, [r3, #1]
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e058:	2301      	movs	r3, #1
 800e05a:	697a      	ldr	r2, [r7, #20]
 800e05c:	f7ff fd40 	bl	800dae0 <disk_write>
 800e060:	4603      	mov	r3, r0
 800e062:	2b00      	cmp	r3, #0
 800e064:	d002      	beq.n	800e06c <sync_window+0x38>
			res = FR_DISK_ERR;
 800e066:	2301      	movs	r3, #1
 800e068:	73fb      	strb	r3, [r7, #15]
 800e06a:	e022      	b.n	800e0b2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	2200      	movs	r2, #0
 800e070:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e076:	697a      	ldr	r2, [r7, #20]
 800e078:	1ad2      	subs	r2, r2, r3
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e07e:	429a      	cmp	r2, r3
 800e080:	d217      	bcs.n	800e0b2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	789b      	ldrb	r3, [r3, #2]
 800e086:	613b      	str	r3, [r7, #16]
 800e088:	e010      	b.n	800e0ac <sync_window+0x78>
					wsect += fs->fsize;
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e08e:	697a      	ldr	r2, [r7, #20]
 800e090:	4413      	add	r3, r2
 800e092:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	7858      	ldrb	r0, [r3, #1]
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e09e:	2301      	movs	r3, #1
 800e0a0:	697a      	ldr	r2, [r7, #20]
 800e0a2:	f7ff fd1d 	bl	800dae0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e0a6:	693b      	ldr	r3, [r7, #16]
 800e0a8:	3b01      	subs	r3, #1
 800e0aa:	613b      	str	r3, [r7, #16]
 800e0ac:	693b      	ldr	r3, [r7, #16]
 800e0ae:	2b01      	cmp	r3, #1
 800e0b0:	d8eb      	bhi.n	800e08a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800e0b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	3718      	adds	r7, #24
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	bd80      	pop	{r7, pc}

0800e0bc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b084      	sub	sp, #16
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]
 800e0c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0ce:	683a      	ldr	r2, [r7, #0]
 800e0d0:	429a      	cmp	r2, r3
 800e0d2:	d01b      	beq.n	800e10c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f7ff ffad 	bl	800e034 <sync_window>
 800e0da:	4603      	mov	r3, r0
 800e0dc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800e0de:	7bfb      	ldrb	r3, [r7, #15]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d113      	bne.n	800e10c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	7858      	ldrb	r0, [r3, #1]
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e0ee:	2301      	movs	r3, #1
 800e0f0:	683a      	ldr	r2, [r7, #0]
 800e0f2:	f7ff fcd5 	bl	800daa0 <disk_read>
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d004      	beq.n	800e106 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800e0fc:	f04f 33ff 	mov.w	r3, #4294967295
 800e100:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800e102:	2301      	movs	r3, #1
 800e104:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	683a      	ldr	r2, [r7, #0]
 800e10a:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 800e10c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e10e:	4618      	mov	r0, r3
 800e110:	3710      	adds	r7, #16
 800e112:	46bd      	mov	sp, r7
 800e114:	bd80      	pop	{r7, pc}
	...

0800e118 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800e118:	b580      	push	{r7, lr}
 800e11a:	b084      	sub	sp, #16
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800e120:	6878      	ldr	r0, [r7, #4]
 800e122:	f7ff ff87 	bl	800e034 <sync_window>
 800e126:	4603      	mov	r3, r0
 800e128:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e12a:	7bfb      	ldrb	r3, [r7, #15]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d159      	bne.n	800e1e4 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	781b      	ldrb	r3, [r3, #0]
 800e134:	2b03      	cmp	r3, #3
 800e136:	d149      	bne.n	800e1cc <sync_fs+0xb4>
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	791b      	ldrb	r3, [r3, #4]
 800e13c:	2b01      	cmp	r3, #1
 800e13e:	d145      	bne.n	800e1cc <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	899b      	ldrh	r3, [r3, #12]
 800e14a:	461a      	mov	r2, r3
 800e14c:	2100      	movs	r1, #0
 800e14e:	f7ff fda8 	bl	800dca2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	333c      	adds	r3, #60	; 0x3c
 800e156:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e15a:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800e15e:	4618      	mov	r0, r3
 800e160:	f7ff fd37 	bl	800dbd2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	333c      	adds	r3, #60	; 0x3c
 800e168:	4921      	ldr	r1, [pc, #132]	; (800e1f0 <sync_fs+0xd8>)
 800e16a:	4618      	mov	r0, r3
 800e16c:	f7ff fd4c 	bl	800dc08 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	333c      	adds	r3, #60	; 0x3c
 800e174:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e178:	491e      	ldr	r1, [pc, #120]	; (800e1f4 <sync_fs+0xdc>)
 800e17a:	4618      	mov	r0, r3
 800e17c:	f7ff fd44 	bl	800dc08 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	333c      	adds	r3, #60	; 0x3c
 800e184:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	699b      	ldr	r3, [r3, #24]
 800e18c:	4619      	mov	r1, r3
 800e18e:	4610      	mov	r0, r2
 800e190:	f7ff fd3a 	bl	800dc08 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	333c      	adds	r3, #60	; 0x3c
 800e198:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	695b      	ldr	r3, [r3, #20]
 800e1a0:	4619      	mov	r1, r3
 800e1a2:	4610      	mov	r0, r2
 800e1a4:	f7ff fd30 	bl	800dc08 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1ac:	1c5a      	adds	r2, r3, #1
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	7858      	ldrb	r0, [r3, #1]
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e1c0:	2301      	movs	r3, #1
 800e1c2:	f7ff fc8d 	bl	800dae0 <disk_write>
			fs->fsi_flag = 0;
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	2200      	movs	r2, #0
 800e1ca:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	785b      	ldrb	r3, [r3, #1]
 800e1d0:	2200      	movs	r2, #0
 800e1d2:	2100      	movs	r1, #0
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	f7ff fca3 	bl	800db20 <disk_ioctl>
 800e1da:	4603      	mov	r3, r0
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d001      	beq.n	800e1e4 <sync_fs+0xcc>
 800e1e0:	2301      	movs	r3, #1
 800e1e2:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800e1e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	3710      	adds	r7, #16
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	bd80      	pop	{r7, pc}
 800e1ee:	bf00      	nop
 800e1f0:	41615252 	.word	0x41615252
 800e1f4:	61417272 	.word	0x61417272

0800e1f8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800e1f8:	b480      	push	{r7}
 800e1fa:	b083      	sub	sp, #12
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]
 800e200:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	3b02      	subs	r3, #2
 800e206:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	6a1b      	ldr	r3, [r3, #32]
 800e20c:	3b02      	subs	r3, #2
 800e20e:	683a      	ldr	r2, [r7, #0]
 800e210:	429a      	cmp	r2, r3
 800e212:	d301      	bcc.n	800e218 <clust2sect+0x20>
 800e214:	2300      	movs	r3, #0
 800e216:	e008      	b.n	800e22a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	895b      	ldrh	r3, [r3, #10]
 800e21c:	461a      	mov	r2, r3
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	fb03 f202 	mul.w	r2, r3, r2
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e228:	4413      	add	r3, r2
}
 800e22a:	4618      	mov	r0, r3
 800e22c:	370c      	adds	r7, #12
 800e22e:	46bd      	mov	sp, r7
 800e230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e234:	4770      	bx	lr

0800e236 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800e236:	b580      	push	{r7, lr}
 800e238:	b086      	sub	sp, #24
 800e23a:	af00      	add	r7, sp, #0
 800e23c:	6078      	str	r0, [r7, #4]
 800e23e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	2b01      	cmp	r3, #1
 800e24a:	d904      	bls.n	800e256 <get_fat+0x20>
 800e24c:	693b      	ldr	r3, [r7, #16]
 800e24e:	6a1b      	ldr	r3, [r3, #32]
 800e250:	683a      	ldr	r2, [r7, #0]
 800e252:	429a      	cmp	r2, r3
 800e254:	d302      	bcc.n	800e25c <get_fat+0x26>
		val = 1;	/* Internal error */
 800e256:	2301      	movs	r3, #1
 800e258:	617b      	str	r3, [r7, #20]
 800e25a:	e0b7      	b.n	800e3cc <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e25c:	f04f 33ff 	mov.w	r3, #4294967295
 800e260:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800e262:	693b      	ldr	r3, [r7, #16]
 800e264:	781b      	ldrb	r3, [r3, #0]
 800e266:	2b02      	cmp	r3, #2
 800e268:	d05a      	beq.n	800e320 <get_fat+0xea>
 800e26a:	2b03      	cmp	r3, #3
 800e26c:	d07d      	beq.n	800e36a <get_fat+0x134>
 800e26e:	2b01      	cmp	r3, #1
 800e270:	f040 80a2 	bne.w	800e3b8 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800e274:	683b      	ldr	r3, [r7, #0]
 800e276:	60fb      	str	r3, [r7, #12]
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	085b      	lsrs	r3, r3, #1
 800e27c:	68fa      	ldr	r2, [r7, #12]
 800e27e:	4413      	add	r3, r2
 800e280:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e282:	693b      	ldr	r3, [r7, #16]
 800e284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e286:	693b      	ldr	r3, [r7, #16]
 800e288:	899b      	ldrh	r3, [r3, #12]
 800e28a:	4619      	mov	r1, r3
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	fbb3 f3f1 	udiv	r3, r3, r1
 800e292:	4413      	add	r3, r2
 800e294:	4619      	mov	r1, r3
 800e296:	6938      	ldr	r0, [r7, #16]
 800e298:	f7ff ff10 	bl	800e0bc <move_window>
 800e29c:	4603      	mov	r3, r0
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	f040 808d 	bne.w	800e3be <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	1c5a      	adds	r2, r3, #1
 800e2a8:	60fa      	str	r2, [r7, #12]
 800e2aa:	693a      	ldr	r2, [r7, #16]
 800e2ac:	8992      	ldrh	r2, [r2, #12]
 800e2ae:	fbb3 f1f2 	udiv	r1, r3, r2
 800e2b2:	fb02 f201 	mul.w	r2, r2, r1
 800e2b6:	1a9b      	subs	r3, r3, r2
 800e2b8:	693a      	ldr	r2, [r7, #16]
 800e2ba:	4413      	add	r3, r2
 800e2bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e2c0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e2c2:	693b      	ldr	r3, [r7, #16]
 800e2c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e2c6:	693b      	ldr	r3, [r7, #16]
 800e2c8:	899b      	ldrh	r3, [r3, #12]
 800e2ca:	4619      	mov	r1, r3
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	fbb3 f3f1 	udiv	r3, r3, r1
 800e2d2:	4413      	add	r3, r2
 800e2d4:	4619      	mov	r1, r3
 800e2d6:	6938      	ldr	r0, [r7, #16]
 800e2d8:	f7ff fef0 	bl	800e0bc <move_window>
 800e2dc:	4603      	mov	r3, r0
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d16f      	bne.n	800e3c2 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e2e2:	693b      	ldr	r3, [r7, #16]
 800e2e4:	899b      	ldrh	r3, [r3, #12]
 800e2e6:	461a      	mov	r2, r3
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	fbb3 f1f2 	udiv	r1, r3, r2
 800e2ee:	fb02 f201 	mul.w	r2, r2, r1
 800e2f2:	1a9b      	subs	r3, r3, r2
 800e2f4:	693a      	ldr	r2, [r7, #16]
 800e2f6:	4413      	add	r3, r2
 800e2f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e2fc:	021b      	lsls	r3, r3, #8
 800e2fe:	461a      	mov	r2, r3
 800e300:	68bb      	ldr	r3, [r7, #8]
 800e302:	4313      	orrs	r3, r2
 800e304:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e306:	683b      	ldr	r3, [r7, #0]
 800e308:	f003 0301 	and.w	r3, r3, #1
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d002      	beq.n	800e316 <get_fat+0xe0>
 800e310:	68bb      	ldr	r3, [r7, #8]
 800e312:	091b      	lsrs	r3, r3, #4
 800e314:	e002      	b.n	800e31c <get_fat+0xe6>
 800e316:	68bb      	ldr	r3, [r7, #8]
 800e318:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e31c:	617b      	str	r3, [r7, #20]
			break;
 800e31e:	e055      	b.n	800e3cc <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e320:	693b      	ldr	r3, [r7, #16]
 800e322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e324:	693b      	ldr	r3, [r7, #16]
 800e326:	899b      	ldrh	r3, [r3, #12]
 800e328:	085b      	lsrs	r3, r3, #1
 800e32a:	b29b      	uxth	r3, r3
 800e32c:	4619      	mov	r1, r3
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	fbb3 f3f1 	udiv	r3, r3, r1
 800e334:	4413      	add	r3, r2
 800e336:	4619      	mov	r1, r3
 800e338:	6938      	ldr	r0, [r7, #16]
 800e33a:	f7ff febf 	bl	800e0bc <move_window>
 800e33e:	4603      	mov	r3, r0
 800e340:	2b00      	cmp	r3, #0
 800e342:	d140      	bne.n	800e3c6 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e344:	693b      	ldr	r3, [r7, #16]
 800e346:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	005b      	lsls	r3, r3, #1
 800e34e:	693a      	ldr	r2, [r7, #16]
 800e350:	8992      	ldrh	r2, [r2, #12]
 800e352:	fbb3 f0f2 	udiv	r0, r3, r2
 800e356:	fb02 f200 	mul.w	r2, r2, r0
 800e35a:	1a9b      	subs	r3, r3, r2
 800e35c:	440b      	add	r3, r1
 800e35e:	4618      	mov	r0, r3
 800e360:	f7ff fbfc 	bl	800db5c <ld_word>
 800e364:	4603      	mov	r3, r0
 800e366:	617b      	str	r3, [r7, #20]
			break;
 800e368:	e030      	b.n	800e3cc <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e36a:	693b      	ldr	r3, [r7, #16]
 800e36c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e36e:	693b      	ldr	r3, [r7, #16]
 800e370:	899b      	ldrh	r3, [r3, #12]
 800e372:	089b      	lsrs	r3, r3, #2
 800e374:	b29b      	uxth	r3, r3
 800e376:	4619      	mov	r1, r3
 800e378:	683b      	ldr	r3, [r7, #0]
 800e37a:	fbb3 f3f1 	udiv	r3, r3, r1
 800e37e:	4413      	add	r3, r2
 800e380:	4619      	mov	r1, r3
 800e382:	6938      	ldr	r0, [r7, #16]
 800e384:	f7ff fe9a 	bl	800e0bc <move_window>
 800e388:	4603      	mov	r3, r0
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d11d      	bne.n	800e3ca <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e38e:	693b      	ldr	r3, [r7, #16]
 800e390:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e394:	683b      	ldr	r3, [r7, #0]
 800e396:	009b      	lsls	r3, r3, #2
 800e398:	693a      	ldr	r2, [r7, #16]
 800e39a:	8992      	ldrh	r2, [r2, #12]
 800e39c:	fbb3 f0f2 	udiv	r0, r3, r2
 800e3a0:	fb02 f200 	mul.w	r2, r2, r0
 800e3a4:	1a9b      	subs	r3, r3, r2
 800e3a6:	440b      	add	r3, r1
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	f7ff fbef 	bl	800db8c <ld_dword>
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e3b4:	617b      	str	r3, [r7, #20]
			break;
 800e3b6:	e009      	b.n	800e3cc <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800e3b8:	2301      	movs	r3, #1
 800e3ba:	617b      	str	r3, [r7, #20]
 800e3bc:	e006      	b.n	800e3cc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e3be:	bf00      	nop
 800e3c0:	e004      	b.n	800e3cc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e3c2:	bf00      	nop
 800e3c4:	e002      	b.n	800e3cc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e3c6:	bf00      	nop
 800e3c8:	e000      	b.n	800e3cc <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e3ca:	bf00      	nop
		}
	}

	return val;
 800e3cc:	697b      	ldr	r3, [r7, #20]
}
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	3718      	adds	r7, #24
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	bd80      	pop	{r7, pc}

0800e3d6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800e3d6:	b590      	push	{r4, r7, lr}
 800e3d8:	b089      	sub	sp, #36	; 0x24
 800e3da:	af00      	add	r7, sp, #0
 800e3dc:	60f8      	str	r0, [r7, #12]
 800e3de:	60b9      	str	r1, [r7, #8]
 800e3e0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800e3e2:	2302      	movs	r3, #2
 800e3e4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e3e6:	68bb      	ldr	r3, [r7, #8]
 800e3e8:	2b01      	cmp	r3, #1
 800e3ea:	f240 8106 	bls.w	800e5fa <put_fat+0x224>
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	6a1b      	ldr	r3, [r3, #32]
 800e3f2:	68ba      	ldr	r2, [r7, #8]
 800e3f4:	429a      	cmp	r2, r3
 800e3f6:	f080 8100 	bcs.w	800e5fa <put_fat+0x224>
		switch (fs->fs_type) {
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	781b      	ldrb	r3, [r3, #0]
 800e3fe:	2b02      	cmp	r3, #2
 800e400:	f000 8088 	beq.w	800e514 <put_fat+0x13e>
 800e404:	2b03      	cmp	r3, #3
 800e406:	f000 80b0 	beq.w	800e56a <put_fat+0x194>
 800e40a:	2b01      	cmp	r3, #1
 800e40c:	f040 80f5 	bne.w	800e5fa <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800e410:	68bb      	ldr	r3, [r7, #8]
 800e412:	61bb      	str	r3, [r7, #24]
 800e414:	69bb      	ldr	r3, [r7, #24]
 800e416:	085b      	lsrs	r3, r3, #1
 800e418:	69ba      	ldr	r2, [r7, #24]
 800e41a:	4413      	add	r3, r2
 800e41c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	899b      	ldrh	r3, [r3, #12]
 800e426:	4619      	mov	r1, r3
 800e428:	69bb      	ldr	r3, [r7, #24]
 800e42a:	fbb3 f3f1 	udiv	r3, r3, r1
 800e42e:	4413      	add	r3, r2
 800e430:	4619      	mov	r1, r3
 800e432:	68f8      	ldr	r0, [r7, #12]
 800e434:	f7ff fe42 	bl	800e0bc <move_window>
 800e438:	4603      	mov	r3, r0
 800e43a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e43c:	7ffb      	ldrb	r3, [r7, #31]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	f040 80d4 	bne.w	800e5ec <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e44a:	69bb      	ldr	r3, [r7, #24]
 800e44c:	1c5a      	adds	r2, r3, #1
 800e44e:	61ba      	str	r2, [r7, #24]
 800e450:	68fa      	ldr	r2, [r7, #12]
 800e452:	8992      	ldrh	r2, [r2, #12]
 800e454:	fbb3 f0f2 	udiv	r0, r3, r2
 800e458:	fb02 f200 	mul.w	r2, r2, r0
 800e45c:	1a9b      	subs	r3, r3, r2
 800e45e:	440b      	add	r3, r1
 800e460:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e462:	68bb      	ldr	r3, [r7, #8]
 800e464:	f003 0301 	and.w	r3, r3, #1
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d00d      	beq.n	800e488 <put_fat+0xb2>
 800e46c:	697b      	ldr	r3, [r7, #20]
 800e46e:	781b      	ldrb	r3, [r3, #0]
 800e470:	b25b      	sxtb	r3, r3
 800e472:	f003 030f 	and.w	r3, r3, #15
 800e476:	b25a      	sxtb	r2, r3
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	b2db      	uxtb	r3, r3
 800e47c:	011b      	lsls	r3, r3, #4
 800e47e:	b25b      	sxtb	r3, r3
 800e480:	4313      	orrs	r3, r2
 800e482:	b25b      	sxtb	r3, r3
 800e484:	b2db      	uxtb	r3, r3
 800e486:	e001      	b.n	800e48c <put_fat+0xb6>
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	b2db      	uxtb	r3, r3
 800e48c:	697a      	ldr	r2, [r7, #20]
 800e48e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	2201      	movs	r2, #1
 800e494:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	899b      	ldrh	r3, [r3, #12]
 800e49e:	4619      	mov	r1, r3
 800e4a0:	69bb      	ldr	r3, [r7, #24]
 800e4a2:	fbb3 f3f1 	udiv	r3, r3, r1
 800e4a6:	4413      	add	r3, r2
 800e4a8:	4619      	mov	r1, r3
 800e4aa:	68f8      	ldr	r0, [r7, #12]
 800e4ac:	f7ff fe06 	bl	800e0bc <move_window>
 800e4b0:	4603      	mov	r3, r0
 800e4b2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e4b4:	7ffb      	ldrb	r3, [r7, #31]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	f040 809a 	bne.w	800e5f0 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	899b      	ldrh	r3, [r3, #12]
 800e4c6:	461a      	mov	r2, r3
 800e4c8:	69bb      	ldr	r3, [r7, #24]
 800e4ca:	fbb3 f0f2 	udiv	r0, r3, r2
 800e4ce:	fb02 f200 	mul.w	r2, r2, r0
 800e4d2:	1a9b      	subs	r3, r3, r2
 800e4d4:	440b      	add	r3, r1
 800e4d6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e4d8:	68bb      	ldr	r3, [r7, #8]
 800e4da:	f003 0301 	and.w	r3, r3, #1
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d003      	beq.n	800e4ea <put_fat+0x114>
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	091b      	lsrs	r3, r3, #4
 800e4e6:	b2db      	uxtb	r3, r3
 800e4e8:	e00e      	b.n	800e508 <put_fat+0x132>
 800e4ea:	697b      	ldr	r3, [r7, #20]
 800e4ec:	781b      	ldrb	r3, [r3, #0]
 800e4ee:	b25b      	sxtb	r3, r3
 800e4f0:	f023 030f 	bic.w	r3, r3, #15
 800e4f4:	b25a      	sxtb	r2, r3
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	0a1b      	lsrs	r3, r3, #8
 800e4fa:	b25b      	sxtb	r3, r3
 800e4fc:	f003 030f 	and.w	r3, r3, #15
 800e500:	b25b      	sxtb	r3, r3
 800e502:	4313      	orrs	r3, r2
 800e504:	b25b      	sxtb	r3, r3
 800e506:	b2db      	uxtb	r3, r3
 800e508:	697a      	ldr	r2, [r7, #20]
 800e50a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	2201      	movs	r2, #1
 800e510:	70da      	strb	r2, [r3, #3]
			break;
 800e512:	e072      	b.n	800e5fa <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	899b      	ldrh	r3, [r3, #12]
 800e51c:	085b      	lsrs	r3, r3, #1
 800e51e:	b29b      	uxth	r3, r3
 800e520:	4619      	mov	r1, r3
 800e522:	68bb      	ldr	r3, [r7, #8]
 800e524:	fbb3 f3f1 	udiv	r3, r3, r1
 800e528:	4413      	add	r3, r2
 800e52a:	4619      	mov	r1, r3
 800e52c:	68f8      	ldr	r0, [r7, #12]
 800e52e:	f7ff fdc5 	bl	800e0bc <move_window>
 800e532:	4603      	mov	r3, r0
 800e534:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e536:	7ffb      	ldrb	r3, [r7, #31]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d15b      	bne.n	800e5f4 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e542:	68bb      	ldr	r3, [r7, #8]
 800e544:	005b      	lsls	r3, r3, #1
 800e546:	68fa      	ldr	r2, [r7, #12]
 800e548:	8992      	ldrh	r2, [r2, #12]
 800e54a:	fbb3 f0f2 	udiv	r0, r3, r2
 800e54e:	fb02 f200 	mul.w	r2, r2, r0
 800e552:	1a9b      	subs	r3, r3, r2
 800e554:	440b      	add	r3, r1
 800e556:	687a      	ldr	r2, [r7, #4]
 800e558:	b292      	uxth	r2, r2
 800e55a:	4611      	mov	r1, r2
 800e55c:	4618      	mov	r0, r3
 800e55e:	f7ff fb38 	bl	800dbd2 <st_word>
			fs->wflag = 1;
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	2201      	movs	r2, #1
 800e566:	70da      	strb	r2, [r3, #3]
			break;
 800e568:	e047      	b.n	800e5fa <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	899b      	ldrh	r3, [r3, #12]
 800e572:	089b      	lsrs	r3, r3, #2
 800e574:	b29b      	uxth	r3, r3
 800e576:	4619      	mov	r1, r3
 800e578:	68bb      	ldr	r3, [r7, #8]
 800e57a:	fbb3 f3f1 	udiv	r3, r3, r1
 800e57e:	4413      	add	r3, r2
 800e580:	4619      	mov	r1, r3
 800e582:	68f8      	ldr	r0, [r7, #12]
 800e584:	f7ff fd9a 	bl	800e0bc <move_window>
 800e588:	4603      	mov	r3, r0
 800e58a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e58c:	7ffb      	ldrb	r3, [r7, #31]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d132      	bne.n	800e5f8 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e59e:	68bb      	ldr	r3, [r7, #8]
 800e5a0:	009b      	lsls	r3, r3, #2
 800e5a2:	68fa      	ldr	r2, [r7, #12]
 800e5a4:	8992      	ldrh	r2, [r2, #12]
 800e5a6:	fbb3 f0f2 	udiv	r0, r3, r2
 800e5aa:	fb02 f200 	mul.w	r2, r2, r0
 800e5ae:	1a9b      	subs	r3, r3, r2
 800e5b0:	440b      	add	r3, r1
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	f7ff faea 	bl	800db8c <ld_dword>
 800e5b8:	4603      	mov	r3, r0
 800e5ba:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800e5be:	4323      	orrs	r3, r4
 800e5c0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e5c8:	68bb      	ldr	r3, [r7, #8]
 800e5ca:	009b      	lsls	r3, r3, #2
 800e5cc:	68fa      	ldr	r2, [r7, #12]
 800e5ce:	8992      	ldrh	r2, [r2, #12]
 800e5d0:	fbb3 f0f2 	udiv	r0, r3, r2
 800e5d4:	fb02 f200 	mul.w	r2, r2, r0
 800e5d8:	1a9b      	subs	r3, r3, r2
 800e5da:	440b      	add	r3, r1
 800e5dc:	6879      	ldr	r1, [r7, #4]
 800e5de:	4618      	mov	r0, r3
 800e5e0:	f7ff fb12 	bl	800dc08 <st_dword>
			fs->wflag = 1;
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	2201      	movs	r2, #1
 800e5e8:	70da      	strb	r2, [r3, #3]
			break;
 800e5ea:	e006      	b.n	800e5fa <put_fat+0x224>
			if (res != FR_OK) break;
 800e5ec:	bf00      	nop
 800e5ee:	e004      	b.n	800e5fa <put_fat+0x224>
			if (res != FR_OK) break;
 800e5f0:	bf00      	nop
 800e5f2:	e002      	b.n	800e5fa <put_fat+0x224>
			if (res != FR_OK) break;
 800e5f4:	bf00      	nop
 800e5f6:	e000      	b.n	800e5fa <put_fat+0x224>
			if (res != FR_OK) break;
 800e5f8:	bf00      	nop
		}
	}
	return res;
 800e5fa:	7ffb      	ldrb	r3, [r7, #31]
}
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	3724      	adds	r7, #36	; 0x24
 800e600:	46bd      	mov	sp, r7
 800e602:	bd90      	pop	{r4, r7, pc}

0800e604 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800e604:	b580      	push	{r7, lr}
 800e606:	b088      	sub	sp, #32
 800e608:	af00      	add	r7, sp, #0
 800e60a:	60f8      	str	r0, [r7, #12]
 800e60c:	60b9      	str	r1, [r7, #8]
 800e60e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800e610:	2300      	movs	r3, #0
 800e612:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800e61a:	68bb      	ldr	r3, [r7, #8]
 800e61c:	2b01      	cmp	r3, #1
 800e61e:	d904      	bls.n	800e62a <remove_chain+0x26>
 800e620:	69bb      	ldr	r3, [r7, #24]
 800e622:	6a1b      	ldr	r3, [r3, #32]
 800e624:	68ba      	ldr	r2, [r7, #8]
 800e626:	429a      	cmp	r2, r3
 800e628:	d301      	bcc.n	800e62e <remove_chain+0x2a>
 800e62a:	2302      	movs	r3, #2
 800e62c:	e04b      	b.n	800e6c6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d00c      	beq.n	800e64e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800e634:	f04f 32ff 	mov.w	r2, #4294967295
 800e638:	6879      	ldr	r1, [r7, #4]
 800e63a:	69b8      	ldr	r0, [r7, #24]
 800e63c:	f7ff fecb 	bl	800e3d6 <put_fat>
 800e640:	4603      	mov	r3, r0
 800e642:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800e644:	7ffb      	ldrb	r3, [r7, #31]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d001      	beq.n	800e64e <remove_chain+0x4a>
 800e64a:	7ffb      	ldrb	r3, [r7, #31]
 800e64c:	e03b      	b.n	800e6c6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800e64e:	68b9      	ldr	r1, [r7, #8]
 800e650:	68f8      	ldr	r0, [r7, #12]
 800e652:	f7ff fdf0 	bl	800e236 <get_fat>
 800e656:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800e658:	697b      	ldr	r3, [r7, #20]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d031      	beq.n	800e6c2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800e65e:	697b      	ldr	r3, [r7, #20]
 800e660:	2b01      	cmp	r3, #1
 800e662:	d101      	bne.n	800e668 <remove_chain+0x64>
 800e664:	2302      	movs	r3, #2
 800e666:	e02e      	b.n	800e6c6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800e668:	697b      	ldr	r3, [r7, #20]
 800e66a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e66e:	d101      	bne.n	800e674 <remove_chain+0x70>
 800e670:	2301      	movs	r3, #1
 800e672:	e028      	b.n	800e6c6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800e674:	2200      	movs	r2, #0
 800e676:	68b9      	ldr	r1, [r7, #8]
 800e678:	69b8      	ldr	r0, [r7, #24]
 800e67a:	f7ff feac 	bl	800e3d6 <put_fat>
 800e67e:	4603      	mov	r3, r0
 800e680:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800e682:	7ffb      	ldrb	r3, [r7, #31]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d001      	beq.n	800e68c <remove_chain+0x88>
 800e688:	7ffb      	ldrb	r3, [r7, #31]
 800e68a:	e01c      	b.n	800e6c6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800e68c:	69bb      	ldr	r3, [r7, #24]
 800e68e:	699a      	ldr	r2, [r3, #24]
 800e690:	69bb      	ldr	r3, [r7, #24]
 800e692:	6a1b      	ldr	r3, [r3, #32]
 800e694:	3b02      	subs	r3, #2
 800e696:	429a      	cmp	r2, r3
 800e698:	d20b      	bcs.n	800e6b2 <remove_chain+0xae>
			fs->free_clst++;
 800e69a:	69bb      	ldr	r3, [r7, #24]
 800e69c:	699b      	ldr	r3, [r3, #24]
 800e69e:	1c5a      	adds	r2, r3, #1
 800e6a0:	69bb      	ldr	r3, [r7, #24]
 800e6a2:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800e6a4:	69bb      	ldr	r3, [r7, #24]
 800e6a6:	791b      	ldrb	r3, [r3, #4]
 800e6a8:	f043 0301 	orr.w	r3, r3, #1
 800e6ac:	b2da      	uxtb	r2, r3
 800e6ae:	69bb      	ldr	r3, [r7, #24]
 800e6b0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800e6b2:	697b      	ldr	r3, [r7, #20]
 800e6b4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800e6b6:	69bb      	ldr	r3, [r7, #24]
 800e6b8:	6a1b      	ldr	r3, [r3, #32]
 800e6ba:	68ba      	ldr	r2, [r7, #8]
 800e6bc:	429a      	cmp	r2, r3
 800e6be:	d3c6      	bcc.n	800e64e <remove_chain+0x4a>
 800e6c0:	e000      	b.n	800e6c4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800e6c2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800e6c4:	2300      	movs	r3, #0
}
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	3720      	adds	r7, #32
 800e6ca:	46bd      	mov	sp, r7
 800e6cc:	bd80      	pop	{r7, pc}

0800e6ce <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800e6ce:	b580      	push	{r7, lr}
 800e6d0:	b088      	sub	sp, #32
 800e6d2:	af00      	add	r7, sp, #0
 800e6d4:	6078      	str	r0, [r7, #4]
 800e6d6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800e6de:	683b      	ldr	r3, [r7, #0]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d10d      	bne.n	800e700 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800e6e4:	693b      	ldr	r3, [r7, #16]
 800e6e6:	695b      	ldr	r3, [r3, #20]
 800e6e8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800e6ea:	69bb      	ldr	r3, [r7, #24]
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d004      	beq.n	800e6fa <create_chain+0x2c>
 800e6f0:	693b      	ldr	r3, [r7, #16]
 800e6f2:	6a1b      	ldr	r3, [r3, #32]
 800e6f4:	69ba      	ldr	r2, [r7, #24]
 800e6f6:	429a      	cmp	r2, r3
 800e6f8:	d31b      	bcc.n	800e732 <create_chain+0x64>
 800e6fa:	2301      	movs	r3, #1
 800e6fc:	61bb      	str	r3, [r7, #24]
 800e6fe:	e018      	b.n	800e732 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800e700:	6839      	ldr	r1, [r7, #0]
 800e702:	6878      	ldr	r0, [r7, #4]
 800e704:	f7ff fd97 	bl	800e236 <get_fat>
 800e708:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	2b01      	cmp	r3, #1
 800e70e:	d801      	bhi.n	800e714 <create_chain+0x46>
 800e710:	2301      	movs	r3, #1
 800e712:	e070      	b.n	800e7f6 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e71a:	d101      	bne.n	800e720 <create_chain+0x52>
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	e06a      	b.n	800e7f6 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800e720:	693b      	ldr	r3, [r7, #16]
 800e722:	6a1b      	ldr	r3, [r3, #32]
 800e724:	68fa      	ldr	r2, [r7, #12]
 800e726:	429a      	cmp	r2, r3
 800e728:	d201      	bcs.n	800e72e <create_chain+0x60>
 800e72a:	68fb      	ldr	r3, [r7, #12]
 800e72c:	e063      	b.n	800e7f6 <create_chain+0x128>
		scl = clst;
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800e732:	69bb      	ldr	r3, [r7, #24]
 800e734:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800e736:	69fb      	ldr	r3, [r7, #28]
 800e738:	3301      	adds	r3, #1
 800e73a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800e73c:	693b      	ldr	r3, [r7, #16]
 800e73e:	6a1b      	ldr	r3, [r3, #32]
 800e740:	69fa      	ldr	r2, [r7, #28]
 800e742:	429a      	cmp	r2, r3
 800e744:	d307      	bcc.n	800e756 <create_chain+0x88>
				ncl = 2;
 800e746:	2302      	movs	r3, #2
 800e748:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800e74a:	69fa      	ldr	r2, [r7, #28]
 800e74c:	69bb      	ldr	r3, [r7, #24]
 800e74e:	429a      	cmp	r2, r3
 800e750:	d901      	bls.n	800e756 <create_chain+0x88>
 800e752:	2300      	movs	r3, #0
 800e754:	e04f      	b.n	800e7f6 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800e756:	69f9      	ldr	r1, [r7, #28]
 800e758:	6878      	ldr	r0, [r7, #4]
 800e75a:	f7ff fd6c 	bl	800e236 <get_fat>
 800e75e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d00e      	beq.n	800e784 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	2b01      	cmp	r3, #1
 800e76a:	d003      	beq.n	800e774 <create_chain+0xa6>
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e772:	d101      	bne.n	800e778 <create_chain+0xaa>
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	e03e      	b.n	800e7f6 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800e778:	69fa      	ldr	r2, [r7, #28]
 800e77a:	69bb      	ldr	r3, [r7, #24]
 800e77c:	429a      	cmp	r2, r3
 800e77e:	d1da      	bne.n	800e736 <create_chain+0x68>
 800e780:	2300      	movs	r3, #0
 800e782:	e038      	b.n	800e7f6 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800e784:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800e786:	f04f 32ff 	mov.w	r2, #4294967295
 800e78a:	69f9      	ldr	r1, [r7, #28]
 800e78c:	6938      	ldr	r0, [r7, #16]
 800e78e:	f7ff fe22 	bl	800e3d6 <put_fat>
 800e792:	4603      	mov	r3, r0
 800e794:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800e796:	7dfb      	ldrb	r3, [r7, #23]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d109      	bne.n	800e7b0 <create_chain+0xe2>
 800e79c:	683b      	ldr	r3, [r7, #0]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d006      	beq.n	800e7b0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800e7a2:	69fa      	ldr	r2, [r7, #28]
 800e7a4:	6839      	ldr	r1, [r7, #0]
 800e7a6:	6938      	ldr	r0, [r7, #16]
 800e7a8:	f7ff fe15 	bl	800e3d6 <put_fat>
 800e7ac:	4603      	mov	r3, r0
 800e7ae:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800e7b0:	7dfb      	ldrb	r3, [r7, #23]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d116      	bne.n	800e7e4 <create_chain+0x116>
		fs->last_clst = ncl;
 800e7b6:	693b      	ldr	r3, [r7, #16]
 800e7b8:	69fa      	ldr	r2, [r7, #28]
 800e7ba:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800e7bc:	693b      	ldr	r3, [r7, #16]
 800e7be:	699a      	ldr	r2, [r3, #24]
 800e7c0:	693b      	ldr	r3, [r7, #16]
 800e7c2:	6a1b      	ldr	r3, [r3, #32]
 800e7c4:	3b02      	subs	r3, #2
 800e7c6:	429a      	cmp	r2, r3
 800e7c8:	d804      	bhi.n	800e7d4 <create_chain+0x106>
 800e7ca:	693b      	ldr	r3, [r7, #16]
 800e7cc:	699b      	ldr	r3, [r3, #24]
 800e7ce:	1e5a      	subs	r2, r3, #1
 800e7d0:	693b      	ldr	r3, [r7, #16]
 800e7d2:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800e7d4:	693b      	ldr	r3, [r7, #16]
 800e7d6:	791b      	ldrb	r3, [r3, #4]
 800e7d8:	f043 0301 	orr.w	r3, r3, #1
 800e7dc:	b2da      	uxtb	r2, r3
 800e7de:	693b      	ldr	r3, [r7, #16]
 800e7e0:	711a      	strb	r2, [r3, #4]
 800e7e2:	e007      	b.n	800e7f4 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800e7e4:	7dfb      	ldrb	r3, [r7, #23]
 800e7e6:	2b01      	cmp	r3, #1
 800e7e8:	d102      	bne.n	800e7f0 <create_chain+0x122>
 800e7ea:	f04f 33ff 	mov.w	r3, #4294967295
 800e7ee:	e000      	b.n	800e7f2 <create_chain+0x124>
 800e7f0:	2301      	movs	r3, #1
 800e7f2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800e7f4:	69fb      	ldr	r3, [r7, #28]
}
 800e7f6:	4618      	mov	r0, r3
 800e7f8:	3720      	adds	r7, #32
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	bd80      	pop	{r7, pc}

0800e7fe <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800e7fe:	b480      	push	{r7}
 800e800:	b087      	sub	sp, #28
 800e802:	af00      	add	r7, sp, #0
 800e804:	6078      	str	r0, [r7, #4]
 800e806:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e812:	3304      	adds	r3, #4
 800e814:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	899b      	ldrh	r3, [r3, #12]
 800e81a:	461a      	mov	r2, r3
 800e81c:	683b      	ldr	r3, [r7, #0]
 800e81e:	fbb3 f3f2 	udiv	r3, r3, r2
 800e822:	68fa      	ldr	r2, [r7, #12]
 800e824:	8952      	ldrh	r2, [r2, #10]
 800e826:	fbb3 f3f2 	udiv	r3, r3, r2
 800e82a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e82c:	693b      	ldr	r3, [r7, #16]
 800e82e:	1d1a      	adds	r2, r3, #4
 800e830:	613a      	str	r2, [r7, #16]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800e836:	68bb      	ldr	r3, [r7, #8]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d101      	bne.n	800e840 <clmt_clust+0x42>
 800e83c:	2300      	movs	r3, #0
 800e83e:	e010      	b.n	800e862 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800e840:	697a      	ldr	r2, [r7, #20]
 800e842:	68bb      	ldr	r3, [r7, #8]
 800e844:	429a      	cmp	r2, r3
 800e846:	d307      	bcc.n	800e858 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800e848:	697a      	ldr	r2, [r7, #20]
 800e84a:	68bb      	ldr	r3, [r7, #8]
 800e84c:	1ad3      	subs	r3, r2, r3
 800e84e:	617b      	str	r3, [r7, #20]
 800e850:	693b      	ldr	r3, [r7, #16]
 800e852:	3304      	adds	r3, #4
 800e854:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800e856:	e7e9      	b.n	800e82c <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800e858:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800e85a:	693b      	ldr	r3, [r7, #16]
 800e85c:	681a      	ldr	r2, [r3, #0]
 800e85e:	697b      	ldr	r3, [r7, #20]
 800e860:	4413      	add	r3, r2
}
 800e862:	4618      	mov	r0, r3
 800e864:	371c      	adds	r7, #28
 800e866:	46bd      	mov	sp, r7
 800e868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86c:	4770      	bx	lr

0800e86e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800e86e:	b580      	push	{r7, lr}
 800e870:	b086      	sub	sp, #24
 800e872:	af00      	add	r7, sp, #0
 800e874:	6078      	str	r0, [r7, #4]
 800e876:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e884:	d204      	bcs.n	800e890 <dir_sdi+0x22>
 800e886:	683b      	ldr	r3, [r7, #0]
 800e888:	f003 031f 	and.w	r3, r3, #31
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d001      	beq.n	800e894 <dir_sdi+0x26>
		return FR_INT_ERR;
 800e890:	2302      	movs	r3, #2
 800e892:	e071      	b.n	800e978 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	683a      	ldr	r2, [r7, #0]
 800e898:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	689b      	ldr	r3, [r3, #8]
 800e89e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800e8a0:	697b      	ldr	r3, [r7, #20]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d106      	bne.n	800e8b4 <dir_sdi+0x46>
 800e8a6:	693b      	ldr	r3, [r7, #16]
 800e8a8:	781b      	ldrb	r3, [r3, #0]
 800e8aa:	2b02      	cmp	r3, #2
 800e8ac:	d902      	bls.n	800e8b4 <dir_sdi+0x46>
		clst = fs->dirbase;
 800e8ae:	693b      	ldr	r3, [r7, #16]
 800e8b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8b2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800e8b4:	697b      	ldr	r3, [r7, #20]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d10c      	bne.n	800e8d4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800e8ba:	683b      	ldr	r3, [r7, #0]
 800e8bc:	095b      	lsrs	r3, r3, #5
 800e8be:	693a      	ldr	r2, [r7, #16]
 800e8c0:	8912      	ldrh	r2, [r2, #8]
 800e8c2:	4293      	cmp	r3, r2
 800e8c4:	d301      	bcc.n	800e8ca <dir_sdi+0x5c>
 800e8c6:	2302      	movs	r3, #2
 800e8c8:	e056      	b.n	800e978 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800e8ca:	693b      	ldr	r3, [r7, #16]
 800e8cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	61da      	str	r2, [r3, #28]
 800e8d2:	e02d      	b.n	800e930 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800e8d4:	693b      	ldr	r3, [r7, #16]
 800e8d6:	895b      	ldrh	r3, [r3, #10]
 800e8d8:	461a      	mov	r2, r3
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	899b      	ldrh	r3, [r3, #12]
 800e8de:	fb03 f302 	mul.w	r3, r3, r2
 800e8e2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e8e4:	e019      	b.n	800e91a <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	6979      	ldr	r1, [r7, #20]
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	f7ff fca3 	bl	800e236 <get_fat>
 800e8f0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800e8f2:	697b      	ldr	r3, [r7, #20]
 800e8f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8f8:	d101      	bne.n	800e8fe <dir_sdi+0x90>
 800e8fa:	2301      	movs	r3, #1
 800e8fc:	e03c      	b.n	800e978 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800e8fe:	697b      	ldr	r3, [r7, #20]
 800e900:	2b01      	cmp	r3, #1
 800e902:	d904      	bls.n	800e90e <dir_sdi+0xa0>
 800e904:	693b      	ldr	r3, [r7, #16]
 800e906:	6a1b      	ldr	r3, [r3, #32]
 800e908:	697a      	ldr	r2, [r7, #20]
 800e90a:	429a      	cmp	r2, r3
 800e90c:	d301      	bcc.n	800e912 <dir_sdi+0xa4>
 800e90e:	2302      	movs	r3, #2
 800e910:	e032      	b.n	800e978 <dir_sdi+0x10a>
			ofs -= csz;
 800e912:	683a      	ldr	r2, [r7, #0]
 800e914:	68fb      	ldr	r3, [r7, #12]
 800e916:	1ad3      	subs	r3, r2, r3
 800e918:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800e91a:	683a      	ldr	r2, [r7, #0]
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	429a      	cmp	r2, r3
 800e920:	d2e1      	bcs.n	800e8e6 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800e922:	6979      	ldr	r1, [r7, #20]
 800e924:	6938      	ldr	r0, [r7, #16]
 800e926:	f7ff fc67 	bl	800e1f8 <clust2sect>
 800e92a:	4602      	mov	r2, r0
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	697a      	ldr	r2, [r7, #20]
 800e934:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	69db      	ldr	r3, [r3, #28]
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d101      	bne.n	800e942 <dir_sdi+0xd4>
 800e93e:	2302      	movs	r3, #2
 800e940:	e01a      	b.n	800e978 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	69da      	ldr	r2, [r3, #28]
 800e946:	693b      	ldr	r3, [r7, #16]
 800e948:	899b      	ldrh	r3, [r3, #12]
 800e94a:	4619      	mov	r1, r3
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	fbb3 f3f1 	udiv	r3, r3, r1
 800e952:	441a      	add	r2, r3
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800e958:	693b      	ldr	r3, [r7, #16]
 800e95a:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e95e:	693b      	ldr	r3, [r7, #16]
 800e960:	899b      	ldrh	r3, [r3, #12]
 800e962:	461a      	mov	r2, r3
 800e964:	683b      	ldr	r3, [r7, #0]
 800e966:	fbb3 f0f2 	udiv	r0, r3, r2
 800e96a:	fb02 f200 	mul.w	r2, r2, r0
 800e96e:	1a9b      	subs	r3, r3, r2
 800e970:	18ca      	adds	r2, r1, r3
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800e976:	2300      	movs	r3, #0
}
 800e978:	4618      	mov	r0, r3
 800e97a:	3718      	adds	r7, #24
 800e97c:	46bd      	mov	sp, r7
 800e97e:	bd80      	pop	{r7, pc}

0800e980 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b086      	sub	sp, #24
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
 800e988:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	695b      	ldr	r3, [r3, #20]
 800e994:	3320      	adds	r3, #32
 800e996:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	69db      	ldr	r3, [r3, #28]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d003      	beq.n	800e9a8 <dir_next+0x28>
 800e9a0:	68bb      	ldr	r3, [r7, #8]
 800e9a2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e9a6:	d301      	bcc.n	800e9ac <dir_next+0x2c>
 800e9a8:	2304      	movs	r3, #4
 800e9aa:	e0bb      	b.n	800eb24 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	899b      	ldrh	r3, [r3, #12]
 800e9b0:	461a      	mov	r2, r3
 800e9b2:	68bb      	ldr	r3, [r7, #8]
 800e9b4:	fbb3 f1f2 	udiv	r1, r3, r2
 800e9b8:	fb02 f201 	mul.w	r2, r2, r1
 800e9bc:	1a9b      	subs	r3, r3, r2
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	f040 809d 	bne.w	800eafe <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	69db      	ldr	r3, [r3, #28]
 800e9c8:	1c5a      	adds	r2, r3, #1
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	699b      	ldr	r3, [r3, #24]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d10b      	bne.n	800e9ee <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800e9d6:	68bb      	ldr	r3, [r7, #8]
 800e9d8:	095b      	lsrs	r3, r3, #5
 800e9da:	68fa      	ldr	r2, [r7, #12]
 800e9dc:	8912      	ldrh	r2, [r2, #8]
 800e9de:	4293      	cmp	r3, r2
 800e9e0:	f0c0 808d 	bcc.w	800eafe <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	2200      	movs	r2, #0
 800e9e8:	61da      	str	r2, [r3, #28]
 800e9ea:	2304      	movs	r3, #4
 800e9ec:	e09a      	b.n	800eb24 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	899b      	ldrh	r3, [r3, #12]
 800e9f2:	461a      	mov	r2, r3
 800e9f4:	68bb      	ldr	r3, [r7, #8]
 800e9f6:	fbb3 f3f2 	udiv	r3, r3, r2
 800e9fa:	68fa      	ldr	r2, [r7, #12]
 800e9fc:	8952      	ldrh	r2, [r2, #10]
 800e9fe:	3a01      	subs	r2, #1
 800ea00:	4013      	ands	r3, r2
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d17b      	bne.n	800eafe <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ea06:	687a      	ldr	r2, [r7, #4]
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	699b      	ldr	r3, [r3, #24]
 800ea0c:	4619      	mov	r1, r3
 800ea0e:	4610      	mov	r0, r2
 800ea10:	f7ff fc11 	bl	800e236 <get_fat>
 800ea14:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ea16:	697b      	ldr	r3, [r7, #20]
 800ea18:	2b01      	cmp	r3, #1
 800ea1a:	d801      	bhi.n	800ea20 <dir_next+0xa0>
 800ea1c:	2302      	movs	r3, #2
 800ea1e:	e081      	b.n	800eb24 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ea20:	697b      	ldr	r3, [r7, #20]
 800ea22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea26:	d101      	bne.n	800ea2c <dir_next+0xac>
 800ea28:	2301      	movs	r3, #1
 800ea2a:	e07b      	b.n	800eb24 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	6a1b      	ldr	r3, [r3, #32]
 800ea30:	697a      	ldr	r2, [r7, #20]
 800ea32:	429a      	cmp	r2, r3
 800ea34:	d359      	bcc.n	800eaea <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d104      	bne.n	800ea46 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2200      	movs	r2, #0
 800ea40:	61da      	str	r2, [r3, #28]
 800ea42:	2304      	movs	r3, #4
 800ea44:	e06e      	b.n	800eb24 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ea46:	687a      	ldr	r2, [r7, #4]
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	699b      	ldr	r3, [r3, #24]
 800ea4c:	4619      	mov	r1, r3
 800ea4e:	4610      	mov	r0, r2
 800ea50:	f7ff fe3d 	bl	800e6ce <create_chain>
 800ea54:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ea56:	697b      	ldr	r3, [r7, #20]
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d101      	bne.n	800ea60 <dir_next+0xe0>
 800ea5c:	2307      	movs	r3, #7
 800ea5e:	e061      	b.n	800eb24 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ea60:	697b      	ldr	r3, [r7, #20]
 800ea62:	2b01      	cmp	r3, #1
 800ea64:	d101      	bne.n	800ea6a <dir_next+0xea>
 800ea66:	2302      	movs	r3, #2
 800ea68:	e05c      	b.n	800eb24 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ea6a:	697b      	ldr	r3, [r7, #20]
 800ea6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea70:	d101      	bne.n	800ea76 <dir_next+0xf6>
 800ea72:	2301      	movs	r3, #1
 800ea74:	e056      	b.n	800eb24 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ea76:	68f8      	ldr	r0, [r7, #12]
 800ea78:	f7ff fadc 	bl	800e034 <sync_window>
 800ea7c:	4603      	mov	r3, r0
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d001      	beq.n	800ea86 <dir_next+0x106>
 800ea82:	2301      	movs	r3, #1
 800ea84:	e04e      	b.n	800eb24 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	899b      	ldrh	r3, [r3, #12]
 800ea90:	461a      	mov	r2, r3
 800ea92:	2100      	movs	r1, #0
 800ea94:	f7ff f905 	bl	800dca2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ea98:	2300      	movs	r3, #0
 800ea9a:	613b      	str	r3, [r7, #16]
 800ea9c:	6979      	ldr	r1, [r7, #20]
 800ea9e:	68f8      	ldr	r0, [r7, #12]
 800eaa0:	f7ff fbaa 	bl	800e1f8 <clust2sect>
 800eaa4:	4602      	mov	r2, r0
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	639a      	str	r2, [r3, #56]	; 0x38
 800eaaa:	e012      	b.n	800ead2 <dir_next+0x152>
						fs->wflag = 1;
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	2201      	movs	r2, #1
 800eab0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800eab2:	68f8      	ldr	r0, [r7, #12]
 800eab4:	f7ff fabe 	bl	800e034 <sync_window>
 800eab8:	4603      	mov	r3, r0
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d001      	beq.n	800eac2 <dir_next+0x142>
 800eabe:	2301      	movs	r3, #1
 800eac0:	e030      	b.n	800eb24 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800eac2:	693b      	ldr	r3, [r7, #16]
 800eac4:	3301      	adds	r3, #1
 800eac6:	613b      	str	r3, [r7, #16]
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eacc:	1c5a      	adds	r2, r3, #1
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	639a      	str	r2, [r3, #56]	; 0x38
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	895b      	ldrh	r3, [r3, #10]
 800ead6:	461a      	mov	r2, r3
 800ead8:	693b      	ldr	r3, [r7, #16]
 800eada:	4293      	cmp	r3, r2
 800eadc:	d3e6      	bcc.n	800eaac <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eae2:	693b      	ldr	r3, [r7, #16]
 800eae4:	1ad2      	subs	r2, r2, r3
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	639a      	str	r2, [r3, #56]	; 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	697a      	ldr	r2, [r7, #20]
 800eaee:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800eaf0:	6979      	ldr	r1, [r7, #20]
 800eaf2:	68f8      	ldr	r0, [r7, #12]
 800eaf4:	f7ff fb80 	bl	800e1f8 <clust2sect>
 800eaf8:	4602      	mov	r2, r0
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	68ba      	ldr	r2, [r7, #8]
 800eb02:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	899b      	ldrh	r3, [r3, #12]
 800eb0e:	461a      	mov	r2, r3
 800eb10:	68bb      	ldr	r3, [r7, #8]
 800eb12:	fbb3 f0f2 	udiv	r0, r3, r2
 800eb16:	fb02 f200 	mul.w	r2, r2, r0
 800eb1a:	1a9b      	subs	r3, r3, r2
 800eb1c:	18ca      	adds	r2, r1, r3
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800eb22:	2300      	movs	r3, #0
}
 800eb24:	4618      	mov	r0, r3
 800eb26:	3718      	adds	r7, #24
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	bd80      	pop	{r7, pc}

0800eb2c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800eb2c:	b580      	push	{r7, lr}
 800eb2e:	b086      	sub	sp, #24
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	6078      	str	r0, [r7, #4]
 800eb34:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800eb3c:	2100      	movs	r1, #0
 800eb3e:	6878      	ldr	r0, [r7, #4]
 800eb40:	f7ff fe95 	bl	800e86e <dir_sdi>
 800eb44:	4603      	mov	r3, r0
 800eb46:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800eb48:	7dfb      	ldrb	r3, [r7, #23]
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d12b      	bne.n	800eba6 <dir_alloc+0x7a>
		n = 0;
 800eb4e:	2300      	movs	r3, #0
 800eb50:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	69db      	ldr	r3, [r3, #28]
 800eb56:	4619      	mov	r1, r3
 800eb58:	68f8      	ldr	r0, [r7, #12]
 800eb5a:	f7ff faaf 	bl	800e0bc <move_window>
 800eb5e:	4603      	mov	r3, r0
 800eb60:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800eb62:	7dfb      	ldrb	r3, [r7, #23]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d11d      	bne.n	800eba4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	6a1b      	ldr	r3, [r3, #32]
 800eb6c:	781b      	ldrb	r3, [r3, #0]
 800eb6e:	2be5      	cmp	r3, #229	; 0xe5
 800eb70:	d004      	beq.n	800eb7c <dir_alloc+0x50>
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	6a1b      	ldr	r3, [r3, #32]
 800eb76:	781b      	ldrb	r3, [r3, #0]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d107      	bne.n	800eb8c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800eb7c:	693b      	ldr	r3, [r7, #16]
 800eb7e:	3301      	adds	r3, #1
 800eb80:	613b      	str	r3, [r7, #16]
 800eb82:	693a      	ldr	r2, [r7, #16]
 800eb84:	683b      	ldr	r3, [r7, #0]
 800eb86:	429a      	cmp	r2, r3
 800eb88:	d102      	bne.n	800eb90 <dir_alloc+0x64>
 800eb8a:	e00c      	b.n	800eba6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800eb90:	2101      	movs	r1, #1
 800eb92:	6878      	ldr	r0, [r7, #4]
 800eb94:	f7ff fef4 	bl	800e980 <dir_next>
 800eb98:	4603      	mov	r3, r0
 800eb9a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800eb9c:	7dfb      	ldrb	r3, [r7, #23]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d0d7      	beq.n	800eb52 <dir_alloc+0x26>
 800eba2:	e000      	b.n	800eba6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800eba4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800eba6:	7dfb      	ldrb	r3, [r7, #23]
 800eba8:	2b04      	cmp	r3, #4
 800ebaa:	d101      	bne.n	800ebb0 <dir_alloc+0x84>
 800ebac:	2307      	movs	r3, #7
 800ebae:	75fb      	strb	r3, [r7, #23]
	return res;
 800ebb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	3718      	adds	r7, #24
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	bd80      	pop	{r7, pc}

0800ebba <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800ebba:	b580      	push	{r7, lr}
 800ebbc:	b084      	sub	sp, #16
 800ebbe:	af00      	add	r7, sp, #0
 800ebc0:	6078      	str	r0, [r7, #4]
 800ebc2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800ebc4:	683b      	ldr	r3, [r7, #0]
 800ebc6:	331a      	adds	r3, #26
 800ebc8:	4618      	mov	r0, r3
 800ebca:	f7fe ffc7 	bl	800db5c <ld_word>
 800ebce:	4603      	mov	r3, r0
 800ebd0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	781b      	ldrb	r3, [r3, #0]
 800ebd6:	2b03      	cmp	r3, #3
 800ebd8:	d109      	bne.n	800ebee <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	3314      	adds	r3, #20
 800ebde:	4618      	mov	r0, r3
 800ebe0:	f7fe ffbc 	bl	800db5c <ld_word>
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	041b      	lsls	r3, r3, #16
 800ebe8:	68fa      	ldr	r2, [r7, #12]
 800ebea:	4313      	orrs	r3, r2
 800ebec:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800ebee:	68fb      	ldr	r3, [r7, #12]
}
 800ebf0:	4618      	mov	r0, r3
 800ebf2:	3710      	adds	r7, #16
 800ebf4:	46bd      	mov	sp, r7
 800ebf6:	bd80      	pop	{r7, pc}

0800ebf8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800ebf8:	b580      	push	{r7, lr}
 800ebfa:	b084      	sub	sp, #16
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	60f8      	str	r0, [r7, #12]
 800ec00:	60b9      	str	r1, [r7, #8]
 800ec02:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800ec04:	68bb      	ldr	r3, [r7, #8]
 800ec06:	331a      	adds	r3, #26
 800ec08:	687a      	ldr	r2, [r7, #4]
 800ec0a:	b292      	uxth	r2, r2
 800ec0c:	4611      	mov	r1, r2
 800ec0e:	4618      	mov	r0, r3
 800ec10:	f7fe ffdf 	bl	800dbd2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	781b      	ldrb	r3, [r3, #0]
 800ec18:	2b03      	cmp	r3, #3
 800ec1a:	d109      	bne.n	800ec30 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ec1c:	68bb      	ldr	r3, [r7, #8]
 800ec1e:	f103 0214 	add.w	r2, r3, #20
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	0c1b      	lsrs	r3, r3, #16
 800ec26:	b29b      	uxth	r3, r3
 800ec28:	4619      	mov	r1, r3
 800ec2a:	4610      	mov	r0, r2
 800ec2c:	f7fe ffd1 	bl	800dbd2 <st_word>
	}
}
 800ec30:	bf00      	nop
 800ec32:	3710      	adds	r7, #16
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}

0800ec38 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800ec38:	b590      	push	{r4, r7, lr}
 800ec3a:	b087      	sub	sp, #28
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
 800ec40:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800ec42:	683b      	ldr	r3, [r7, #0]
 800ec44:	331a      	adds	r3, #26
 800ec46:	4618      	mov	r0, r3
 800ec48:	f7fe ff88 	bl	800db5c <ld_word>
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d001      	beq.n	800ec56 <cmp_lfn+0x1e>
 800ec52:	2300      	movs	r3, #0
 800ec54:	e059      	b.n	800ed0a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800ec56:	683b      	ldr	r3, [r7, #0]
 800ec58:	781b      	ldrb	r3, [r3, #0]
 800ec5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ec5e:	1e5a      	subs	r2, r3, #1
 800ec60:	4613      	mov	r3, r2
 800ec62:	005b      	lsls	r3, r3, #1
 800ec64:	4413      	add	r3, r2
 800ec66:	009b      	lsls	r3, r3, #2
 800ec68:	4413      	add	r3, r2
 800ec6a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	81fb      	strh	r3, [r7, #14]
 800ec70:	2300      	movs	r3, #0
 800ec72:	613b      	str	r3, [r7, #16]
 800ec74:	e033      	b.n	800ecde <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ec76:	4a27      	ldr	r2, [pc, #156]	; (800ed14 <cmp_lfn+0xdc>)
 800ec78:	693b      	ldr	r3, [r7, #16]
 800ec7a:	4413      	add	r3, r2
 800ec7c:	781b      	ldrb	r3, [r3, #0]
 800ec7e:	461a      	mov	r2, r3
 800ec80:	683b      	ldr	r3, [r7, #0]
 800ec82:	4413      	add	r3, r2
 800ec84:	4618      	mov	r0, r3
 800ec86:	f7fe ff69 	bl	800db5c <ld_word>
 800ec8a:	4603      	mov	r3, r0
 800ec8c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800ec8e:	89fb      	ldrh	r3, [r7, #14]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d01a      	beq.n	800ecca <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800ec94:	697b      	ldr	r3, [r7, #20]
 800ec96:	2bfe      	cmp	r3, #254	; 0xfe
 800ec98:	d812      	bhi.n	800ecc0 <cmp_lfn+0x88>
 800ec9a:	89bb      	ldrh	r3, [r7, #12]
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	f002 fd23 	bl	80116e8 <ff_wtoupper>
 800eca2:	4603      	mov	r3, r0
 800eca4:	461c      	mov	r4, r3
 800eca6:	697b      	ldr	r3, [r7, #20]
 800eca8:	1c5a      	adds	r2, r3, #1
 800ecaa:	617a      	str	r2, [r7, #20]
 800ecac:	005b      	lsls	r3, r3, #1
 800ecae:	687a      	ldr	r2, [r7, #4]
 800ecb0:	4413      	add	r3, r2
 800ecb2:	881b      	ldrh	r3, [r3, #0]
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	f002 fd17 	bl	80116e8 <ff_wtoupper>
 800ecba:	4603      	mov	r3, r0
 800ecbc:	429c      	cmp	r4, r3
 800ecbe:	d001      	beq.n	800ecc4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800ecc0:	2300      	movs	r3, #0
 800ecc2:	e022      	b.n	800ed0a <cmp_lfn+0xd2>
			}
			wc = uc;
 800ecc4:	89bb      	ldrh	r3, [r7, #12]
 800ecc6:	81fb      	strh	r3, [r7, #14]
 800ecc8:	e006      	b.n	800ecd8 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ecca:	89bb      	ldrh	r3, [r7, #12]
 800eccc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ecd0:	4293      	cmp	r3, r2
 800ecd2:	d001      	beq.n	800ecd8 <cmp_lfn+0xa0>
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	e018      	b.n	800ed0a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ecd8:	693b      	ldr	r3, [r7, #16]
 800ecda:	3301      	adds	r3, #1
 800ecdc:	613b      	str	r3, [r7, #16]
 800ecde:	693b      	ldr	r3, [r7, #16]
 800ece0:	2b0c      	cmp	r3, #12
 800ece2:	d9c8      	bls.n	800ec76 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800ece4:	683b      	ldr	r3, [r7, #0]
 800ece6:	781b      	ldrb	r3, [r3, #0]
 800ece8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d00b      	beq.n	800ed08 <cmp_lfn+0xd0>
 800ecf0:	89fb      	ldrh	r3, [r7, #14]
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d008      	beq.n	800ed08 <cmp_lfn+0xd0>
 800ecf6:	697b      	ldr	r3, [r7, #20]
 800ecf8:	005b      	lsls	r3, r3, #1
 800ecfa:	687a      	ldr	r2, [r7, #4]
 800ecfc:	4413      	add	r3, r2
 800ecfe:	881b      	ldrh	r3, [r3, #0]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d001      	beq.n	800ed08 <cmp_lfn+0xd0>
 800ed04:	2300      	movs	r3, #0
 800ed06:	e000      	b.n	800ed0a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ed08:	2301      	movs	r3, #1
}
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	371c      	adds	r7, #28
 800ed0e:	46bd      	mov	sp, r7
 800ed10:	bd90      	pop	{r4, r7, pc}
 800ed12:	bf00      	nop
 800ed14:	08017c34 	.word	0x08017c34

0800ed18 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b086      	sub	sp, #24
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
 800ed20:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800ed22:	683b      	ldr	r3, [r7, #0]
 800ed24:	331a      	adds	r3, #26
 800ed26:	4618      	mov	r0, r3
 800ed28:	f7fe ff18 	bl	800db5c <ld_word>
 800ed2c:	4603      	mov	r3, r0
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d001      	beq.n	800ed36 <pick_lfn+0x1e>
 800ed32:	2300      	movs	r3, #0
 800ed34:	e04d      	b.n	800edd2 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800ed36:	683b      	ldr	r3, [r7, #0]
 800ed38:	781b      	ldrb	r3, [r3, #0]
 800ed3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ed3e:	1e5a      	subs	r2, r3, #1
 800ed40:	4613      	mov	r3, r2
 800ed42:	005b      	lsls	r3, r3, #1
 800ed44:	4413      	add	r3, r2
 800ed46:	009b      	lsls	r3, r3, #2
 800ed48:	4413      	add	r3, r2
 800ed4a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ed4c:	2301      	movs	r3, #1
 800ed4e:	81fb      	strh	r3, [r7, #14]
 800ed50:	2300      	movs	r3, #0
 800ed52:	613b      	str	r3, [r7, #16]
 800ed54:	e028      	b.n	800eda8 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800ed56:	4a21      	ldr	r2, [pc, #132]	; (800eddc <pick_lfn+0xc4>)
 800ed58:	693b      	ldr	r3, [r7, #16]
 800ed5a:	4413      	add	r3, r2
 800ed5c:	781b      	ldrb	r3, [r3, #0]
 800ed5e:	461a      	mov	r2, r3
 800ed60:	683b      	ldr	r3, [r7, #0]
 800ed62:	4413      	add	r3, r2
 800ed64:	4618      	mov	r0, r3
 800ed66:	f7fe fef9 	bl	800db5c <ld_word>
 800ed6a:	4603      	mov	r3, r0
 800ed6c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800ed6e:	89fb      	ldrh	r3, [r7, #14]
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d00f      	beq.n	800ed94 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800ed74:	697b      	ldr	r3, [r7, #20]
 800ed76:	2bfe      	cmp	r3, #254	; 0xfe
 800ed78:	d901      	bls.n	800ed7e <pick_lfn+0x66>
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	e029      	b.n	800edd2 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800ed7e:	89bb      	ldrh	r3, [r7, #12]
 800ed80:	81fb      	strh	r3, [r7, #14]
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	1c5a      	adds	r2, r3, #1
 800ed86:	617a      	str	r2, [r7, #20]
 800ed88:	005b      	lsls	r3, r3, #1
 800ed8a:	687a      	ldr	r2, [r7, #4]
 800ed8c:	4413      	add	r3, r2
 800ed8e:	89fa      	ldrh	r2, [r7, #14]
 800ed90:	801a      	strh	r2, [r3, #0]
 800ed92:	e006      	b.n	800eda2 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ed94:	89bb      	ldrh	r3, [r7, #12]
 800ed96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ed9a:	4293      	cmp	r3, r2
 800ed9c:	d001      	beq.n	800eda2 <pick_lfn+0x8a>
 800ed9e:	2300      	movs	r3, #0
 800eda0:	e017      	b.n	800edd2 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800eda2:	693b      	ldr	r3, [r7, #16]
 800eda4:	3301      	adds	r3, #1
 800eda6:	613b      	str	r3, [r7, #16]
 800eda8:	693b      	ldr	r3, [r7, #16]
 800edaa:	2b0c      	cmp	r3, #12
 800edac:	d9d3      	bls.n	800ed56 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	781b      	ldrb	r3, [r3, #0]
 800edb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d00a      	beq.n	800edd0 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800edba:	697b      	ldr	r3, [r7, #20]
 800edbc:	2bfe      	cmp	r3, #254	; 0xfe
 800edbe:	d901      	bls.n	800edc4 <pick_lfn+0xac>
 800edc0:	2300      	movs	r3, #0
 800edc2:	e006      	b.n	800edd2 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800edc4:	697b      	ldr	r3, [r7, #20]
 800edc6:	005b      	lsls	r3, r3, #1
 800edc8:	687a      	ldr	r2, [r7, #4]
 800edca:	4413      	add	r3, r2
 800edcc:	2200      	movs	r2, #0
 800edce:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800edd0:	2301      	movs	r3, #1
}
 800edd2:	4618      	mov	r0, r3
 800edd4:	3718      	adds	r7, #24
 800edd6:	46bd      	mov	sp, r7
 800edd8:	bd80      	pop	{r7, pc}
 800edda:	bf00      	nop
 800eddc:	08017c34 	.word	0x08017c34

0800ede0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ede0:	b580      	push	{r7, lr}
 800ede2:	b088      	sub	sp, #32
 800ede4:	af00      	add	r7, sp, #0
 800ede6:	60f8      	str	r0, [r7, #12]
 800ede8:	60b9      	str	r1, [r7, #8]
 800edea:	4611      	mov	r1, r2
 800edec:	461a      	mov	r2, r3
 800edee:	460b      	mov	r3, r1
 800edf0:	71fb      	strb	r3, [r7, #7]
 800edf2:	4613      	mov	r3, r2
 800edf4:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800edf6:	68bb      	ldr	r3, [r7, #8]
 800edf8:	330d      	adds	r3, #13
 800edfa:	79ba      	ldrb	r2, [r7, #6]
 800edfc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800edfe:	68bb      	ldr	r3, [r7, #8]
 800ee00:	330b      	adds	r3, #11
 800ee02:	220f      	movs	r2, #15
 800ee04:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800ee06:	68bb      	ldr	r3, [r7, #8]
 800ee08:	330c      	adds	r3, #12
 800ee0a:	2200      	movs	r2, #0
 800ee0c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800ee0e:	68bb      	ldr	r3, [r7, #8]
 800ee10:	331a      	adds	r3, #26
 800ee12:	2100      	movs	r1, #0
 800ee14:	4618      	mov	r0, r3
 800ee16:	f7fe fedc 	bl	800dbd2 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ee1a:	79fb      	ldrb	r3, [r7, #7]
 800ee1c:	1e5a      	subs	r2, r3, #1
 800ee1e:	4613      	mov	r3, r2
 800ee20:	005b      	lsls	r3, r3, #1
 800ee22:	4413      	add	r3, r2
 800ee24:	009b      	lsls	r3, r3, #2
 800ee26:	4413      	add	r3, r2
 800ee28:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	82fb      	strh	r3, [r7, #22]
 800ee2e:	2300      	movs	r3, #0
 800ee30:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ee32:	8afb      	ldrh	r3, [r7, #22]
 800ee34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ee38:	4293      	cmp	r3, r2
 800ee3a:	d007      	beq.n	800ee4c <put_lfn+0x6c>
 800ee3c:	69fb      	ldr	r3, [r7, #28]
 800ee3e:	1c5a      	adds	r2, r3, #1
 800ee40:	61fa      	str	r2, [r7, #28]
 800ee42:	005b      	lsls	r3, r3, #1
 800ee44:	68fa      	ldr	r2, [r7, #12]
 800ee46:	4413      	add	r3, r2
 800ee48:	881b      	ldrh	r3, [r3, #0]
 800ee4a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800ee4c:	4a17      	ldr	r2, [pc, #92]	; (800eeac <put_lfn+0xcc>)
 800ee4e:	69bb      	ldr	r3, [r7, #24]
 800ee50:	4413      	add	r3, r2
 800ee52:	781b      	ldrb	r3, [r3, #0]
 800ee54:	461a      	mov	r2, r3
 800ee56:	68bb      	ldr	r3, [r7, #8]
 800ee58:	4413      	add	r3, r2
 800ee5a:	8afa      	ldrh	r2, [r7, #22]
 800ee5c:	4611      	mov	r1, r2
 800ee5e:	4618      	mov	r0, r3
 800ee60:	f7fe feb7 	bl	800dbd2 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800ee64:	8afb      	ldrh	r3, [r7, #22]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d102      	bne.n	800ee70 <put_lfn+0x90>
 800ee6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ee6e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ee70:	69bb      	ldr	r3, [r7, #24]
 800ee72:	3301      	adds	r3, #1
 800ee74:	61bb      	str	r3, [r7, #24]
 800ee76:	69bb      	ldr	r3, [r7, #24]
 800ee78:	2b0c      	cmp	r3, #12
 800ee7a:	d9da      	bls.n	800ee32 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800ee7c:	8afb      	ldrh	r3, [r7, #22]
 800ee7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ee82:	4293      	cmp	r3, r2
 800ee84:	d006      	beq.n	800ee94 <put_lfn+0xb4>
 800ee86:	69fb      	ldr	r3, [r7, #28]
 800ee88:	005b      	lsls	r3, r3, #1
 800ee8a:	68fa      	ldr	r2, [r7, #12]
 800ee8c:	4413      	add	r3, r2
 800ee8e:	881b      	ldrh	r3, [r3, #0]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d103      	bne.n	800ee9c <put_lfn+0xbc>
 800ee94:	79fb      	ldrb	r3, [r7, #7]
 800ee96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee9a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ee9c:	68bb      	ldr	r3, [r7, #8]
 800ee9e:	79fa      	ldrb	r2, [r7, #7]
 800eea0:	701a      	strb	r2, [r3, #0]
}
 800eea2:	bf00      	nop
 800eea4:	3720      	adds	r7, #32
 800eea6:	46bd      	mov	sp, r7
 800eea8:	bd80      	pop	{r7, pc}
 800eeaa:	bf00      	nop
 800eeac:	08017c34 	.word	0x08017c34

0800eeb0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b08c      	sub	sp, #48	; 0x30
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	60f8      	str	r0, [r7, #12]
 800eeb8:	60b9      	str	r1, [r7, #8]
 800eeba:	607a      	str	r2, [r7, #4]
 800eebc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800eebe:	220b      	movs	r2, #11
 800eec0:	68b9      	ldr	r1, [r7, #8]
 800eec2:	68f8      	ldr	r0, [r7, #12]
 800eec4:	f7fe fecc 	bl	800dc60 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800eec8:	683b      	ldr	r3, [r7, #0]
 800eeca:	2b05      	cmp	r3, #5
 800eecc:	d92b      	bls.n	800ef26 <gen_numname+0x76>
		sr = seq;
 800eece:	683b      	ldr	r3, [r7, #0]
 800eed0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800eed2:	e022      	b.n	800ef1a <gen_numname+0x6a>
			wc = *lfn++;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	1c9a      	adds	r2, r3, #2
 800eed8:	607a      	str	r2, [r7, #4]
 800eeda:	881b      	ldrh	r3, [r3, #0]
 800eedc:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800eede:	2300      	movs	r3, #0
 800eee0:	62bb      	str	r3, [r7, #40]	; 0x28
 800eee2:	e017      	b.n	800ef14 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800eee4:	69fb      	ldr	r3, [r7, #28]
 800eee6:	005a      	lsls	r2, r3, #1
 800eee8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800eeea:	f003 0301 	and.w	r3, r3, #1
 800eeee:	4413      	add	r3, r2
 800eef0:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800eef2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800eef4:	085b      	lsrs	r3, r3, #1
 800eef6:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800eef8:	69fb      	ldr	r3, [r7, #28]
 800eefa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d005      	beq.n	800ef0e <gen_numname+0x5e>
 800ef02:	69fb      	ldr	r3, [r7, #28]
 800ef04:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800ef08:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800ef0c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800ef0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef10:	3301      	adds	r3, #1
 800ef12:	62bb      	str	r3, [r7, #40]	; 0x28
 800ef14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef16:	2b0f      	cmp	r3, #15
 800ef18:	d9e4      	bls.n	800eee4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	881b      	ldrh	r3, [r3, #0]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d1d8      	bne.n	800eed4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800ef22:	69fb      	ldr	r3, [r7, #28]
 800ef24:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800ef26:	2307      	movs	r3, #7
 800ef28:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800ef2a:	683b      	ldr	r3, [r7, #0]
 800ef2c:	b2db      	uxtb	r3, r3
 800ef2e:	f003 030f 	and.w	r3, r3, #15
 800ef32:	b2db      	uxtb	r3, r3
 800ef34:	3330      	adds	r3, #48	; 0x30
 800ef36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800ef3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ef3e:	2b39      	cmp	r3, #57	; 0x39
 800ef40:	d904      	bls.n	800ef4c <gen_numname+0x9c>
 800ef42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ef46:	3307      	adds	r3, #7
 800ef48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800ef4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef4e:	1e5a      	subs	r2, r3, #1
 800ef50:	62ba      	str	r2, [r7, #40]	; 0x28
 800ef52:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800ef56:	4413      	add	r3, r2
 800ef58:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800ef5c:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	091b      	lsrs	r3, r3, #4
 800ef64:	603b      	str	r3, [r7, #0]
	} while (seq);
 800ef66:	683b      	ldr	r3, [r7, #0]
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d1de      	bne.n	800ef2a <gen_numname+0x7a>
	ns[i] = '~';
 800ef6c:	f107 0214 	add.w	r2, r7, #20
 800ef70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef72:	4413      	add	r3, r2
 800ef74:	227e      	movs	r2, #126	; 0x7e
 800ef76:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800ef78:	2300      	movs	r3, #0
 800ef7a:	627b      	str	r3, [r7, #36]	; 0x24
 800ef7c:	e002      	b.n	800ef84 <gen_numname+0xd4>
 800ef7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef80:	3301      	adds	r3, #1
 800ef82:	627b      	str	r3, [r7, #36]	; 0x24
 800ef84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ef86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef88:	429a      	cmp	r2, r3
 800ef8a:	d205      	bcs.n	800ef98 <gen_numname+0xe8>
 800ef8c:	68fa      	ldr	r2, [r7, #12]
 800ef8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef90:	4413      	add	r3, r2
 800ef92:	781b      	ldrb	r3, [r3, #0]
 800ef94:	2b20      	cmp	r3, #32
 800ef96:	d1f2      	bne.n	800ef7e <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800ef98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef9a:	2b07      	cmp	r3, #7
 800ef9c:	d808      	bhi.n	800efb0 <gen_numname+0x100>
 800ef9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efa0:	1c5a      	adds	r2, r3, #1
 800efa2:	62ba      	str	r2, [r7, #40]	; 0x28
 800efa4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800efa8:	4413      	add	r3, r2
 800efaa:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800efae:	e000      	b.n	800efb2 <gen_numname+0x102>
 800efb0:	2120      	movs	r1, #32
 800efb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efb4:	1c5a      	adds	r2, r3, #1
 800efb6:	627a      	str	r2, [r7, #36]	; 0x24
 800efb8:	68fa      	ldr	r2, [r7, #12]
 800efba:	4413      	add	r3, r2
 800efbc:	460a      	mov	r2, r1
 800efbe:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800efc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efc2:	2b07      	cmp	r3, #7
 800efc4:	d9e8      	bls.n	800ef98 <gen_numname+0xe8>
}
 800efc6:	bf00      	nop
 800efc8:	3730      	adds	r7, #48	; 0x30
 800efca:	46bd      	mov	sp, r7
 800efcc:	bd80      	pop	{r7, pc}

0800efce <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800efce:	b480      	push	{r7}
 800efd0:	b085      	sub	sp, #20
 800efd2:	af00      	add	r7, sp, #0
 800efd4:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800efd6:	2300      	movs	r3, #0
 800efd8:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800efda:	230b      	movs	r3, #11
 800efdc:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800efde:	7bfb      	ldrb	r3, [r7, #15]
 800efe0:	b2da      	uxtb	r2, r3
 800efe2:	0852      	lsrs	r2, r2, #1
 800efe4:	01db      	lsls	r3, r3, #7
 800efe6:	4313      	orrs	r3, r2
 800efe8:	b2da      	uxtb	r2, r3
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	1c59      	adds	r1, r3, #1
 800efee:	6079      	str	r1, [r7, #4]
 800eff0:	781b      	ldrb	r3, [r3, #0]
 800eff2:	4413      	add	r3, r2
 800eff4:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800eff6:	68bb      	ldr	r3, [r7, #8]
 800eff8:	3b01      	subs	r3, #1
 800effa:	60bb      	str	r3, [r7, #8]
 800effc:	68bb      	ldr	r3, [r7, #8]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d1ed      	bne.n	800efde <sum_sfn+0x10>
	return sum;
 800f002:	7bfb      	ldrb	r3, [r7, #15]
}
 800f004:	4618      	mov	r0, r3
 800f006:	3714      	adds	r7, #20
 800f008:	46bd      	mov	sp, r7
 800f00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00e:	4770      	bx	lr

0800f010 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800f010:	b580      	push	{r7, lr}
 800f012:	b086      	sub	sp, #24
 800f014:	af00      	add	r7, sp, #0
 800f016:	6078      	str	r0, [r7, #4]
 800f018:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800f01a:	2304      	movs	r3, #4
 800f01c:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800f024:	23ff      	movs	r3, #255	; 0xff
 800f026:	757b      	strb	r3, [r7, #21]
 800f028:	23ff      	movs	r3, #255	; 0xff
 800f02a:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800f02c:	e081      	b.n	800f132 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	69db      	ldr	r3, [r3, #28]
 800f032:	4619      	mov	r1, r3
 800f034:	6938      	ldr	r0, [r7, #16]
 800f036:	f7ff f841 	bl	800e0bc <move_window>
 800f03a:	4603      	mov	r3, r0
 800f03c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f03e:	7dfb      	ldrb	r3, [r7, #23]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d17c      	bne.n	800f13e <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	6a1b      	ldr	r3, [r3, #32]
 800f048:	781b      	ldrb	r3, [r3, #0]
 800f04a:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800f04c:	7dbb      	ldrb	r3, [r7, #22]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d102      	bne.n	800f058 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800f052:	2304      	movs	r3, #4
 800f054:	75fb      	strb	r3, [r7, #23]
 800f056:	e077      	b.n	800f148 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	6a1b      	ldr	r3, [r3, #32]
 800f05c:	330b      	adds	r3, #11
 800f05e:	781b      	ldrb	r3, [r3, #0]
 800f060:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f064:	73fb      	strb	r3, [r7, #15]
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	7bfa      	ldrb	r2, [r7, #15]
 800f06a:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800f06c:	7dbb      	ldrb	r3, [r7, #22]
 800f06e:	2be5      	cmp	r3, #229	; 0xe5
 800f070:	d00e      	beq.n	800f090 <dir_read+0x80>
 800f072:	7dbb      	ldrb	r3, [r7, #22]
 800f074:	2b2e      	cmp	r3, #46	; 0x2e
 800f076:	d00b      	beq.n	800f090 <dir_read+0x80>
 800f078:	7bfb      	ldrb	r3, [r7, #15]
 800f07a:	f023 0320 	bic.w	r3, r3, #32
 800f07e:	2b08      	cmp	r3, #8
 800f080:	bf0c      	ite	eq
 800f082:	2301      	moveq	r3, #1
 800f084:	2300      	movne	r3, #0
 800f086:	b2db      	uxtb	r3, r3
 800f088:	461a      	mov	r2, r3
 800f08a:	683b      	ldr	r3, [r7, #0]
 800f08c:	4293      	cmp	r3, r2
 800f08e:	d002      	beq.n	800f096 <dir_read+0x86>
				ord = 0xFF;
 800f090:	23ff      	movs	r3, #255	; 0xff
 800f092:	757b      	strb	r3, [r7, #21]
 800f094:	e044      	b.n	800f120 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800f096:	7bfb      	ldrb	r3, [r7, #15]
 800f098:	2b0f      	cmp	r3, #15
 800f09a:	d12f      	bne.n	800f0fc <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800f09c:	7dbb      	ldrb	r3, [r7, #22]
 800f09e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d00d      	beq.n	800f0c2 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	6a1b      	ldr	r3, [r3, #32]
 800f0aa:	7b5b      	ldrb	r3, [r3, #13]
 800f0ac:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800f0ae:	7dbb      	ldrb	r3, [r7, #22]
 800f0b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f0b4:	75bb      	strb	r3, [r7, #22]
 800f0b6:	7dbb      	ldrb	r3, [r7, #22]
 800f0b8:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	695a      	ldr	r2, [r3, #20]
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800f0c2:	7dba      	ldrb	r2, [r7, #22]
 800f0c4:	7d7b      	ldrb	r3, [r7, #21]
 800f0c6:	429a      	cmp	r2, r3
 800f0c8:	d115      	bne.n	800f0f6 <dir_read+0xe6>
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	6a1b      	ldr	r3, [r3, #32]
 800f0ce:	330d      	adds	r3, #13
 800f0d0:	781b      	ldrb	r3, [r3, #0]
 800f0d2:	7d3a      	ldrb	r2, [r7, #20]
 800f0d4:	429a      	cmp	r2, r3
 800f0d6:	d10e      	bne.n	800f0f6 <dir_read+0xe6>
 800f0d8:	693b      	ldr	r3, [r7, #16]
 800f0da:	691a      	ldr	r2, [r3, #16]
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	6a1b      	ldr	r3, [r3, #32]
 800f0e0:	4619      	mov	r1, r3
 800f0e2:	4610      	mov	r0, r2
 800f0e4:	f7ff fe18 	bl	800ed18 <pick_lfn>
 800f0e8:	4603      	mov	r3, r0
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d003      	beq.n	800f0f6 <dir_read+0xe6>
 800f0ee:	7d7b      	ldrb	r3, [r7, #21]
 800f0f0:	3b01      	subs	r3, #1
 800f0f2:	b2db      	uxtb	r3, r3
 800f0f4:	e000      	b.n	800f0f8 <dir_read+0xe8>
 800f0f6:	23ff      	movs	r3, #255	; 0xff
 800f0f8:	757b      	strb	r3, [r7, #21]
 800f0fa:	e011      	b.n	800f120 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800f0fc:	7d7b      	ldrb	r3, [r7, #21]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d109      	bne.n	800f116 <dir_read+0x106>
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	6a1b      	ldr	r3, [r3, #32]
 800f106:	4618      	mov	r0, r3
 800f108:	f7ff ff61 	bl	800efce <sum_sfn>
 800f10c:	4603      	mov	r3, r0
 800f10e:	461a      	mov	r2, r3
 800f110:	7d3b      	ldrb	r3, [r7, #20]
 800f112:	4293      	cmp	r3, r2
 800f114:	d015      	beq.n	800f142 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	f04f 32ff 	mov.w	r2, #4294967295
 800f11c:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800f11e:	e010      	b.n	800f142 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800f120:	2100      	movs	r1, #0
 800f122:	6878      	ldr	r0, [r7, #4]
 800f124:	f7ff fc2c 	bl	800e980 <dir_next>
 800f128:	4603      	mov	r3, r0
 800f12a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f12c:	7dfb      	ldrb	r3, [r7, #23]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d109      	bne.n	800f146 <dir_read+0x136>
	while (dp->sect) {
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	69db      	ldr	r3, [r3, #28]
 800f136:	2b00      	cmp	r3, #0
 800f138:	f47f af79 	bne.w	800f02e <dir_read+0x1e>
 800f13c:	e004      	b.n	800f148 <dir_read+0x138>
		if (res != FR_OK) break;
 800f13e:	bf00      	nop
 800f140:	e002      	b.n	800f148 <dir_read+0x138>
					break;
 800f142:	bf00      	nop
 800f144:	e000      	b.n	800f148 <dir_read+0x138>
		if (res != FR_OK) break;
 800f146:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800f148:	7dfb      	ldrb	r3, [r7, #23]
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d002      	beq.n	800f154 <dir_read+0x144>
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	2200      	movs	r2, #0
 800f152:	61da      	str	r2, [r3, #28]
	return res;
 800f154:	7dfb      	ldrb	r3, [r7, #23]
}
 800f156:	4618      	mov	r0, r3
 800f158:	3718      	adds	r7, #24
 800f15a:	46bd      	mov	sp, r7
 800f15c:	bd80      	pop	{r7, pc}

0800f15e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800f15e:	b580      	push	{r7, lr}
 800f160:	b086      	sub	sp, #24
 800f162:	af00      	add	r7, sp, #0
 800f164:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800f16c:	2100      	movs	r1, #0
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	f7ff fb7d 	bl	800e86e <dir_sdi>
 800f174:	4603      	mov	r3, r0
 800f176:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800f178:	7dfb      	ldrb	r3, [r7, #23]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d001      	beq.n	800f182 <dir_find+0x24>
 800f17e:	7dfb      	ldrb	r3, [r7, #23]
 800f180:	e0a9      	b.n	800f2d6 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800f182:	23ff      	movs	r3, #255	; 0xff
 800f184:	753b      	strb	r3, [r7, #20]
 800f186:	7d3b      	ldrb	r3, [r7, #20]
 800f188:	757b      	strb	r3, [r7, #21]
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	f04f 32ff 	mov.w	r2, #4294967295
 800f190:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	69db      	ldr	r3, [r3, #28]
 800f196:	4619      	mov	r1, r3
 800f198:	6938      	ldr	r0, [r7, #16]
 800f19a:	f7fe ff8f 	bl	800e0bc <move_window>
 800f19e:	4603      	mov	r3, r0
 800f1a0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f1a2:	7dfb      	ldrb	r3, [r7, #23]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	f040 8090 	bne.w	800f2ca <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	6a1b      	ldr	r3, [r3, #32]
 800f1ae:	781b      	ldrb	r3, [r3, #0]
 800f1b0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800f1b2:	7dbb      	ldrb	r3, [r7, #22]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d102      	bne.n	800f1be <dir_find+0x60>
 800f1b8:	2304      	movs	r3, #4
 800f1ba:	75fb      	strb	r3, [r7, #23]
 800f1bc:	e08a      	b.n	800f2d4 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	6a1b      	ldr	r3, [r3, #32]
 800f1c2:	330b      	adds	r3, #11
 800f1c4:	781b      	ldrb	r3, [r3, #0]
 800f1c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f1ca:	73fb      	strb	r3, [r7, #15]
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	7bfa      	ldrb	r2, [r7, #15]
 800f1d0:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800f1d2:	7dbb      	ldrb	r3, [r7, #22]
 800f1d4:	2be5      	cmp	r3, #229	; 0xe5
 800f1d6:	d007      	beq.n	800f1e8 <dir_find+0x8a>
 800f1d8:	7bfb      	ldrb	r3, [r7, #15]
 800f1da:	f003 0308 	and.w	r3, r3, #8
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d009      	beq.n	800f1f6 <dir_find+0x98>
 800f1e2:	7bfb      	ldrb	r3, [r7, #15]
 800f1e4:	2b0f      	cmp	r3, #15
 800f1e6:	d006      	beq.n	800f1f6 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800f1e8:	23ff      	movs	r3, #255	; 0xff
 800f1ea:	757b      	strb	r3, [r7, #21]
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	f04f 32ff 	mov.w	r2, #4294967295
 800f1f2:	631a      	str	r2, [r3, #48]	; 0x30
 800f1f4:	e05e      	b.n	800f2b4 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800f1f6:	7bfb      	ldrb	r3, [r7, #15]
 800f1f8:	2b0f      	cmp	r3, #15
 800f1fa:	d136      	bne.n	800f26a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f206:	2b00      	cmp	r3, #0
 800f208:	d154      	bne.n	800f2b4 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800f20a:	7dbb      	ldrb	r3, [r7, #22]
 800f20c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f210:	2b00      	cmp	r3, #0
 800f212:	d00d      	beq.n	800f230 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	6a1b      	ldr	r3, [r3, #32]
 800f218:	7b5b      	ldrb	r3, [r3, #13]
 800f21a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800f21c:	7dbb      	ldrb	r3, [r7, #22]
 800f21e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f222:	75bb      	strb	r3, [r7, #22]
 800f224:	7dbb      	ldrb	r3, [r7, #22]
 800f226:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	695a      	ldr	r2, [r3, #20]
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800f230:	7dba      	ldrb	r2, [r7, #22]
 800f232:	7d7b      	ldrb	r3, [r7, #21]
 800f234:	429a      	cmp	r2, r3
 800f236:	d115      	bne.n	800f264 <dir_find+0x106>
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	6a1b      	ldr	r3, [r3, #32]
 800f23c:	330d      	adds	r3, #13
 800f23e:	781b      	ldrb	r3, [r3, #0]
 800f240:	7d3a      	ldrb	r2, [r7, #20]
 800f242:	429a      	cmp	r2, r3
 800f244:	d10e      	bne.n	800f264 <dir_find+0x106>
 800f246:	693b      	ldr	r3, [r7, #16]
 800f248:	691a      	ldr	r2, [r3, #16]
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	6a1b      	ldr	r3, [r3, #32]
 800f24e:	4619      	mov	r1, r3
 800f250:	4610      	mov	r0, r2
 800f252:	f7ff fcf1 	bl	800ec38 <cmp_lfn>
 800f256:	4603      	mov	r3, r0
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d003      	beq.n	800f264 <dir_find+0x106>
 800f25c:	7d7b      	ldrb	r3, [r7, #21]
 800f25e:	3b01      	subs	r3, #1
 800f260:	b2db      	uxtb	r3, r3
 800f262:	e000      	b.n	800f266 <dir_find+0x108>
 800f264:	23ff      	movs	r3, #255	; 0xff
 800f266:	757b      	strb	r3, [r7, #21]
 800f268:	e024      	b.n	800f2b4 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800f26a:	7d7b      	ldrb	r3, [r7, #21]
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d109      	bne.n	800f284 <dir_find+0x126>
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	6a1b      	ldr	r3, [r3, #32]
 800f274:	4618      	mov	r0, r3
 800f276:	f7ff feaa 	bl	800efce <sum_sfn>
 800f27a:	4603      	mov	r3, r0
 800f27c:	461a      	mov	r2, r3
 800f27e:	7d3b      	ldrb	r3, [r7, #20]
 800f280:	4293      	cmp	r3, r2
 800f282:	d024      	beq.n	800f2ce <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f28a:	f003 0301 	and.w	r3, r3, #1
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d10a      	bne.n	800f2a8 <dir_find+0x14a>
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	6a18      	ldr	r0, [r3, #32]
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	3324      	adds	r3, #36	; 0x24
 800f29a:	220b      	movs	r2, #11
 800f29c:	4619      	mov	r1, r3
 800f29e:	f7fe fd1a 	bl	800dcd6 <mem_cmp>
 800f2a2:	4603      	mov	r3, r0
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d014      	beq.n	800f2d2 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800f2a8:	23ff      	movs	r3, #255	; 0xff
 800f2aa:	757b      	strb	r3, [r7, #21]
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	f04f 32ff 	mov.w	r2, #4294967295
 800f2b2:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800f2b4:	2100      	movs	r1, #0
 800f2b6:	6878      	ldr	r0, [r7, #4]
 800f2b8:	f7ff fb62 	bl	800e980 <dir_next>
 800f2bc:	4603      	mov	r3, r0
 800f2be:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f2c0:	7dfb      	ldrb	r3, [r7, #23]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	f43f af65 	beq.w	800f192 <dir_find+0x34>
 800f2c8:	e004      	b.n	800f2d4 <dir_find+0x176>
		if (res != FR_OK) break;
 800f2ca:	bf00      	nop
 800f2cc:	e002      	b.n	800f2d4 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800f2ce:	bf00      	nop
 800f2d0:	e000      	b.n	800f2d4 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800f2d2:	bf00      	nop

	return res;
 800f2d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2d6:	4618      	mov	r0, r3
 800f2d8:	3718      	adds	r7, #24
 800f2da:	46bd      	mov	sp, r7
 800f2dc:	bd80      	pop	{r7, pc}
	...

0800f2e0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f2e0:	b580      	push	{r7, lr}
 800f2e2:	b08c      	sub	sp, #48	; 0x30
 800f2e4:	af00      	add	r7, sp, #0
 800f2e6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f2f4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d001      	beq.n	800f300 <dir_register+0x20>
 800f2fc:	2306      	movs	r3, #6
 800f2fe:	e0e0      	b.n	800f4c2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800f300:	2300      	movs	r3, #0
 800f302:	627b      	str	r3, [r7, #36]	; 0x24
 800f304:	e002      	b.n	800f30c <dir_register+0x2c>
 800f306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f308:	3301      	adds	r3, #1
 800f30a:	627b      	str	r3, [r7, #36]	; 0x24
 800f30c:	69fb      	ldr	r3, [r7, #28]
 800f30e:	691a      	ldr	r2, [r3, #16]
 800f310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f312:	005b      	lsls	r3, r3, #1
 800f314:	4413      	add	r3, r2
 800f316:	881b      	ldrh	r3, [r3, #0]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d1f4      	bne.n	800f306 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800f322:	f107 030c 	add.w	r3, r7, #12
 800f326:	220c      	movs	r2, #12
 800f328:	4618      	mov	r0, r3
 800f32a:	f7fe fc99 	bl	800dc60 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800f32e:	7dfb      	ldrb	r3, [r7, #23]
 800f330:	f003 0301 	and.w	r3, r3, #1
 800f334:	2b00      	cmp	r3, #0
 800f336:	d032      	beq.n	800f39e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	2240      	movs	r2, #64	; 0x40
 800f33c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800f340:	2301      	movs	r3, #1
 800f342:	62bb      	str	r3, [r7, #40]	; 0x28
 800f344:	e016      	b.n	800f374 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800f34c:	69fb      	ldr	r3, [r7, #28]
 800f34e:	691a      	ldr	r2, [r3, #16]
 800f350:	f107 010c 	add.w	r1, r7, #12
 800f354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f356:	f7ff fdab 	bl	800eeb0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800f35a:	6878      	ldr	r0, [r7, #4]
 800f35c:	f7ff feff 	bl	800f15e <dir_find>
 800f360:	4603      	mov	r3, r0
 800f362:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800f366:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d106      	bne.n	800f37c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800f36e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f370:	3301      	adds	r3, #1
 800f372:	62bb      	str	r3, [r7, #40]	; 0x28
 800f374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f376:	2b63      	cmp	r3, #99	; 0x63
 800f378:	d9e5      	bls.n	800f346 <dir_register+0x66>
 800f37a:	e000      	b.n	800f37e <dir_register+0x9e>
			if (res != FR_OK) break;
 800f37c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800f37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f380:	2b64      	cmp	r3, #100	; 0x64
 800f382:	d101      	bne.n	800f388 <dir_register+0xa8>
 800f384:	2307      	movs	r3, #7
 800f386:	e09c      	b.n	800f4c2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800f388:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f38c:	2b04      	cmp	r3, #4
 800f38e:	d002      	beq.n	800f396 <dir_register+0xb6>
 800f390:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f394:	e095      	b.n	800f4c2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800f396:	7dfa      	ldrb	r2, [r7, #23]
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800f39e:	7dfb      	ldrb	r3, [r7, #23]
 800f3a0:	f003 0302 	and.w	r3, r3, #2
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d007      	beq.n	800f3b8 <dir_register+0xd8>
 800f3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3aa:	330c      	adds	r3, #12
 800f3ac:	4a47      	ldr	r2, [pc, #284]	; (800f4cc <dir_register+0x1ec>)
 800f3ae:	fba2 2303 	umull	r2, r3, r2, r3
 800f3b2:	089b      	lsrs	r3, r3, #2
 800f3b4:	3301      	adds	r3, #1
 800f3b6:	e000      	b.n	800f3ba <dir_register+0xda>
 800f3b8:	2301      	movs	r3, #1
 800f3ba:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800f3bc:	6a39      	ldr	r1, [r7, #32]
 800f3be:	6878      	ldr	r0, [r7, #4]
 800f3c0:	f7ff fbb4 	bl	800eb2c <dir_alloc>
 800f3c4:	4603      	mov	r3, r0
 800f3c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800f3ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d148      	bne.n	800f464 <dir_register+0x184>
 800f3d2:	6a3b      	ldr	r3, [r7, #32]
 800f3d4:	3b01      	subs	r3, #1
 800f3d6:	623b      	str	r3, [r7, #32]
 800f3d8:	6a3b      	ldr	r3, [r7, #32]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d042      	beq.n	800f464 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	695a      	ldr	r2, [r3, #20]
 800f3e2:	6a3b      	ldr	r3, [r7, #32]
 800f3e4:	015b      	lsls	r3, r3, #5
 800f3e6:	1ad3      	subs	r3, r2, r3
 800f3e8:	4619      	mov	r1, r3
 800f3ea:	6878      	ldr	r0, [r7, #4]
 800f3ec:	f7ff fa3f 	bl	800e86e <dir_sdi>
 800f3f0:	4603      	mov	r3, r0
 800f3f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800f3f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d132      	bne.n	800f464 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	3324      	adds	r3, #36	; 0x24
 800f402:	4618      	mov	r0, r3
 800f404:	f7ff fde3 	bl	800efce <sum_sfn>
 800f408:	4603      	mov	r3, r0
 800f40a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	69db      	ldr	r3, [r3, #28]
 800f410:	4619      	mov	r1, r3
 800f412:	69f8      	ldr	r0, [r7, #28]
 800f414:	f7fe fe52 	bl	800e0bc <move_window>
 800f418:	4603      	mov	r3, r0
 800f41a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800f41e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f422:	2b00      	cmp	r3, #0
 800f424:	d11d      	bne.n	800f462 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800f426:	69fb      	ldr	r3, [r7, #28]
 800f428:	6918      	ldr	r0, [r3, #16]
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	6a19      	ldr	r1, [r3, #32]
 800f42e:	6a3b      	ldr	r3, [r7, #32]
 800f430:	b2da      	uxtb	r2, r3
 800f432:	7efb      	ldrb	r3, [r7, #27]
 800f434:	f7ff fcd4 	bl	800ede0 <put_lfn>
				fs->wflag = 1;
 800f438:	69fb      	ldr	r3, [r7, #28]
 800f43a:	2201      	movs	r2, #1
 800f43c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800f43e:	2100      	movs	r1, #0
 800f440:	6878      	ldr	r0, [r7, #4]
 800f442:	f7ff fa9d 	bl	800e980 <dir_next>
 800f446:	4603      	mov	r3, r0
 800f448:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800f44c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f450:	2b00      	cmp	r3, #0
 800f452:	d107      	bne.n	800f464 <dir_register+0x184>
 800f454:	6a3b      	ldr	r3, [r7, #32]
 800f456:	3b01      	subs	r3, #1
 800f458:	623b      	str	r3, [r7, #32]
 800f45a:	6a3b      	ldr	r3, [r7, #32]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d1d5      	bne.n	800f40c <dir_register+0x12c>
 800f460:	e000      	b.n	800f464 <dir_register+0x184>
				if (res != FR_OK) break;
 800f462:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800f464:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d128      	bne.n	800f4be <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	69db      	ldr	r3, [r3, #28]
 800f470:	4619      	mov	r1, r3
 800f472:	69f8      	ldr	r0, [r7, #28]
 800f474:	f7fe fe22 	bl	800e0bc <move_window>
 800f478:	4603      	mov	r3, r0
 800f47a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800f47e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f482:	2b00      	cmp	r3, #0
 800f484:	d11b      	bne.n	800f4be <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	6a1b      	ldr	r3, [r3, #32]
 800f48a:	2220      	movs	r2, #32
 800f48c:	2100      	movs	r1, #0
 800f48e:	4618      	mov	r0, r3
 800f490:	f7fe fc07 	bl	800dca2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	6a18      	ldr	r0, [r3, #32]
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	3324      	adds	r3, #36	; 0x24
 800f49c:	220b      	movs	r2, #11
 800f49e:	4619      	mov	r1, r3
 800f4a0:	f7fe fbde 	bl	800dc60 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	6a1b      	ldr	r3, [r3, #32]
 800f4ae:	330c      	adds	r3, #12
 800f4b0:	f002 0218 	and.w	r2, r2, #24
 800f4b4:	b2d2      	uxtb	r2, r2
 800f4b6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800f4b8:	69fb      	ldr	r3, [r7, #28]
 800f4ba:	2201      	movs	r2, #1
 800f4bc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800f4be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f4c2:	4618      	mov	r0, r3
 800f4c4:	3730      	adds	r7, #48	; 0x30
 800f4c6:	46bd      	mov	sp, r7
 800f4c8:	bd80      	pop	{r7, pc}
 800f4ca:	bf00      	nop
 800f4cc:	4ec4ec4f 	.word	0x4ec4ec4f

0800f4d0 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b086      	sub	sp, #24
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	695b      	ldr	r3, [r3, #20]
 800f4e2:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f4e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4ec:	d007      	beq.n	800f4fe <dir_remove+0x2e>
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f4f2:	4619      	mov	r1, r3
 800f4f4:	6878      	ldr	r0, [r7, #4]
 800f4f6:	f7ff f9ba 	bl	800e86e <dir_sdi>
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	e000      	b.n	800f500 <dir_remove+0x30>
 800f4fe:	2300      	movs	r3, #0
 800f500:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f502:	7dfb      	ldrb	r3, [r7, #23]
 800f504:	2b00      	cmp	r3, #0
 800f506:	d128      	bne.n	800f55a <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	69db      	ldr	r3, [r3, #28]
 800f50c:	4619      	mov	r1, r3
 800f50e:	6938      	ldr	r0, [r7, #16]
 800f510:	f7fe fdd4 	bl	800e0bc <move_window>
 800f514:	4603      	mov	r3, r0
 800f516:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f518:	7dfb      	ldrb	r3, [r7, #23]
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d115      	bne.n	800f54a <dir_remove+0x7a>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	6a1b      	ldr	r3, [r3, #32]
 800f522:	22e5      	movs	r2, #229	; 0xe5
 800f524:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800f526:	693b      	ldr	r3, [r7, #16]
 800f528:	2201      	movs	r2, #1
 800f52a:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	695b      	ldr	r3, [r3, #20]
 800f530:	68fa      	ldr	r2, [r7, #12]
 800f532:	429a      	cmp	r2, r3
 800f534:	d90b      	bls.n	800f54e <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 800f536:	2100      	movs	r1, #0
 800f538:	6878      	ldr	r0, [r7, #4]
 800f53a:	f7ff fa21 	bl	800e980 <dir_next>
 800f53e:	4603      	mov	r3, r0
 800f540:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800f542:	7dfb      	ldrb	r3, [r7, #23]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d0df      	beq.n	800f508 <dir_remove+0x38>
 800f548:	e002      	b.n	800f550 <dir_remove+0x80>
			if (res != FR_OK) break;
 800f54a:	bf00      	nop
 800f54c:	e000      	b.n	800f550 <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800f54e:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800f550:	7dfb      	ldrb	r3, [r7, #23]
 800f552:	2b04      	cmp	r3, #4
 800f554:	d101      	bne.n	800f55a <dir_remove+0x8a>
 800f556:	2302      	movs	r3, #2
 800f558:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 800f55a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f55c:	4618      	mov	r0, r3
 800f55e:	3718      	adds	r7, #24
 800f560:	46bd      	mov	sp, r7
 800f562:	bd80      	pop	{r7, pc}

0800f564 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800f564:	b580      	push	{r7, lr}
 800f566:	b08a      	sub	sp, #40	; 0x28
 800f568:	af00      	add	r7, sp, #0
 800f56a:	6078      	str	r0, [r7, #4]
 800f56c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800f56e:	683b      	ldr	r3, [r7, #0]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	613b      	str	r3, [r7, #16]
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	691b      	ldr	r3, [r3, #16]
 800f57a:	60fb      	str	r3, [r7, #12]
 800f57c:	2300      	movs	r3, #0
 800f57e:	617b      	str	r3, [r7, #20]
 800f580:	697b      	ldr	r3, [r7, #20]
 800f582:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800f584:	69bb      	ldr	r3, [r7, #24]
 800f586:	1c5a      	adds	r2, r3, #1
 800f588:	61ba      	str	r2, [r7, #24]
 800f58a:	693a      	ldr	r2, [r7, #16]
 800f58c:	4413      	add	r3, r2
 800f58e:	781b      	ldrb	r3, [r3, #0]
 800f590:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800f592:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f594:	2b1f      	cmp	r3, #31
 800f596:	d940      	bls.n	800f61a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800f598:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f59a:	2b2f      	cmp	r3, #47	; 0x2f
 800f59c:	d006      	beq.n	800f5ac <create_name+0x48>
 800f59e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5a0:	2b5c      	cmp	r3, #92	; 0x5c
 800f5a2:	d110      	bne.n	800f5c6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800f5a4:	e002      	b.n	800f5ac <create_name+0x48>
 800f5a6:	69bb      	ldr	r3, [r7, #24]
 800f5a8:	3301      	adds	r3, #1
 800f5aa:	61bb      	str	r3, [r7, #24]
 800f5ac:	693a      	ldr	r2, [r7, #16]
 800f5ae:	69bb      	ldr	r3, [r7, #24]
 800f5b0:	4413      	add	r3, r2
 800f5b2:	781b      	ldrb	r3, [r3, #0]
 800f5b4:	2b2f      	cmp	r3, #47	; 0x2f
 800f5b6:	d0f6      	beq.n	800f5a6 <create_name+0x42>
 800f5b8:	693a      	ldr	r2, [r7, #16]
 800f5ba:	69bb      	ldr	r3, [r7, #24]
 800f5bc:	4413      	add	r3, r2
 800f5be:	781b      	ldrb	r3, [r3, #0]
 800f5c0:	2b5c      	cmp	r3, #92	; 0x5c
 800f5c2:	d0f0      	beq.n	800f5a6 <create_name+0x42>
			break;
 800f5c4:	e02a      	b.n	800f61c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800f5c6:	697b      	ldr	r3, [r7, #20]
 800f5c8:	2bfe      	cmp	r3, #254	; 0xfe
 800f5ca:	d901      	bls.n	800f5d0 <create_name+0x6c>
 800f5cc:	2306      	movs	r3, #6
 800f5ce:	e1c9      	b.n	800f964 <create_name+0x400>
#if !_LFN_UNICODE
		w &= 0xFF;
 800f5d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5d2:	b2db      	uxtb	r3, r3
 800f5d4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800f5d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5d8:	2101      	movs	r1, #1
 800f5da:	4618      	mov	r0, r3
 800f5dc:	f002 f848 	bl	8011670 <ff_convert>
 800f5e0:	4603      	mov	r3, r0
 800f5e2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800f5e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d101      	bne.n	800f5ee <create_name+0x8a>
 800f5ea:	2306      	movs	r3, #6
 800f5ec:	e1ba      	b.n	800f964 <create_name+0x400>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800f5ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5f0:	2b7f      	cmp	r3, #127	; 0x7f
 800f5f2:	d809      	bhi.n	800f608 <create_name+0xa4>
 800f5f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f5f6:	4619      	mov	r1, r3
 800f5f8:	48a5      	ldr	r0, [pc, #660]	; (800f890 <create_name+0x32c>)
 800f5fa:	f7fe fb93 	bl	800dd24 <chk_chr>
 800f5fe:	4603      	mov	r3, r0
 800f600:	2b00      	cmp	r3, #0
 800f602:	d001      	beq.n	800f608 <create_name+0xa4>
 800f604:	2306      	movs	r3, #6
 800f606:	e1ad      	b.n	800f964 <create_name+0x400>
		lfn[di++] = w;					/* Store the Unicode character */
 800f608:	697b      	ldr	r3, [r7, #20]
 800f60a:	1c5a      	adds	r2, r3, #1
 800f60c:	617a      	str	r2, [r7, #20]
 800f60e:	005b      	lsls	r3, r3, #1
 800f610:	68fa      	ldr	r2, [r7, #12]
 800f612:	4413      	add	r3, r2
 800f614:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f616:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800f618:	e7b4      	b.n	800f584 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800f61a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800f61c:	693a      	ldr	r2, [r7, #16]
 800f61e:	69bb      	ldr	r3, [r7, #24]
 800f620:	441a      	add	r2, r3
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800f626:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f628:	2b1f      	cmp	r3, #31
 800f62a:	d801      	bhi.n	800f630 <create_name+0xcc>
 800f62c:	2304      	movs	r3, #4
 800f62e:	e000      	b.n	800f632 <create_name+0xce>
 800f630:	2300      	movs	r3, #0
 800f632:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if _FS_RPATH != 0
	if ((di == 1 && lfn[di - 1] == '.') ||
 800f636:	697b      	ldr	r3, [r7, #20]
 800f638:	2b01      	cmp	r3, #1
 800f63a:	d109      	bne.n	800f650 <create_name+0xec>
 800f63c:	697b      	ldr	r3, [r7, #20]
 800f63e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f642:	3b01      	subs	r3, #1
 800f644:	005b      	lsls	r3, r3, #1
 800f646:	68fa      	ldr	r2, [r7, #12]
 800f648:	4413      	add	r3, r2
 800f64a:	881b      	ldrh	r3, [r3, #0]
 800f64c:	2b2e      	cmp	r3, #46	; 0x2e
 800f64e:	d016      	beq.n	800f67e <create_name+0x11a>
 800f650:	697b      	ldr	r3, [r7, #20]
 800f652:	2b02      	cmp	r3, #2
 800f654:	d14e      	bne.n	800f6f4 <create_name+0x190>
		(di == 2 && lfn[di - 1] == '.' && lfn[di - 2] == '.')) {	/* Is this segment a dot name? */
 800f656:	697b      	ldr	r3, [r7, #20]
 800f658:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f65c:	3b01      	subs	r3, #1
 800f65e:	005b      	lsls	r3, r3, #1
 800f660:	68fa      	ldr	r2, [r7, #12]
 800f662:	4413      	add	r3, r2
 800f664:	881b      	ldrh	r3, [r3, #0]
 800f666:	2b2e      	cmp	r3, #46	; 0x2e
 800f668:	d144      	bne.n	800f6f4 <create_name+0x190>
 800f66a:	697b      	ldr	r3, [r7, #20]
 800f66c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f670:	3b02      	subs	r3, #2
 800f672:	005b      	lsls	r3, r3, #1
 800f674:	68fa      	ldr	r2, [r7, #12]
 800f676:	4413      	add	r3, r2
 800f678:	881b      	ldrh	r3, [r3, #0]
 800f67a:	2b2e      	cmp	r3, #46	; 0x2e
 800f67c:	d13a      	bne.n	800f6f4 <create_name+0x190>
		lfn[di] = 0;
 800f67e:	697b      	ldr	r3, [r7, #20]
 800f680:	005b      	lsls	r3, r3, #1
 800f682:	68fa      	ldr	r2, [r7, #12]
 800f684:	4413      	add	r3, r2
 800f686:	2200      	movs	r2, #0
 800f688:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++)		/* Create dot name for SFN entry */
 800f68a:	2300      	movs	r3, #0
 800f68c:	623b      	str	r3, [r7, #32]
 800f68e:	e00f      	b.n	800f6b0 <create_name+0x14c>
			dp->fn[i] = (i < di) ? '.' : ' ';
 800f690:	6a3a      	ldr	r2, [r7, #32]
 800f692:	697b      	ldr	r3, [r7, #20]
 800f694:	429a      	cmp	r2, r3
 800f696:	d201      	bcs.n	800f69c <create_name+0x138>
 800f698:	212e      	movs	r1, #46	; 0x2e
 800f69a:	e000      	b.n	800f69e <create_name+0x13a>
 800f69c:	2120      	movs	r1, #32
 800f69e:	687a      	ldr	r2, [r7, #4]
 800f6a0:	6a3b      	ldr	r3, [r7, #32]
 800f6a2:	4413      	add	r3, r2
 800f6a4:	3324      	adds	r3, #36	; 0x24
 800f6a6:	460a      	mov	r2, r1
 800f6a8:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++)		/* Create dot name for SFN entry */
 800f6aa:	6a3b      	ldr	r3, [r7, #32]
 800f6ac:	3301      	adds	r3, #1
 800f6ae:	623b      	str	r3, [r7, #32]
 800f6b0:	6a3b      	ldr	r3, [r7, #32]
 800f6b2:	2b0a      	cmp	r3, #10
 800f6b4:	d9ec      	bls.n	800f690 <create_name+0x12c>
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
 800f6b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f6ba:	f043 0320 	orr.w	r3, r3, #32
 800f6be:	b2d9      	uxtb	r1, r3
 800f6c0:	687a      	ldr	r2, [r7, #4]
 800f6c2:	6a3b      	ldr	r3, [r7, #32]
 800f6c4:	4413      	add	r3, r2
 800f6c6:	3324      	adds	r3, #36	; 0x24
 800f6c8:	460a      	mov	r2, r1
 800f6ca:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800f6cc:	2300      	movs	r3, #0
 800f6ce:	e149      	b.n	800f964 <create_name+0x400>
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
		w = lfn[di - 1];
 800f6d0:	697b      	ldr	r3, [r7, #20]
 800f6d2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f6d6:	3b01      	subs	r3, #1
 800f6d8:	005b      	lsls	r3, r3, #1
 800f6da:	68fa      	ldr	r2, [r7, #12]
 800f6dc:	4413      	add	r3, r2
 800f6de:	881b      	ldrh	r3, [r3, #0]
 800f6e0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800f6e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f6e4:	2b20      	cmp	r3, #32
 800f6e6:	d002      	beq.n	800f6ee <create_name+0x18a>
 800f6e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f6ea:	2b2e      	cmp	r3, #46	; 0x2e
 800f6ec:	d106      	bne.n	800f6fc <create_name+0x198>
		di--;
 800f6ee:	697b      	ldr	r3, [r7, #20]
 800f6f0:	3b01      	subs	r3, #1
 800f6f2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800f6f4:	697b      	ldr	r3, [r7, #20]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d1ea      	bne.n	800f6d0 <create_name+0x16c>
 800f6fa:	e000      	b.n	800f6fe <create_name+0x19a>
		if (w != ' ' && w != '.') break;
 800f6fc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800f6fe:	697b      	ldr	r3, [r7, #20]
 800f700:	005b      	lsls	r3, r3, #1
 800f702:	68fa      	ldr	r2, [r7, #12]
 800f704:	4413      	add	r3, r2
 800f706:	2200      	movs	r2, #0
 800f708:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800f70a:	697b      	ldr	r3, [r7, #20]
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d101      	bne.n	800f714 <create_name+0x1b0>
 800f710:	2306      	movs	r3, #6
 800f712:	e127      	b.n	800f964 <create_name+0x400>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	3324      	adds	r3, #36	; 0x24
 800f718:	220b      	movs	r2, #11
 800f71a:	2120      	movs	r1, #32
 800f71c:	4618      	mov	r0, r3
 800f71e:	f7fe fac0 	bl	800dca2 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800f722:	2300      	movs	r3, #0
 800f724:	61bb      	str	r3, [r7, #24]
 800f726:	e002      	b.n	800f72e <create_name+0x1ca>
 800f728:	69bb      	ldr	r3, [r7, #24]
 800f72a:	3301      	adds	r3, #1
 800f72c:	61bb      	str	r3, [r7, #24]
 800f72e:	69bb      	ldr	r3, [r7, #24]
 800f730:	005b      	lsls	r3, r3, #1
 800f732:	68fa      	ldr	r2, [r7, #12]
 800f734:	4413      	add	r3, r2
 800f736:	881b      	ldrh	r3, [r3, #0]
 800f738:	2b20      	cmp	r3, #32
 800f73a:	d0f5      	beq.n	800f728 <create_name+0x1c4>
 800f73c:	69bb      	ldr	r3, [r7, #24]
 800f73e:	005b      	lsls	r3, r3, #1
 800f740:	68fa      	ldr	r2, [r7, #12]
 800f742:	4413      	add	r3, r2
 800f744:	881b      	ldrh	r3, [r3, #0]
 800f746:	2b2e      	cmp	r3, #46	; 0x2e
 800f748:	d0ee      	beq.n	800f728 <create_name+0x1c4>
	if (si) cf |= NS_LOSS | NS_LFN;
 800f74a:	69bb      	ldr	r3, [r7, #24]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d009      	beq.n	800f764 <create_name+0x200>
 800f750:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f754:	f043 0303 	orr.w	r3, r3, #3
 800f758:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800f75c:	e002      	b.n	800f764 <create_name+0x200>
 800f75e:	697b      	ldr	r3, [r7, #20]
 800f760:	3b01      	subs	r3, #1
 800f762:	617b      	str	r3, [r7, #20]
 800f764:	697b      	ldr	r3, [r7, #20]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d009      	beq.n	800f77e <create_name+0x21a>
 800f76a:	697b      	ldr	r3, [r7, #20]
 800f76c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f770:	3b01      	subs	r3, #1
 800f772:	005b      	lsls	r3, r3, #1
 800f774:	68fa      	ldr	r2, [r7, #12]
 800f776:	4413      	add	r3, r2
 800f778:	881b      	ldrh	r3, [r3, #0]
 800f77a:	2b2e      	cmp	r3, #46	; 0x2e
 800f77c:	d1ef      	bne.n	800f75e <create_name+0x1fa>

	i = b = 0; ni = 8;
 800f77e:	2300      	movs	r3, #0
 800f780:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f784:	2300      	movs	r3, #0
 800f786:	623b      	str	r3, [r7, #32]
 800f788:	2308      	movs	r3, #8
 800f78a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800f78c:	69bb      	ldr	r3, [r7, #24]
 800f78e:	1c5a      	adds	r2, r3, #1
 800f790:	61ba      	str	r2, [r7, #24]
 800f792:	005b      	lsls	r3, r3, #1
 800f794:	68fa      	ldr	r2, [r7, #12]
 800f796:	4413      	add	r3, r2
 800f798:	881b      	ldrh	r3, [r3, #0]
 800f79a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800f79c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	f000 8096 	beq.w	800f8d0 <create_name+0x36c>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800f7a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f7a6:	2b20      	cmp	r3, #32
 800f7a8:	d006      	beq.n	800f7b8 <create_name+0x254>
 800f7aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f7ac:	2b2e      	cmp	r3, #46	; 0x2e
 800f7ae:	d10a      	bne.n	800f7c6 <create_name+0x262>
 800f7b0:	69ba      	ldr	r2, [r7, #24]
 800f7b2:	697b      	ldr	r3, [r7, #20]
 800f7b4:	429a      	cmp	r2, r3
 800f7b6:	d006      	beq.n	800f7c6 <create_name+0x262>
			cf |= NS_LOSS | NS_LFN; continue;
 800f7b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f7bc:	f043 0303 	orr.w	r3, r3, #3
 800f7c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f7c4:	e083      	b.n	800f8ce <create_name+0x36a>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800f7c6:	6a3a      	ldr	r2, [r7, #32]
 800f7c8:	69fb      	ldr	r3, [r7, #28]
 800f7ca:	429a      	cmp	r2, r3
 800f7cc:	d203      	bcs.n	800f7d6 <create_name+0x272>
 800f7ce:	69ba      	ldr	r2, [r7, #24]
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	429a      	cmp	r2, r3
 800f7d4:	d123      	bne.n	800f81e <create_name+0x2ba>
			if (ni == 11) {				/* Long extension */
 800f7d6:	69fb      	ldr	r3, [r7, #28]
 800f7d8:	2b0b      	cmp	r3, #11
 800f7da:	d106      	bne.n	800f7ea <create_name+0x286>
				cf |= NS_LOSS | NS_LFN; break;
 800f7dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f7e0:	f043 0303 	orr.w	r3, r3, #3
 800f7e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f7e8:	e075      	b.n	800f8d6 <create_name+0x372>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800f7ea:	69ba      	ldr	r2, [r7, #24]
 800f7ec:	697b      	ldr	r3, [r7, #20]
 800f7ee:	429a      	cmp	r2, r3
 800f7f0:	d005      	beq.n	800f7fe <create_name+0x29a>
 800f7f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f7f6:	f043 0303 	orr.w	r3, r3, #3
 800f7fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800f7fe:	69ba      	ldr	r2, [r7, #24]
 800f800:	697b      	ldr	r3, [r7, #20]
 800f802:	429a      	cmp	r2, r3
 800f804:	d866      	bhi.n	800f8d4 <create_name+0x370>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800f806:	697b      	ldr	r3, [r7, #20]
 800f808:	61bb      	str	r3, [r7, #24]
 800f80a:	2308      	movs	r3, #8
 800f80c:	623b      	str	r3, [r7, #32]
 800f80e:	230b      	movs	r3, #11
 800f810:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800f812:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f816:	009b      	lsls	r3, r3, #2
 800f818:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f81c:	e057      	b.n	800f8ce <create_name+0x36a>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800f81e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f820:	2b7f      	cmp	r3, #127	; 0x7f
 800f822:	d914      	bls.n	800f84e <create_name+0x2ea>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800f824:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f826:	2100      	movs	r1, #0
 800f828:	4618      	mov	r0, r3
 800f82a:	f001 ff21 	bl	8011670 <ff_convert>
 800f82e:	4603      	mov	r3, r0
 800f830:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800f832:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f834:	2b00      	cmp	r3, #0
 800f836:	d004      	beq.n	800f842 <create_name+0x2de>
 800f838:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f83a:	3b80      	subs	r3, #128	; 0x80
 800f83c:	4a15      	ldr	r2, [pc, #84]	; (800f894 <create_name+0x330>)
 800f83e:	5cd3      	ldrb	r3, [r2, r3]
 800f840:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800f842:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f846:	f043 0302 	orr.w	r3, r3, #2
 800f84a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800f84e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f850:	2b00      	cmp	r3, #0
 800f852:	d007      	beq.n	800f864 <create_name+0x300>
 800f854:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f856:	4619      	mov	r1, r3
 800f858:	480f      	ldr	r0, [pc, #60]	; (800f898 <create_name+0x334>)
 800f85a:	f7fe fa63 	bl	800dd24 <chk_chr>
 800f85e:	4603      	mov	r3, r0
 800f860:	2b00      	cmp	r3, #0
 800f862:	d008      	beq.n	800f876 <create_name+0x312>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800f864:	235f      	movs	r3, #95	; 0x5f
 800f866:	84bb      	strh	r3, [r7, #36]	; 0x24
 800f868:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f86c:	f043 0303 	orr.w	r3, r3, #3
 800f870:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f874:	e021      	b.n	800f8ba <create_name+0x356>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800f876:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f878:	2b40      	cmp	r3, #64	; 0x40
 800f87a:	d90f      	bls.n	800f89c <create_name+0x338>
 800f87c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f87e:	2b5a      	cmp	r3, #90	; 0x5a
 800f880:	d80c      	bhi.n	800f89c <create_name+0x338>
					b |= 2;
 800f882:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f886:	f043 0302 	orr.w	r3, r3, #2
 800f88a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f88e:	e014      	b.n	800f8ba <create_name+0x356>
 800f890:	08017b2c 	.word	0x08017b2c
 800f894:	08017bb4 	.word	0x08017bb4
 800f898:	08017b38 	.word	0x08017b38
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800f89c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f89e:	2b60      	cmp	r3, #96	; 0x60
 800f8a0:	d90b      	bls.n	800f8ba <create_name+0x356>
 800f8a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f8a4:	2b7a      	cmp	r3, #122	; 0x7a
 800f8a6:	d808      	bhi.n	800f8ba <create_name+0x356>
						b |= 1; w -= 0x20;
 800f8a8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f8ac:	f043 0301 	orr.w	r3, r3, #1
 800f8b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f8b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f8b6:	3b20      	subs	r3, #32
 800f8b8:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800f8ba:	6a3b      	ldr	r3, [r7, #32]
 800f8bc:	1c5a      	adds	r2, r3, #1
 800f8be:	623a      	str	r2, [r7, #32]
 800f8c0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f8c2:	b2d1      	uxtb	r1, r2
 800f8c4:	687a      	ldr	r2, [r7, #4]
 800f8c6:	4413      	add	r3, r2
 800f8c8:	460a      	mov	r2, r1
 800f8ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800f8ce:	e75d      	b.n	800f78c <create_name+0x228>
		if (!w) break;					/* Break on end of the LFN */
 800f8d0:	bf00      	nop
 800f8d2:	e000      	b.n	800f8d6 <create_name+0x372>
			if (si > di) break;			/* No extension */
 800f8d4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800f8dc:	2be5      	cmp	r3, #229	; 0xe5
 800f8de:	d103      	bne.n	800f8e8 <create_name+0x384>
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	2205      	movs	r2, #5
 800f8e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800f8e8:	69fb      	ldr	r3, [r7, #28]
 800f8ea:	2b08      	cmp	r3, #8
 800f8ec:	d104      	bne.n	800f8f8 <create_name+0x394>
 800f8ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f8f2:	009b      	lsls	r3, r3, #2
 800f8f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800f8f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f8fc:	f003 030c 	and.w	r3, r3, #12
 800f900:	2b0c      	cmp	r3, #12
 800f902:	d005      	beq.n	800f910 <create_name+0x3ac>
 800f904:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f908:	f003 0303 	and.w	r3, r3, #3
 800f90c:	2b03      	cmp	r3, #3
 800f90e:	d105      	bne.n	800f91c <create_name+0x3b8>
 800f910:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f914:	f043 0302 	orr.w	r3, r3, #2
 800f918:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800f91c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f920:	f003 0302 	and.w	r3, r3, #2
 800f924:	2b00      	cmp	r3, #0
 800f926:	d117      	bne.n	800f958 <create_name+0x3f4>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800f928:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f92c:	f003 0303 	and.w	r3, r3, #3
 800f930:	2b01      	cmp	r3, #1
 800f932:	d105      	bne.n	800f940 <create_name+0x3dc>
 800f934:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f938:	f043 0310 	orr.w	r3, r3, #16
 800f93c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800f940:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f944:	f003 030c 	and.w	r3, r3, #12
 800f948:	2b04      	cmp	r3, #4
 800f94a:	d105      	bne.n	800f958 <create_name+0x3f4>
 800f94c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f950:	f043 0308 	orr.w	r3, r3, #8
 800f954:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800f95e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800f962:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800f964:	4618      	mov	r0, r3
 800f966:	3728      	adds	r7, #40	; 0x28
 800f968:	46bd      	mov	sp, r7
 800f96a:	bd80      	pop	{r7, pc}

0800f96c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f96c:	b580      	push	{r7, lr}
 800f96e:	b086      	sub	sp, #24
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
 800f974:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f97a:	693b      	ldr	r3, [r7, #16]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	781b      	ldrb	r3, [r3, #0]
 800f984:	2b2f      	cmp	r3, #47	; 0x2f
 800f986:	d00b      	beq.n	800f9a0 <follow_path+0x34>
 800f988:	683b      	ldr	r3, [r7, #0]
 800f98a:	781b      	ldrb	r3, [r3, #0]
 800f98c:	2b5c      	cmp	r3, #92	; 0x5c
 800f98e:	d007      	beq.n	800f9a0 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	69da      	ldr	r2, [r3, #28]
 800f994:	693b      	ldr	r3, [r7, #16]
 800f996:	609a      	str	r2, [r3, #8]
 800f998:	e00d      	b.n	800f9b6 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800f99a:	683b      	ldr	r3, [r7, #0]
 800f99c:	3301      	adds	r3, #1
 800f99e:	603b      	str	r3, [r7, #0]
 800f9a0:	683b      	ldr	r3, [r7, #0]
 800f9a2:	781b      	ldrb	r3, [r3, #0]
 800f9a4:	2b2f      	cmp	r3, #47	; 0x2f
 800f9a6:	d0f8      	beq.n	800f99a <follow_path+0x2e>
 800f9a8:	683b      	ldr	r3, [r7, #0]
 800f9aa:	781b      	ldrb	r3, [r3, #0]
 800f9ac:	2b5c      	cmp	r3, #92	; 0x5c
 800f9ae:	d0f4      	beq.n	800f99a <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 800f9b0:	693b      	ldr	r3, [r7, #16]
 800f9b2:	2200      	movs	r2, #0
 800f9b4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f9b6:	683b      	ldr	r3, [r7, #0]
 800f9b8:	781b      	ldrb	r3, [r3, #0]
 800f9ba:	2b1f      	cmp	r3, #31
 800f9bc:	d80a      	bhi.n	800f9d4 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	2280      	movs	r2, #128	; 0x80
 800f9c2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800f9c6:	2100      	movs	r1, #0
 800f9c8:	6878      	ldr	r0, [r7, #4]
 800f9ca:	f7fe ff50 	bl	800e86e <dir_sdi>
 800f9ce:	4603      	mov	r3, r0
 800f9d0:	75fb      	strb	r3, [r7, #23]
 800f9d2:	e05b      	b.n	800fa8c <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f9d4:	463b      	mov	r3, r7
 800f9d6:	4619      	mov	r1, r3
 800f9d8:	6878      	ldr	r0, [r7, #4]
 800f9da:	f7ff fdc3 	bl	800f564 <create_name>
 800f9de:	4603      	mov	r3, r0
 800f9e0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f9e2:	7dfb      	ldrb	r3, [r7, #23]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d14c      	bne.n	800fa82 <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f9e8:	6878      	ldr	r0, [r7, #4]
 800f9ea:	f7ff fbb8 	bl	800f15e <dir_find>
 800f9ee:	4603      	mov	r3, r0
 800f9f0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f9f8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800f9fa:	7dfb      	ldrb	r3, [r7, #23]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d01b      	beq.n	800fa38 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800fa00:	7dfb      	ldrb	r3, [r7, #23]
 800fa02:	2b04      	cmp	r3, #4
 800fa04:	d13f      	bne.n	800fa86 <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 800fa06:	7afb      	ldrb	r3, [r7, #11]
 800fa08:	f003 0320 	and.w	r3, r3, #32
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d00b      	beq.n	800fa28 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800fa10:	7afb      	ldrb	r3, [r7, #11]
 800fa12:	f003 0304 	and.w	r3, r3, #4
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d031      	beq.n	800fa7e <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	2280      	movs	r2, #128	; 0x80
 800fa1e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 800fa22:	2300      	movs	r3, #0
 800fa24:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800fa26:	e02e      	b.n	800fa86 <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800fa28:	7afb      	ldrb	r3, [r7, #11]
 800fa2a:	f003 0304 	and.w	r3, r3, #4
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d129      	bne.n	800fa86 <follow_path+0x11a>
 800fa32:	2305      	movs	r3, #5
 800fa34:	75fb      	strb	r3, [r7, #23]
				break;
 800fa36:	e026      	b.n	800fa86 <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fa38:	7afb      	ldrb	r3, [r7, #11]
 800fa3a:	f003 0304 	and.w	r3, r3, #4
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d123      	bne.n	800fa8a <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800fa42:	693b      	ldr	r3, [r7, #16]
 800fa44:	799b      	ldrb	r3, [r3, #6]
 800fa46:	f003 0310 	and.w	r3, r3, #16
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d102      	bne.n	800fa54 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 800fa4e:	2305      	movs	r3, #5
 800fa50:	75fb      	strb	r3, [r7, #23]
 800fa52:	e01b      	b.n	800fa8c <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	695b      	ldr	r3, [r3, #20]
 800fa5e:	68fa      	ldr	r2, [r7, #12]
 800fa60:	8992      	ldrh	r2, [r2, #12]
 800fa62:	fbb3 f0f2 	udiv	r0, r3, r2
 800fa66:	fb02 f200 	mul.w	r2, r2, r0
 800fa6a:	1a9b      	subs	r3, r3, r2
 800fa6c:	440b      	add	r3, r1
 800fa6e:	4619      	mov	r1, r3
 800fa70:	68f8      	ldr	r0, [r7, #12]
 800fa72:	f7ff f8a2 	bl	800ebba <ld_clust>
 800fa76:	4602      	mov	r2, r0
 800fa78:	693b      	ldr	r3, [r7, #16]
 800fa7a:	609a      	str	r2, [r3, #8]
 800fa7c:	e7aa      	b.n	800f9d4 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800fa7e:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fa80:	e7a8      	b.n	800f9d4 <follow_path+0x68>
			if (res != FR_OK) break;
 800fa82:	bf00      	nop
 800fa84:	e002      	b.n	800fa8c <follow_path+0x120>
				break;
 800fa86:	bf00      	nop
 800fa88:	e000      	b.n	800fa8c <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fa8a:	bf00      	nop
			}
		}
	}

	return res;
 800fa8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa8e:	4618      	mov	r0, r3
 800fa90:	3718      	adds	r7, #24
 800fa92:	46bd      	mov	sp, r7
 800fa94:	bd80      	pop	{r7, pc}

0800fa96 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800fa96:	b480      	push	{r7}
 800fa98:	b087      	sub	sp, #28
 800fa9a:	af00      	add	r7, sp, #0
 800fa9c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800fa9e:	f04f 33ff 	mov.w	r3, #4294967295
 800faa2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d031      	beq.n	800fb10 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	617b      	str	r3, [r7, #20]
 800fab2:	e002      	b.n	800faba <get_ldnumber+0x24>
 800fab4:	697b      	ldr	r3, [r7, #20]
 800fab6:	3301      	adds	r3, #1
 800fab8:	617b      	str	r3, [r7, #20]
 800faba:	697b      	ldr	r3, [r7, #20]
 800fabc:	781b      	ldrb	r3, [r3, #0]
 800fabe:	2b1f      	cmp	r3, #31
 800fac0:	d903      	bls.n	800faca <get_ldnumber+0x34>
 800fac2:	697b      	ldr	r3, [r7, #20]
 800fac4:	781b      	ldrb	r3, [r3, #0]
 800fac6:	2b3a      	cmp	r3, #58	; 0x3a
 800fac8:	d1f4      	bne.n	800fab4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800faca:	697b      	ldr	r3, [r7, #20]
 800facc:	781b      	ldrb	r3, [r3, #0]
 800face:	2b3a      	cmp	r3, #58	; 0x3a
 800fad0:	d11c      	bne.n	800fb0c <get_ldnumber+0x76>
			tp = *path;
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	1c5a      	adds	r2, r3, #1
 800fadc:	60fa      	str	r2, [r7, #12]
 800fade:	781b      	ldrb	r3, [r3, #0]
 800fae0:	3b30      	subs	r3, #48	; 0x30
 800fae2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800fae4:	68bb      	ldr	r3, [r7, #8]
 800fae6:	2b09      	cmp	r3, #9
 800fae8:	d80e      	bhi.n	800fb08 <get_ldnumber+0x72>
 800faea:	68fa      	ldr	r2, [r7, #12]
 800faec:	697b      	ldr	r3, [r7, #20]
 800faee:	429a      	cmp	r2, r3
 800faf0:	d10a      	bne.n	800fb08 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800faf2:	68bb      	ldr	r3, [r7, #8]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d107      	bne.n	800fb08 <get_ldnumber+0x72>
					vol = (int)i;
 800faf8:	68bb      	ldr	r3, [r7, #8]
 800fafa:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800fafc:	697b      	ldr	r3, [r7, #20]
 800fafe:	3301      	adds	r3, #1
 800fb00:	617b      	str	r3, [r7, #20]
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	697a      	ldr	r2, [r7, #20]
 800fb06:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800fb08:	693b      	ldr	r3, [r7, #16]
 800fb0a:	e002      	b.n	800fb12 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800fb10:	693b      	ldr	r3, [r7, #16]
}
 800fb12:	4618      	mov	r0, r3
 800fb14:	371c      	adds	r7, #28
 800fb16:	46bd      	mov	sp, r7
 800fb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb1c:	4770      	bx	lr
	...

0800fb20 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800fb20:	b580      	push	{r7, lr}
 800fb22:	b082      	sub	sp, #8
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	6078      	str	r0, [r7, #4]
 800fb28:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	2200      	movs	r2, #0
 800fb2e:	70da      	strb	r2, [r3, #3]
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	f04f 32ff 	mov.w	r2, #4294967295
 800fb36:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800fb38:	6839      	ldr	r1, [r7, #0]
 800fb3a:	6878      	ldr	r0, [r7, #4]
 800fb3c:	f7fe fabe 	bl	800e0bc <move_window>
 800fb40:	4603      	mov	r3, r0
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d001      	beq.n	800fb4a <check_fs+0x2a>
 800fb46:	2304      	movs	r3, #4
 800fb48:	e038      	b.n	800fbbc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	333c      	adds	r3, #60	; 0x3c
 800fb4e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fb52:	4618      	mov	r0, r3
 800fb54:	f7fe f802 	bl	800db5c <ld_word>
 800fb58:	4603      	mov	r3, r0
 800fb5a:	461a      	mov	r2, r3
 800fb5c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800fb60:	429a      	cmp	r2, r3
 800fb62:	d001      	beq.n	800fb68 <check_fs+0x48>
 800fb64:	2303      	movs	r3, #3
 800fb66:	e029      	b.n	800fbbc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fb6e:	2be9      	cmp	r3, #233	; 0xe9
 800fb70:	d009      	beq.n	800fb86 <check_fs+0x66>
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fb78:	2beb      	cmp	r3, #235	; 0xeb
 800fb7a:	d11e      	bne.n	800fbba <check_fs+0x9a>
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800fb82:	2b90      	cmp	r3, #144	; 0x90
 800fb84:	d119      	bne.n	800fbba <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	333c      	adds	r3, #60	; 0x3c
 800fb8a:	3336      	adds	r3, #54	; 0x36
 800fb8c:	4618      	mov	r0, r3
 800fb8e:	f7fd fffd 	bl	800db8c <ld_dword>
 800fb92:	4603      	mov	r3, r0
 800fb94:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800fb98:	4a0a      	ldr	r2, [pc, #40]	; (800fbc4 <check_fs+0xa4>)
 800fb9a:	4293      	cmp	r3, r2
 800fb9c:	d101      	bne.n	800fba2 <check_fs+0x82>
 800fb9e:	2300      	movs	r3, #0
 800fba0:	e00c      	b.n	800fbbc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	333c      	adds	r3, #60	; 0x3c
 800fba6:	3352      	adds	r3, #82	; 0x52
 800fba8:	4618      	mov	r0, r3
 800fbaa:	f7fd ffef 	bl	800db8c <ld_dword>
 800fbae:	4602      	mov	r2, r0
 800fbb0:	4b05      	ldr	r3, [pc, #20]	; (800fbc8 <check_fs+0xa8>)
 800fbb2:	429a      	cmp	r2, r3
 800fbb4:	d101      	bne.n	800fbba <check_fs+0x9a>
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	e000      	b.n	800fbbc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800fbba:	2302      	movs	r3, #2
}
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	3708      	adds	r7, #8
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	bd80      	pop	{r7, pc}
 800fbc4:	00544146 	.word	0x00544146
 800fbc8:	33544146 	.word	0x33544146

0800fbcc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800fbcc:	b580      	push	{r7, lr}
 800fbce:	b096      	sub	sp, #88	; 0x58
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	60f8      	str	r0, [r7, #12]
 800fbd4:	60b9      	str	r1, [r7, #8]
 800fbd6:	4613      	mov	r3, r2
 800fbd8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800fbda:	68bb      	ldr	r3, [r7, #8]
 800fbdc:	2200      	movs	r2, #0
 800fbde:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800fbe0:	68f8      	ldr	r0, [r7, #12]
 800fbe2:	f7ff ff58 	bl	800fa96 <get_ldnumber>
 800fbe6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800fbe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	da01      	bge.n	800fbf2 <find_volume+0x26>
 800fbee:	230b      	movs	r3, #11
 800fbf0:	e26b      	b.n	80100ca <find_volume+0x4fe>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800fbf2:	4ab0      	ldr	r2, [pc, #704]	; (800feb4 <find_volume+0x2e8>)
 800fbf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fbf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fbfa:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800fbfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d101      	bne.n	800fc06 <find_volume+0x3a>
 800fc02:	230c      	movs	r3, #12
 800fc04:	e261      	b.n	80100ca <find_volume+0x4fe>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800fc06:	68bb      	ldr	r3, [r7, #8]
 800fc08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fc0a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800fc0c:	79fb      	ldrb	r3, [r7, #7]
 800fc0e:	f023 0301 	bic.w	r3, r3, #1
 800fc12:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800fc14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc16:	781b      	ldrb	r3, [r3, #0]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d01a      	beq.n	800fc52 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800fc1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc1e:	785b      	ldrb	r3, [r3, #1]
 800fc20:	4618      	mov	r0, r3
 800fc22:	f7fd fefd 	bl	800da20 <disk_status>
 800fc26:	4603      	mov	r3, r0
 800fc28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800fc2c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fc30:	f003 0301 	and.w	r3, r3, #1
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d10c      	bne.n	800fc52 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800fc38:	79fb      	ldrb	r3, [r7, #7]
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d007      	beq.n	800fc4e <find_volume+0x82>
 800fc3e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fc42:	f003 0304 	and.w	r3, r3, #4
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d001      	beq.n	800fc4e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800fc4a:	230a      	movs	r3, #10
 800fc4c:	e23d      	b.n	80100ca <find_volume+0x4fe>
			}
			return FR_OK;				/* The file system object is valid */
 800fc4e:	2300      	movs	r3, #0
 800fc50:	e23b      	b.n	80100ca <find_volume+0x4fe>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800fc52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc54:	2200      	movs	r2, #0
 800fc56:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800fc58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fc5a:	b2da      	uxtb	r2, r3
 800fc5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc5e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800fc60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc62:	785b      	ldrb	r3, [r3, #1]
 800fc64:	4618      	mov	r0, r3
 800fc66:	f7fd fef5 	bl	800da54 <disk_initialize>
 800fc6a:	4603      	mov	r3, r0
 800fc6c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800fc70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fc74:	f003 0301 	and.w	r3, r3, #1
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d001      	beq.n	800fc80 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800fc7c:	2303      	movs	r3, #3
 800fc7e:	e224      	b.n	80100ca <find_volume+0x4fe>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800fc80:	79fb      	ldrb	r3, [r7, #7]
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d007      	beq.n	800fc96 <find_volume+0xca>
 800fc86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fc8a:	f003 0304 	and.w	r3, r3, #4
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d001      	beq.n	800fc96 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800fc92:	230a      	movs	r3, #10
 800fc94:	e219      	b.n	80100ca <find_volume+0x4fe>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800fc96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc98:	7858      	ldrb	r0, [r3, #1]
 800fc9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc9c:	330c      	adds	r3, #12
 800fc9e:	461a      	mov	r2, r3
 800fca0:	2102      	movs	r1, #2
 800fca2:	f7fd ff3d 	bl	800db20 <disk_ioctl>
 800fca6:	4603      	mov	r3, r0
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d001      	beq.n	800fcb0 <find_volume+0xe4>
 800fcac:	2301      	movs	r3, #1
 800fcae:	e20c      	b.n	80100ca <find_volume+0x4fe>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800fcb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcb2:	899b      	ldrh	r3, [r3, #12]
 800fcb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fcb8:	d80d      	bhi.n	800fcd6 <find_volume+0x10a>
 800fcba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcbc:	899b      	ldrh	r3, [r3, #12]
 800fcbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fcc2:	d308      	bcc.n	800fcd6 <find_volume+0x10a>
 800fcc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcc6:	899b      	ldrh	r3, [r3, #12]
 800fcc8:	461a      	mov	r2, r3
 800fcca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fccc:	899b      	ldrh	r3, [r3, #12]
 800fcce:	3b01      	subs	r3, #1
 800fcd0:	4013      	ands	r3, r2
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d001      	beq.n	800fcda <find_volume+0x10e>
 800fcd6:	2301      	movs	r3, #1
 800fcd8:	e1f7      	b.n	80100ca <find_volume+0x4fe>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800fcda:	2300      	movs	r3, #0
 800fcdc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800fcde:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fce0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fce2:	f7ff ff1d 	bl	800fb20 <check_fs>
 800fce6:	4603      	mov	r3, r0
 800fce8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800fcec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fcf0:	2b02      	cmp	r3, #2
 800fcf2:	d14b      	bne.n	800fd8c <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800fcf4:	2300      	movs	r3, #0
 800fcf6:	643b      	str	r3, [r7, #64]	; 0x40
 800fcf8:	e01f      	b.n	800fd3a <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800fcfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fcfc:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800fd00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd02:	011b      	lsls	r3, r3, #4
 800fd04:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800fd08:	4413      	add	r3, r2
 800fd0a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800fd0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd0e:	3304      	adds	r3, #4
 800fd10:	781b      	ldrb	r3, [r3, #0]
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d006      	beq.n	800fd24 <find_volume+0x158>
 800fd16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd18:	3308      	adds	r3, #8
 800fd1a:	4618      	mov	r0, r3
 800fd1c:	f7fd ff36 	bl	800db8c <ld_dword>
 800fd20:	4602      	mov	r2, r0
 800fd22:	e000      	b.n	800fd26 <find_volume+0x15a>
 800fd24:	2200      	movs	r2, #0
 800fd26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd28:	009b      	lsls	r3, r3, #2
 800fd2a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800fd2e:	440b      	add	r3, r1
 800fd30:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800fd34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd36:	3301      	adds	r3, #1
 800fd38:	643b      	str	r3, [r7, #64]	; 0x40
 800fd3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd3c:	2b03      	cmp	r3, #3
 800fd3e:	d9dc      	bls.n	800fcfa <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800fd40:	2300      	movs	r3, #0
 800fd42:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800fd44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d002      	beq.n	800fd50 <find_volume+0x184>
 800fd4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd4c:	3b01      	subs	r3, #1
 800fd4e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800fd50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd52:	009b      	lsls	r3, r3, #2
 800fd54:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800fd58:	4413      	add	r3, r2
 800fd5a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800fd5e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800fd60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d005      	beq.n	800fd72 <find_volume+0x1a6>
 800fd66:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fd68:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fd6a:	f7ff fed9 	bl	800fb20 <check_fs>
 800fd6e:	4603      	mov	r3, r0
 800fd70:	e000      	b.n	800fd74 <find_volume+0x1a8>
 800fd72:	2303      	movs	r3, #3
 800fd74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800fd78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fd7c:	2b01      	cmp	r3, #1
 800fd7e:	d905      	bls.n	800fd8c <find_volume+0x1c0>
 800fd80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd82:	3301      	adds	r3, #1
 800fd84:	643b      	str	r3, [r7, #64]	; 0x40
 800fd86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fd88:	2b03      	cmp	r3, #3
 800fd8a:	d9e1      	bls.n	800fd50 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800fd8c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fd90:	2b04      	cmp	r3, #4
 800fd92:	d101      	bne.n	800fd98 <find_volume+0x1cc>
 800fd94:	2301      	movs	r3, #1
 800fd96:	e198      	b.n	80100ca <find_volume+0x4fe>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800fd98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fd9c:	2b01      	cmp	r3, #1
 800fd9e:	d901      	bls.n	800fda4 <find_volume+0x1d8>
 800fda0:	230d      	movs	r3, #13
 800fda2:	e192      	b.n	80100ca <find_volume+0x4fe>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800fda4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fda6:	333c      	adds	r3, #60	; 0x3c
 800fda8:	330b      	adds	r3, #11
 800fdaa:	4618      	mov	r0, r3
 800fdac:	f7fd fed6 	bl	800db5c <ld_word>
 800fdb0:	4603      	mov	r3, r0
 800fdb2:	461a      	mov	r2, r3
 800fdb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdb6:	899b      	ldrh	r3, [r3, #12]
 800fdb8:	429a      	cmp	r2, r3
 800fdba:	d001      	beq.n	800fdc0 <find_volume+0x1f4>
 800fdbc:	230d      	movs	r3, #13
 800fdbe:	e184      	b.n	80100ca <find_volume+0x4fe>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800fdc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdc2:	333c      	adds	r3, #60	; 0x3c
 800fdc4:	3316      	adds	r3, #22
 800fdc6:	4618      	mov	r0, r3
 800fdc8:	f7fd fec8 	bl	800db5c <ld_word>
 800fdcc:	4603      	mov	r3, r0
 800fdce:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800fdd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d106      	bne.n	800fde4 <find_volume+0x218>
 800fdd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdd8:	333c      	adds	r3, #60	; 0x3c
 800fdda:	3324      	adds	r3, #36	; 0x24
 800fddc:	4618      	mov	r0, r3
 800fdde:	f7fd fed5 	bl	800db8c <ld_dword>
 800fde2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800fde4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fde6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fde8:	625a      	str	r2, [r3, #36]	; 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800fdea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdec:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 800fdf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdf2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800fdf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdf6:	789b      	ldrb	r3, [r3, #2]
 800fdf8:	2b01      	cmp	r3, #1
 800fdfa:	d005      	beq.n	800fe08 <find_volume+0x23c>
 800fdfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdfe:	789b      	ldrb	r3, [r3, #2]
 800fe00:	2b02      	cmp	r3, #2
 800fe02:	d001      	beq.n	800fe08 <find_volume+0x23c>
 800fe04:	230d      	movs	r3, #13
 800fe06:	e160      	b.n	80100ca <find_volume+0x4fe>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800fe08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe0a:	789b      	ldrb	r3, [r3, #2]
 800fe0c:	461a      	mov	r2, r3
 800fe0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fe10:	fb02 f303 	mul.w	r3, r2, r3
 800fe14:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800fe16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe18:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800fe1c:	b29a      	uxth	r2, r3
 800fe1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe20:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800fe22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe24:	895b      	ldrh	r3, [r3, #10]
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d008      	beq.n	800fe3c <find_volume+0x270>
 800fe2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe2c:	895b      	ldrh	r3, [r3, #10]
 800fe2e:	461a      	mov	r2, r3
 800fe30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe32:	895b      	ldrh	r3, [r3, #10]
 800fe34:	3b01      	subs	r3, #1
 800fe36:	4013      	ands	r3, r2
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	d001      	beq.n	800fe40 <find_volume+0x274>
 800fe3c:	230d      	movs	r3, #13
 800fe3e:	e144      	b.n	80100ca <find_volume+0x4fe>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800fe40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe42:	333c      	adds	r3, #60	; 0x3c
 800fe44:	3311      	adds	r3, #17
 800fe46:	4618      	mov	r0, r3
 800fe48:	f7fd fe88 	bl	800db5c <ld_word>
 800fe4c:	4603      	mov	r3, r0
 800fe4e:	461a      	mov	r2, r3
 800fe50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe52:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800fe54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe56:	891b      	ldrh	r3, [r3, #8]
 800fe58:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fe5a:	8992      	ldrh	r2, [r2, #12]
 800fe5c:	0952      	lsrs	r2, r2, #5
 800fe5e:	b292      	uxth	r2, r2
 800fe60:	fbb3 f1f2 	udiv	r1, r3, r2
 800fe64:	fb02 f201 	mul.w	r2, r2, r1
 800fe68:	1a9b      	subs	r3, r3, r2
 800fe6a:	b29b      	uxth	r3, r3
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d001      	beq.n	800fe74 <find_volume+0x2a8>
 800fe70:	230d      	movs	r3, #13
 800fe72:	e12a      	b.n	80100ca <find_volume+0x4fe>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800fe74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe76:	333c      	adds	r3, #60	; 0x3c
 800fe78:	3313      	adds	r3, #19
 800fe7a:	4618      	mov	r0, r3
 800fe7c:	f7fd fe6e 	bl	800db5c <ld_word>
 800fe80:	4603      	mov	r3, r0
 800fe82:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800fe84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d106      	bne.n	800fe98 <find_volume+0x2cc>
 800fe8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe8c:	333c      	adds	r3, #60	; 0x3c
 800fe8e:	3320      	adds	r3, #32
 800fe90:	4618      	mov	r0, r3
 800fe92:	f7fd fe7b 	bl	800db8c <ld_dword>
 800fe96:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800fe98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe9a:	333c      	adds	r3, #60	; 0x3c
 800fe9c:	330e      	adds	r3, #14
 800fe9e:	4618      	mov	r0, r3
 800fea0:	f7fd fe5c 	bl	800db5c <ld_word>
 800fea4:	4603      	mov	r3, r0
 800fea6:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800fea8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d104      	bne.n	800feb8 <find_volume+0x2ec>
 800feae:	230d      	movs	r3, #13
 800feb0:	e10b      	b.n	80100ca <find_volume+0x4fe>
 800feb2:	bf00      	nop
 800feb4:	2001f2d8 	.word	0x2001f2d8

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800feb8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800feba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800febc:	4413      	add	r3, r2
 800febe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fec0:	8911      	ldrh	r1, [r2, #8]
 800fec2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fec4:	8992      	ldrh	r2, [r2, #12]
 800fec6:	0952      	lsrs	r2, r2, #5
 800fec8:	b292      	uxth	r2, r2
 800feca:	fbb1 f2f2 	udiv	r2, r1, r2
 800fece:	b292      	uxth	r2, r2
 800fed0:	4413      	add	r3, r2
 800fed2:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800fed4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fed8:	429a      	cmp	r2, r3
 800feda:	d201      	bcs.n	800fee0 <find_volume+0x314>
 800fedc:	230d      	movs	r3, #13
 800fede:	e0f4      	b.n	80100ca <find_volume+0x4fe>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800fee0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fee4:	1ad3      	subs	r3, r2, r3
 800fee6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fee8:	8952      	ldrh	r2, [r2, #10]
 800feea:	fbb3 f3f2 	udiv	r3, r3, r2
 800feee:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800fef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d101      	bne.n	800fefa <find_volume+0x32e>
 800fef6:	230d      	movs	r3, #13
 800fef8:	e0e7      	b.n	80100ca <find_volume+0x4fe>
		fmt = FS_FAT32;
 800fefa:	2303      	movs	r3, #3
 800fefc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ff00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff02:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ff06:	4293      	cmp	r3, r2
 800ff08:	d802      	bhi.n	800ff10 <find_volume+0x344>
 800ff0a:	2302      	movs	r3, #2
 800ff0c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ff10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff12:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ff16:	4293      	cmp	r3, r2
 800ff18:	d802      	bhi.n	800ff20 <find_volume+0x354>
 800ff1a:	2301      	movs	r3, #1
 800ff1c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ff20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff22:	1c9a      	adds	r2, r3, #2
 800ff24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff26:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 800ff28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff2a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ff2c:	629a      	str	r2, [r3, #40]	; 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ff2e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ff30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ff32:	441a      	add	r2, r3
 800ff34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff36:	62da      	str	r2, [r3, #44]	; 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 800ff38:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ff3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff3c:	441a      	add	r2, r3
 800ff3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff40:	635a      	str	r2, [r3, #52]	; 0x34
		if (fmt == FS_FAT32) {
 800ff42:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ff46:	2b03      	cmp	r3, #3
 800ff48:	d11e      	bne.n	800ff88 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ff4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff4c:	333c      	adds	r3, #60	; 0x3c
 800ff4e:	332a      	adds	r3, #42	; 0x2a
 800ff50:	4618      	mov	r0, r3
 800ff52:	f7fd fe03 	bl	800db5c <ld_word>
 800ff56:	4603      	mov	r3, r0
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d001      	beq.n	800ff60 <find_volume+0x394>
 800ff5c:	230d      	movs	r3, #13
 800ff5e:	e0b4      	b.n	80100ca <find_volume+0x4fe>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ff60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff62:	891b      	ldrh	r3, [r3, #8]
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d001      	beq.n	800ff6c <find_volume+0x3a0>
 800ff68:	230d      	movs	r3, #13
 800ff6a:	e0ae      	b.n	80100ca <find_volume+0x4fe>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ff6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff6e:	333c      	adds	r3, #60	; 0x3c
 800ff70:	332c      	adds	r3, #44	; 0x2c
 800ff72:	4618      	mov	r0, r3
 800ff74:	f7fd fe0a 	bl	800db8c <ld_dword>
 800ff78:	4602      	mov	r2, r0
 800ff7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff7c:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ff7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff80:	6a1b      	ldr	r3, [r3, #32]
 800ff82:	009b      	lsls	r3, r3, #2
 800ff84:	647b      	str	r3, [r7, #68]	; 0x44
 800ff86:	e01f      	b.n	800ffc8 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ff88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff8a:	891b      	ldrh	r3, [r3, #8]
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d101      	bne.n	800ff94 <find_volume+0x3c8>
 800ff90:	230d      	movs	r3, #13
 800ff92:	e09a      	b.n	80100ca <find_volume+0x4fe>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ff94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ff98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ff9a:	441a      	add	r2, r3
 800ff9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff9e:	631a      	str	r2, [r3, #48]	; 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ffa0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ffa4:	2b02      	cmp	r3, #2
 800ffa6:	d103      	bne.n	800ffb0 <find_volume+0x3e4>
 800ffa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffaa:	6a1b      	ldr	r3, [r3, #32]
 800ffac:	005b      	lsls	r3, r3, #1
 800ffae:	e00a      	b.n	800ffc6 <find_volume+0x3fa>
 800ffb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffb2:	6a1a      	ldr	r2, [r3, #32]
 800ffb4:	4613      	mov	r3, r2
 800ffb6:	005b      	lsls	r3, r3, #1
 800ffb8:	4413      	add	r3, r2
 800ffba:	085a      	lsrs	r2, r3, #1
 800ffbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffbe:	6a1b      	ldr	r3, [r3, #32]
 800ffc0:	f003 0301 	and.w	r3, r3, #1
 800ffc4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ffc6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ffc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ffcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffce:	899b      	ldrh	r3, [r3, #12]
 800ffd0:	4619      	mov	r1, r3
 800ffd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ffd4:	440b      	add	r3, r1
 800ffd6:	3b01      	subs	r3, #1
 800ffd8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ffda:	8989      	ldrh	r1, [r1, #12]
 800ffdc:	fbb3 f3f1 	udiv	r3, r3, r1
 800ffe0:	429a      	cmp	r2, r3
 800ffe2:	d201      	bcs.n	800ffe8 <find_volume+0x41c>
 800ffe4:	230d      	movs	r3, #13
 800ffe6:	e070      	b.n	80100ca <find_volume+0x4fe>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ffe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffea:	f04f 32ff 	mov.w	r2, #4294967295
 800ffee:	619a      	str	r2, [r3, #24]
 800fff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fff2:	699a      	ldr	r2, [r3, #24]
 800fff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fff6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800fff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fffa:	2280      	movs	r2, #128	; 0x80
 800fffc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800fffe:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010002:	2b03      	cmp	r3, #3
 8010004:	d149      	bne.n	801009a <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010008:	333c      	adds	r3, #60	; 0x3c
 801000a:	3330      	adds	r3, #48	; 0x30
 801000c:	4618      	mov	r0, r3
 801000e:	f7fd fda5 	bl	800db5c <ld_word>
 8010012:	4603      	mov	r3, r0
 8010014:	2b01      	cmp	r3, #1
 8010016:	d140      	bne.n	801009a <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010018:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801001a:	3301      	adds	r3, #1
 801001c:	4619      	mov	r1, r3
 801001e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010020:	f7fe f84c 	bl	800e0bc <move_window>
 8010024:	4603      	mov	r3, r0
 8010026:	2b00      	cmp	r3, #0
 8010028:	d137      	bne.n	801009a <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 801002a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801002c:	2200      	movs	r2, #0
 801002e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010032:	333c      	adds	r3, #60	; 0x3c
 8010034:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010038:	4618      	mov	r0, r3
 801003a:	f7fd fd8f 	bl	800db5c <ld_word>
 801003e:	4603      	mov	r3, r0
 8010040:	461a      	mov	r2, r3
 8010042:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010046:	429a      	cmp	r2, r3
 8010048:	d127      	bne.n	801009a <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801004a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801004c:	333c      	adds	r3, #60	; 0x3c
 801004e:	4618      	mov	r0, r3
 8010050:	f7fd fd9c 	bl	800db8c <ld_dword>
 8010054:	4602      	mov	r2, r0
 8010056:	4b1f      	ldr	r3, [pc, #124]	; (80100d4 <find_volume+0x508>)
 8010058:	429a      	cmp	r2, r3
 801005a:	d11e      	bne.n	801009a <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801005c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801005e:	333c      	adds	r3, #60	; 0x3c
 8010060:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010064:	4618      	mov	r0, r3
 8010066:	f7fd fd91 	bl	800db8c <ld_dword>
 801006a:	4602      	mov	r2, r0
 801006c:	4b1a      	ldr	r3, [pc, #104]	; (80100d8 <find_volume+0x50c>)
 801006e:	429a      	cmp	r2, r3
 8010070:	d113      	bne.n	801009a <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010074:	333c      	adds	r3, #60	; 0x3c
 8010076:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 801007a:	4618      	mov	r0, r3
 801007c:	f7fd fd86 	bl	800db8c <ld_dword>
 8010080:	4602      	mov	r2, r0
 8010082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010084:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8010086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010088:	333c      	adds	r3, #60	; 0x3c
 801008a:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801008e:	4618      	mov	r0, r3
 8010090:	f7fd fd7c 	bl	800db8c <ld_dword>
 8010094:	4602      	mov	r2, r0
 8010096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010098:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801009a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801009c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80100a0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80100a2:	4b0e      	ldr	r3, [pc, #56]	; (80100dc <find_volume+0x510>)
 80100a4:	881b      	ldrh	r3, [r3, #0]
 80100a6:	3301      	adds	r3, #1
 80100a8:	b29a      	uxth	r2, r3
 80100aa:	4b0c      	ldr	r3, [pc, #48]	; (80100dc <find_volume+0x510>)
 80100ac:	801a      	strh	r2, [r3, #0]
 80100ae:	4b0b      	ldr	r3, [pc, #44]	; (80100dc <find_volume+0x510>)
 80100b0:	881a      	ldrh	r2, [r3, #0]
 80100b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100b4:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80100b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100b8:	4a09      	ldr	r2, [pc, #36]	; (80100e0 <find_volume+0x514>)
 80100ba:	611a      	str	r2, [r3, #16]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 80100bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80100be:	2200      	movs	r2, #0
 80100c0:	61da      	str	r2, [r3, #28]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80100c2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80100c4:	f7fd ff92 	bl	800dfec <clear_lock>
#endif
	return FR_OK;
 80100c8:	2300      	movs	r3, #0
}
 80100ca:	4618      	mov	r0, r3
 80100cc:	3758      	adds	r7, #88	; 0x58
 80100ce:	46bd      	mov	sp, r7
 80100d0:	bd80      	pop	{r7, pc}
 80100d2:	bf00      	nop
 80100d4:	41615252 	.word	0x41615252
 80100d8:	61417272 	.word	0x61417272
 80100dc:	2001f2dc 	.word	0x2001f2dc
 80100e0:	2001f300 	.word	0x2001f300

080100e4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80100e4:	b580      	push	{r7, lr}
 80100e6:	b084      	sub	sp, #16
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	6078      	str	r0, [r7, #4]
 80100ec:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80100ee:	2309      	movs	r3, #9
 80100f0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d01c      	beq.n	8010132 <validate+0x4e>
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d018      	beq.n	8010132 <validate+0x4e>
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	781b      	ldrb	r3, [r3, #0]
 8010106:	2b00      	cmp	r3, #0
 8010108:	d013      	beq.n	8010132 <validate+0x4e>
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	889a      	ldrh	r2, [r3, #4]
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	88db      	ldrh	r3, [r3, #6]
 8010114:	429a      	cmp	r2, r3
 8010116:	d10c      	bne.n	8010132 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	785b      	ldrb	r3, [r3, #1]
 801011e:	4618      	mov	r0, r3
 8010120:	f7fd fc7e 	bl	800da20 <disk_status>
 8010124:	4603      	mov	r3, r0
 8010126:	f003 0301 	and.w	r3, r3, #1
 801012a:	2b00      	cmp	r3, #0
 801012c:	d101      	bne.n	8010132 <validate+0x4e>
			res = FR_OK;
 801012e:	2300      	movs	r3, #0
 8010130:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8010132:	7bfb      	ldrb	r3, [r7, #15]
 8010134:	2b00      	cmp	r3, #0
 8010136:	d102      	bne.n	801013e <validate+0x5a>
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	e000      	b.n	8010140 <validate+0x5c>
 801013e:	2300      	movs	r3, #0
 8010140:	683a      	ldr	r2, [r7, #0]
 8010142:	6013      	str	r3, [r2, #0]
	return res;
 8010144:	7bfb      	ldrb	r3, [r7, #15]
}
 8010146:	4618      	mov	r0, r3
 8010148:	3710      	adds	r7, #16
 801014a:	46bd      	mov	sp, r7
 801014c:	bd80      	pop	{r7, pc}
	...

08010150 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010150:	b580      	push	{r7, lr}
 8010152:	b088      	sub	sp, #32
 8010154:	af00      	add	r7, sp, #0
 8010156:	60f8      	str	r0, [r7, #12]
 8010158:	60b9      	str	r1, [r7, #8]
 801015a:	4613      	mov	r3, r2
 801015c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801015e:	68bb      	ldr	r3, [r7, #8]
 8010160:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010162:	f107 0310 	add.w	r3, r7, #16
 8010166:	4618      	mov	r0, r3
 8010168:	f7ff fc95 	bl	800fa96 <get_ldnumber>
 801016c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801016e:	69fb      	ldr	r3, [r7, #28]
 8010170:	2b00      	cmp	r3, #0
 8010172:	da01      	bge.n	8010178 <f_mount+0x28>
 8010174:	230b      	movs	r3, #11
 8010176:	e02b      	b.n	80101d0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010178:	4a17      	ldr	r2, [pc, #92]	; (80101d8 <f_mount+0x88>)
 801017a:	69fb      	ldr	r3, [r7, #28]
 801017c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010180:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8010182:	69bb      	ldr	r3, [r7, #24]
 8010184:	2b00      	cmp	r3, #0
 8010186:	d005      	beq.n	8010194 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010188:	69b8      	ldr	r0, [r7, #24]
 801018a:	f7fd ff2f 	bl	800dfec <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801018e:	69bb      	ldr	r3, [r7, #24]
 8010190:	2200      	movs	r2, #0
 8010192:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	2b00      	cmp	r3, #0
 8010198:	d002      	beq.n	80101a0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	2200      	movs	r2, #0
 801019e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80101a0:	68fa      	ldr	r2, [r7, #12]
 80101a2:	490d      	ldr	r1, [pc, #52]	; (80101d8 <f_mount+0x88>)
 80101a4:	69fb      	ldr	r3, [r7, #28]
 80101a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d002      	beq.n	80101b6 <f_mount+0x66>
 80101b0:	79fb      	ldrb	r3, [r7, #7]
 80101b2:	2b01      	cmp	r3, #1
 80101b4:	d001      	beq.n	80101ba <f_mount+0x6a>
 80101b6:	2300      	movs	r3, #0
 80101b8:	e00a      	b.n	80101d0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80101ba:	f107 010c 	add.w	r1, r7, #12
 80101be:	f107 0308 	add.w	r3, r7, #8
 80101c2:	2200      	movs	r2, #0
 80101c4:	4618      	mov	r0, r3
 80101c6:	f7ff fd01 	bl	800fbcc <find_volume>
 80101ca:	4603      	mov	r3, r0
 80101cc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80101ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80101d0:	4618      	mov	r0, r3
 80101d2:	3720      	adds	r7, #32
 80101d4:	46bd      	mov	sp, r7
 80101d6:	bd80      	pop	{r7, pc}
 80101d8:	2001f2d8 	.word	0x2001f2d8

080101dc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80101dc:	b580      	push	{r7, lr}
 80101de:	b09a      	sub	sp, #104	; 0x68
 80101e0:	af00      	add	r7, sp, #0
 80101e2:	60f8      	str	r0, [r7, #12]
 80101e4:	60b9      	str	r1, [r7, #8]
 80101e6:	4613      	mov	r3, r2
 80101e8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d101      	bne.n	80101f4 <f_open+0x18>
 80101f0:	2309      	movs	r3, #9
 80101f2:	e1bb      	b.n	801056c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80101f4:	79fb      	ldrb	r3, [r7, #7]
 80101f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80101fa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80101fc:	79fa      	ldrb	r2, [r7, #7]
 80101fe:	f107 0114 	add.w	r1, r7, #20
 8010202:	f107 0308 	add.w	r3, r7, #8
 8010206:	4618      	mov	r0, r3
 8010208:	f7ff fce0 	bl	800fbcc <find_volume>
 801020c:	4603      	mov	r3, r0
 801020e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8010212:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010216:	2b00      	cmp	r3, #0
 8010218:	f040 819f 	bne.w	801055a <f_open+0x37e>
		dj.obj.fs = fs;
 801021c:	697b      	ldr	r3, [r7, #20]
 801021e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010220:	68ba      	ldr	r2, [r7, #8]
 8010222:	f107 0318 	add.w	r3, r7, #24
 8010226:	4611      	mov	r1, r2
 8010228:	4618      	mov	r0, r3
 801022a:	f7ff fb9f 	bl	800f96c <follow_path>
 801022e:	4603      	mov	r3, r0
 8010230:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010234:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010238:	2b00      	cmp	r3, #0
 801023a:	d11a      	bne.n	8010272 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801023c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010240:	b25b      	sxtb	r3, r3
 8010242:	2b00      	cmp	r3, #0
 8010244:	da03      	bge.n	801024e <f_open+0x72>
				res = FR_INVALID_NAME;
 8010246:	2306      	movs	r3, #6
 8010248:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801024c:	e011      	b.n	8010272 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801024e:	79fb      	ldrb	r3, [r7, #7]
 8010250:	f023 0301 	bic.w	r3, r3, #1
 8010254:	2b00      	cmp	r3, #0
 8010256:	bf14      	ite	ne
 8010258:	2301      	movne	r3, #1
 801025a:	2300      	moveq	r3, #0
 801025c:	b2db      	uxtb	r3, r3
 801025e:	461a      	mov	r2, r3
 8010260:	f107 0318 	add.w	r3, r7, #24
 8010264:	4611      	mov	r1, r2
 8010266:	4618      	mov	r0, r3
 8010268:	f7fd fd78 	bl	800dd5c <chk_lock>
 801026c:	4603      	mov	r3, r0
 801026e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010272:	79fb      	ldrb	r3, [r7, #7]
 8010274:	f003 031c 	and.w	r3, r3, #28
 8010278:	2b00      	cmp	r3, #0
 801027a:	d07f      	beq.n	801037c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 801027c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010280:	2b00      	cmp	r3, #0
 8010282:	d017      	beq.n	80102b4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010284:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010288:	2b04      	cmp	r3, #4
 801028a:	d10e      	bne.n	80102aa <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801028c:	f7fd fdc2 	bl	800de14 <enq_lock>
 8010290:	4603      	mov	r3, r0
 8010292:	2b00      	cmp	r3, #0
 8010294:	d006      	beq.n	80102a4 <f_open+0xc8>
 8010296:	f107 0318 	add.w	r3, r7, #24
 801029a:	4618      	mov	r0, r3
 801029c:	f7ff f820 	bl	800f2e0 <dir_register>
 80102a0:	4603      	mov	r3, r0
 80102a2:	e000      	b.n	80102a6 <f_open+0xca>
 80102a4:	2312      	movs	r3, #18
 80102a6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80102aa:	79fb      	ldrb	r3, [r7, #7]
 80102ac:	f043 0308 	orr.w	r3, r3, #8
 80102b0:	71fb      	strb	r3, [r7, #7]
 80102b2:	e010      	b.n	80102d6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80102b4:	7fbb      	ldrb	r3, [r7, #30]
 80102b6:	f003 0311 	and.w	r3, r3, #17
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d003      	beq.n	80102c6 <f_open+0xea>
					res = FR_DENIED;
 80102be:	2307      	movs	r3, #7
 80102c0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80102c4:	e007      	b.n	80102d6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80102c6:	79fb      	ldrb	r3, [r7, #7]
 80102c8:	f003 0304 	and.w	r3, r3, #4
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d002      	beq.n	80102d6 <f_open+0xfa>
 80102d0:	2308      	movs	r3, #8
 80102d2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80102d6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d168      	bne.n	80103b0 <f_open+0x1d4>
 80102de:	79fb      	ldrb	r3, [r7, #7]
 80102e0:	f003 0308 	and.w	r3, r3, #8
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d063      	beq.n	80103b0 <f_open+0x1d4>
				dw = GET_FATTIME();
 80102e8:	f7fd f94a 	bl	800d580 <get_fattime>
 80102ec:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80102ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102f0:	330e      	adds	r3, #14
 80102f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80102f4:	4618      	mov	r0, r3
 80102f6:	f7fd fc87 	bl	800dc08 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80102fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80102fc:	3316      	adds	r3, #22
 80102fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010300:	4618      	mov	r0, r3
 8010302:	f7fd fc81 	bl	800dc08 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010308:	330b      	adds	r3, #11
 801030a:	2220      	movs	r2, #32
 801030c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801030e:	697b      	ldr	r3, [r7, #20]
 8010310:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010312:	4611      	mov	r1, r2
 8010314:	4618      	mov	r0, r3
 8010316:	f7fe fc50 	bl	800ebba <ld_clust>
 801031a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 801031c:	697b      	ldr	r3, [r7, #20]
 801031e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010320:	2200      	movs	r2, #0
 8010322:	4618      	mov	r0, r3
 8010324:	f7fe fc68 	bl	800ebf8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801032a:	331c      	adds	r3, #28
 801032c:	2100      	movs	r1, #0
 801032e:	4618      	mov	r0, r3
 8010330:	f7fd fc6a 	bl	800dc08 <st_dword>
					fs->wflag = 1;
 8010334:	697b      	ldr	r3, [r7, #20]
 8010336:	2201      	movs	r2, #1
 8010338:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801033a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801033c:	2b00      	cmp	r3, #0
 801033e:	d037      	beq.n	80103b0 <f_open+0x1d4>
						dw = fs->winsect;
 8010340:	697b      	ldr	r3, [r7, #20]
 8010342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010344:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8010346:	f107 0318 	add.w	r3, r7, #24
 801034a:	2200      	movs	r2, #0
 801034c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801034e:	4618      	mov	r0, r3
 8010350:	f7fe f958 	bl	800e604 <remove_chain>
 8010354:	4603      	mov	r3, r0
 8010356:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 801035a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801035e:	2b00      	cmp	r3, #0
 8010360:	d126      	bne.n	80103b0 <f_open+0x1d4>
							res = move_window(fs, dw);
 8010362:	697b      	ldr	r3, [r7, #20]
 8010364:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010366:	4618      	mov	r0, r3
 8010368:	f7fd fea8 	bl	800e0bc <move_window>
 801036c:	4603      	mov	r3, r0
 801036e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010372:	697b      	ldr	r3, [r7, #20]
 8010374:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010376:	3a01      	subs	r2, #1
 8010378:	615a      	str	r2, [r3, #20]
 801037a:	e019      	b.n	80103b0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801037c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010380:	2b00      	cmp	r3, #0
 8010382:	d115      	bne.n	80103b0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8010384:	7fbb      	ldrb	r3, [r7, #30]
 8010386:	f003 0310 	and.w	r3, r3, #16
 801038a:	2b00      	cmp	r3, #0
 801038c:	d003      	beq.n	8010396 <f_open+0x1ba>
					res = FR_NO_FILE;
 801038e:	2304      	movs	r3, #4
 8010390:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8010394:	e00c      	b.n	80103b0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8010396:	79fb      	ldrb	r3, [r7, #7]
 8010398:	f003 0302 	and.w	r3, r3, #2
 801039c:	2b00      	cmp	r3, #0
 801039e:	d007      	beq.n	80103b0 <f_open+0x1d4>
 80103a0:	7fbb      	ldrb	r3, [r7, #30]
 80103a2:	f003 0301 	and.w	r3, r3, #1
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d002      	beq.n	80103b0 <f_open+0x1d4>
						res = FR_DENIED;
 80103aa:	2307      	movs	r3, #7
 80103ac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80103b0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d128      	bne.n	801040a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80103b8:	79fb      	ldrb	r3, [r7, #7]
 80103ba:	f003 0308 	and.w	r3, r3, #8
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d003      	beq.n	80103ca <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80103c2:	79fb      	ldrb	r3, [r7, #7]
 80103c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80103c8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80103ca:	697b      	ldr	r3, [r7, #20]
 80103cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80103d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80103d8:	79fb      	ldrb	r3, [r7, #7]
 80103da:	f023 0301 	bic.w	r3, r3, #1
 80103de:	2b00      	cmp	r3, #0
 80103e0:	bf14      	ite	ne
 80103e2:	2301      	movne	r3, #1
 80103e4:	2300      	moveq	r3, #0
 80103e6:	b2db      	uxtb	r3, r3
 80103e8:	461a      	mov	r2, r3
 80103ea:	f107 0318 	add.w	r3, r7, #24
 80103ee:	4611      	mov	r1, r2
 80103f0:	4618      	mov	r0, r3
 80103f2:	f7fd fd31 	bl	800de58 <inc_lock>
 80103f6:	4602      	mov	r2, r0
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	691b      	ldr	r3, [r3, #16]
 8010400:	2b00      	cmp	r3, #0
 8010402:	d102      	bne.n	801040a <f_open+0x22e>
 8010404:	2302      	movs	r3, #2
 8010406:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801040a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801040e:	2b00      	cmp	r3, #0
 8010410:	f040 80a3 	bne.w	801055a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010414:	697b      	ldr	r3, [r7, #20]
 8010416:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010418:	4611      	mov	r1, r2
 801041a:	4618      	mov	r0, r3
 801041c:	f7fe fbcd 	bl	800ebba <ld_clust>
 8010420:	4602      	mov	r2, r0
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010428:	331c      	adds	r3, #28
 801042a:	4618      	mov	r0, r3
 801042c:	f7fd fbae 	bl	800db8c <ld_dword>
 8010430:	4602      	mov	r2, r0
 8010432:	68fb      	ldr	r3, [r7, #12]
 8010434:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	2200      	movs	r2, #0
 801043a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801043c:	697a      	ldr	r2, [r7, #20]
 801043e:	68fb      	ldr	r3, [r7, #12]
 8010440:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8010442:	697b      	ldr	r3, [r7, #20]
 8010444:	88da      	ldrh	r2, [r3, #6]
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	79fa      	ldrb	r2, [r7, #7]
 801044e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	2200      	movs	r2, #0
 8010454:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	2200      	movs	r2, #0
 801045a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	2200      	movs	r2, #0
 8010460:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	3330      	adds	r3, #48	; 0x30
 8010466:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801046a:	2100      	movs	r1, #0
 801046c:	4618      	mov	r0, r3
 801046e:	f7fd fc18 	bl	800dca2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8010472:	79fb      	ldrb	r3, [r7, #7]
 8010474:	f003 0320 	and.w	r3, r3, #32
 8010478:	2b00      	cmp	r3, #0
 801047a:	d06e      	beq.n	801055a <f_open+0x37e>
 801047c:	68fb      	ldr	r3, [r7, #12]
 801047e:	68db      	ldr	r3, [r3, #12]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d06a      	beq.n	801055a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8010484:	68fb      	ldr	r3, [r7, #12]
 8010486:	68da      	ldr	r2, [r3, #12]
 8010488:	68fb      	ldr	r3, [r7, #12]
 801048a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801048c:	697b      	ldr	r3, [r7, #20]
 801048e:	895b      	ldrh	r3, [r3, #10]
 8010490:	461a      	mov	r2, r3
 8010492:	697b      	ldr	r3, [r7, #20]
 8010494:	899b      	ldrh	r3, [r3, #12]
 8010496:	fb03 f302 	mul.w	r3, r3, r2
 801049a:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	689b      	ldr	r3, [r3, #8]
 80104a0:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	68db      	ldr	r3, [r3, #12]
 80104a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80104a8:	e016      	b.n	80104d8 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 80104aa:	68fb      	ldr	r3, [r7, #12]
 80104ac:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80104ae:	4618      	mov	r0, r3
 80104b0:	f7fd fec1 	bl	800e236 <get_fat>
 80104b4:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80104b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80104b8:	2b01      	cmp	r3, #1
 80104ba:	d802      	bhi.n	80104c2 <f_open+0x2e6>
 80104bc:	2302      	movs	r3, #2
 80104be:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80104c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80104c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104c8:	d102      	bne.n	80104d0 <f_open+0x2f4>
 80104ca:	2301      	movs	r3, #1
 80104cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80104d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80104d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80104d4:	1ad3      	subs	r3, r2, r3
 80104d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80104d8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d103      	bne.n	80104e8 <f_open+0x30c>
 80104e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80104e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80104e4:	429a      	cmp	r2, r3
 80104e6:	d8e0      	bhi.n	80104aa <f_open+0x2ce>
				}
				fp->clust = clst;
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80104ec:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80104ee:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d131      	bne.n	801055a <f_open+0x37e>
 80104f6:	697b      	ldr	r3, [r7, #20]
 80104f8:	899b      	ldrh	r3, [r3, #12]
 80104fa:	461a      	mov	r2, r3
 80104fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80104fe:	fbb3 f1f2 	udiv	r1, r3, r2
 8010502:	fb02 f201 	mul.w	r2, r2, r1
 8010506:	1a9b      	subs	r3, r3, r2
 8010508:	2b00      	cmp	r3, #0
 801050a:	d026      	beq.n	801055a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801050c:	697b      	ldr	r3, [r7, #20]
 801050e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8010510:	4618      	mov	r0, r3
 8010512:	f7fd fe71 	bl	800e1f8 <clust2sect>
 8010516:	64f8      	str	r0, [r7, #76]	; 0x4c
 8010518:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801051a:	2b00      	cmp	r3, #0
 801051c:	d103      	bne.n	8010526 <f_open+0x34a>
						res = FR_INT_ERR;
 801051e:	2302      	movs	r3, #2
 8010520:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8010524:	e019      	b.n	801055a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8010526:	697b      	ldr	r3, [r7, #20]
 8010528:	899b      	ldrh	r3, [r3, #12]
 801052a:	461a      	mov	r2, r3
 801052c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801052e:	fbb3 f2f2 	udiv	r2, r3, r2
 8010532:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010534:	441a      	add	r2, r3
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801053a:	697b      	ldr	r3, [r7, #20]
 801053c:	7858      	ldrb	r0, [r3, #1]
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010544:	68fb      	ldr	r3, [r7, #12]
 8010546:	6a1a      	ldr	r2, [r3, #32]
 8010548:	2301      	movs	r3, #1
 801054a:	f7fd faa9 	bl	800daa0 <disk_read>
 801054e:	4603      	mov	r3, r0
 8010550:	2b00      	cmp	r3, #0
 8010552:	d002      	beq.n	801055a <f_open+0x37e>
 8010554:	2301      	movs	r3, #1
 8010556:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801055a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801055e:	2b00      	cmp	r3, #0
 8010560:	d002      	beq.n	8010568 <f_open+0x38c>
 8010562:	68fb      	ldr	r3, [r7, #12]
 8010564:	2200      	movs	r2, #0
 8010566:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010568:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 801056c:	4618      	mov	r0, r3
 801056e:	3768      	adds	r7, #104	; 0x68
 8010570:	46bd      	mov	sp, r7
 8010572:	bd80      	pop	{r7, pc}

08010574 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8010574:	b580      	push	{r7, lr}
 8010576:	b08e      	sub	sp, #56	; 0x38
 8010578:	af00      	add	r7, sp, #0
 801057a:	60f8      	str	r0, [r7, #12]
 801057c:	60b9      	str	r1, [r7, #8]
 801057e:	607a      	str	r2, [r7, #4]
 8010580:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8010582:	68bb      	ldr	r3, [r7, #8]
 8010584:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8010586:	683b      	ldr	r3, [r7, #0]
 8010588:	2200      	movs	r2, #0
 801058a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	f107 0214 	add.w	r2, r7, #20
 8010592:	4611      	mov	r1, r2
 8010594:	4618      	mov	r0, r3
 8010596:	f7ff fda5 	bl	80100e4 <validate>
 801059a:	4603      	mov	r3, r0
 801059c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80105a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d107      	bne.n	80105b8 <f_read+0x44>
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	7d5b      	ldrb	r3, [r3, #21]
 80105ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80105b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d002      	beq.n	80105be <f_read+0x4a>
 80105b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80105bc:	e135      	b.n	801082a <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	7d1b      	ldrb	r3, [r3, #20]
 80105c2:	f003 0301 	and.w	r3, r3, #1
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d101      	bne.n	80105ce <f_read+0x5a>
 80105ca:	2307      	movs	r3, #7
 80105cc:	e12d      	b.n	801082a <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80105ce:	68fb      	ldr	r3, [r7, #12]
 80105d0:	68da      	ldr	r2, [r3, #12]
 80105d2:	68fb      	ldr	r3, [r7, #12]
 80105d4:	699b      	ldr	r3, [r3, #24]
 80105d6:	1ad3      	subs	r3, r2, r3
 80105d8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80105da:	687a      	ldr	r2, [r7, #4]
 80105dc:	6a3b      	ldr	r3, [r7, #32]
 80105de:	429a      	cmp	r2, r3
 80105e0:	f240 811e 	bls.w	8010820 <f_read+0x2ac>
 80105e4:	6a3b      	ldr	r3, [r7, #32]
 80105e6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80105e8:	e11a      	b.n	8010820 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	699b      	ldr	r3, [r3, #24]
 80105ee:	697a      	ldr	r2, [r7, #20]
 80105f0:	8992      	ldrh	r2, [r2, #12]
 80105f2:	fbb3 f1f2 	udiv	r1, r3, r2
 80105f6:	fb02 f201 	mul.w	r2, r2, r1
 80105fa:	1a9b      	subs	r3, r3, r2
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	f040 80d5 	bne.w	80107ac <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	699b      	ldr	r3, [r3, #24]
 8010606:	697a      	ldr	r2, [r7, #20]
 8010608:	8992      	ldrh	r2, [r2, #12]
 801060a:	fbb3 f3f2 	udiv	r3, r3, r2
 801060e:	697a      	ldr	r2, [r7, #20]
 8010610:	8952      	ldrh	r2, [r2, #10]
 8010612:	3a01      	subs	r2, #1
 8010614:	4013      	ands	r3, r2
 8010616:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8010618:	69fb      	ldr	r3, [r7, #28]
 801061a:	2b00      	cmp	r3, #0
 801061c:	d12f      	bne.n	801067e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	699b      	ldr	r3, [r3, #24]
 8010622:	2b00      	cmp	r3, #0
 8010624:	d103      	bne.n	801062e <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	689b      	ldr	r3, [r3, #8]
 801062a:	633b      	str	r3, [r7, #48]	; 0x30
 801062c:	e013      	b.n	8010656 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801062e:	68fb      	ldr	r3, [r7, #12]
 8010630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010632:	2b00      	cmp	r3, #0
 8010634:	d007      	beq.n	8010646 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	699b      	ldr	r3, [r3, #24]
 801063a:	4619      	mov	r1, r3
 801063c:	68f8      	ldr	r0, [r7, #12]
 801063e:	f7fe f8de 	bl	800e7fe <clmt_clust>
 8010642:	6338      	str	r0, [r7, #48]	; 0x30
 8010644:	e007      	b.n	8010656 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8010646:	68fa      	ldr	r2, [r7, #12]
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	69db      	ldr	r3, [r3, #28]
 801064c:	4619      	mov	r1, r3
 801064e:	4610      	mov	r0, r2
 8010650:	f7fd fdf1 	bl	800e236 <get_fat>
 8010654:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8010656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010658:	2b01      	cmp	r3, #1
 801065a:	d804      	bhi.n	8010666 <f_read+0xf2>
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	2202      	movs	r2, #2
 8010660:	755a      	strb	r2, [r3, #21]
 8010662:	2302      	movs	r3, #2
 8010664:	e0e1      	b.n	801082a <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010668:	f1b3 3fff 	cmp.w	r3, #4294967295
 801066c:	d104      	bne.n	8010678 <f_read+0x104>
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	2201      	movs	r2, #1
 8010672:	755a      	strb	r2, [r3, #21]
 8010674:	2301      	movs	r3, #1
 8010676:	e0d8      	b.n	801082a <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801067c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801067e:	697a      	ldr	r2, [r7, #20]
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	69db      	ldr	r3, [r3, #28]
 8010684:	4619      	mov	r1, r3
 8010686:	4610      	mov	r0, r2
 8010688:	f7fd fdb6 	bl	800e1f8 <clust2sect>
 801068c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801068e:	69bb      	ldr	r3, [r7, #24]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d104      	bne.n	801069e <f_read+0x12a>
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	2202      	movs	r2, #2
 8010698:	755a      	strb	r2, [r3, #21]
 801069a:	2302      	movs	r3, #2
 801069c:	e0c5      	b.n	801082a <f_read+0x2b6>
			sect += csect;
 801069e:	69ba      	ldr	r2, [r7, #24]
 80106a0:	69fb      	ldr	r3, [r7, #28]
 80106a2:	4413      	add	r3, r2
 80106a4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80106a6:	697b      	ldr	r3, [r7, #20]
 80106a8:	899b      	ldrh	r3, [r3, #12]
 80106aa:	461a      	mov	r2, r3
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80106b2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80106b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d041      	beq.n	801073e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80106ba:	69fa      	ldr	r2, [r7, #28]
 80106bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106be:	4413      	add	r3, r2
 80106c0:	697a      	ldr	r2, [r7, #20]
 80106c2:	8952      	ldrh	r2, [r2, #10]
 80106c4:	4293      	cmp	r3, r2
 80106c6:	d905      	bls.n	80106d4 <f_read+0x160>
					cc = fs->csize - csect;
 80106c8:	697b      	ldr	r3, [r7, #20]
 80106ca:	895b      	ldrh	r3, [r3, #10]
 80106cc:	461a      	mov	r2, r3
 80106ce:	69fb      	ldr	r3, [r7, #28]
 80106d0:	1ad3      	subs	r3, r2, r3
 80106d2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80106d4:	697b      	ldr	r3, [r7, #20]
 80106d6:	7858      	ldrb	r0, [r3, #1]
 80106d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106da:	69ba      	ldr	r2, [r7, #24]
 80106dc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80106de:	f7fd f9df 	bl	800daa0 <disk_read>
 80106e2:	4603      	mov	r3, r0
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d004      	beq.n	80106f2 <f_read+0x17e>
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	2201      	movs	r2, #1
 80106ec:	755a      	strb	r2, [r3, #21]
 80106ee:	2301      	movs	r3, #1
 80106f0:	e09b      	b.n	801082a <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	7d1b      	ldrb	r3, [r3, #20]
 80106f6:	b25b      	sxtb	r3, r3
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	da18      	bge.n	801072e <f_read+0x1ba>
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	6a1a      	ldr	r2, [r3, #32]
 8010700:	69bb      	ldr	r3, [r7, #24]
 8010702:	1ad3      	subs	r3, r2, r3
 8010704:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010706:	429a      	cmp	r2, r3
 8010708:	d911      	bls.n	801072e <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801070a:	68fb      	ldr	r3, [r7, #12]
 801070c:	6a1a      	ldr	r2, [r3, #32]
 801070e:	69bb      	ldr	r3, [r7, #24]
 8010710:	1ad3      	subs	r3, r2, r3
 8010712:	697a      	ldr	r2, [r7, #20]
 8010714:	8992      	ldrh	r2, [r2, #12]
 8010716:	fb02 f303 	mul.w	r3, r2, r3
 801071a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801071c:	18d0      	adds	r0, r2, r3
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010724:	697b      	ldr	r3, [r7, #20]
 8010726:	899b      	ldrh	r3, [r3, #12]
 8010728:	461a      	mov	r2, r3
 801072a:	f7fd fa99 	bl	800dc60 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801072e:	697b      	ldr	r3, [r7, #20]
 8010730:	899b      	ldrh	r3, [r3, #12]
 8010732:	461a      	mov	r2, r3
 8010734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010736:	fb02 f303 	mul.w	r3, r2, r3
 801073a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 801073c:	e05c      	b.n	80107f8 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	6a1b      	ldr	r3, [r3, #32]
 8010742:	69ba      	ldr	r2, [r7, #24]
 8010744:	429a      	cmp	r2, r3
 8010746:	d02e      	beq.n	80107a6 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	7d1b      	ldrb	r3, [r3, #20]
 801074c:	b25b      	sxtb	r3, r3
 801074e:	2b00      	cmp	r3, #0
 8010750:	da18      	bge.n	8010784 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010752:	697b      	ldr	r3, [r7, #20]
 8010754:	7858      	ldrb	r0, [r3, #1]
 8010756:	68fb      	ldr	r3, [r7, #12]
 8010758:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	6a1a      	ldr	r2, [r3, #32]
 8010760:	2301      	movs	r3, #1
 8010762:	f7fd f9bd 	bl	800dae0 <disk_write>
 8010766:	4603      	mov	r3, r0
 8010768:	2b00      	cmp	r3, #0
 801076a:	d004      	beq.n	8010776 <f_read+0x202>
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	2201      	movs	r2, #1
 8010770:	755a      	strb	r2, [r3, #21]
 8010772:	2301      	movs	r3, #1
 8010774:	e059      	b.n	801082a <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	7d1b      	ldrb	r3, [r3, #20]
 801077a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801077e:	b2da      	uxtb	r2, r3
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010784:	697b      	ldr	r3, [r7, #20]
 8010786:	7858      	ldrb	r0, [r3, #1]
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801078e:	2301      	movs	r3, #1
 8010790:	69ba      	ldr	r2, [r7, #24]
 8010792:	f7fd f985 	bl	800daa0 <disk_read>
 8010796:	4603      	mov	r3, r0
 8010798:	2b00      	cmp	r3, #0
 801079a:	d004      	beq.n	80107a6 <f_read+0x232>
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	2201      	movs	r2, #1
 80107a0:	755a      	strb	r2, [r3, #21]
 80107a2:	2301      	movs	r3, #1
 80107a4:	e041      	b.n	801082a <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 80107a6:	68fb      	ldr	r3, [r7, #12]
 80107a8:	69ba      	ldr	r2, [r7, #24]
 80107aa:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80107ac:	697b      	ldr	r3, [r7, #20]
 80107ae:	899b      	ldrh	r3, [r3, #12]
 80107b0:	4618      	mov	r0, r3
 80107b2:	68fb      	ldr	r3, [r7, #12]
 80107b4:	699b      	ldr	r3, [r3, #24]
 80107b6:	697a      	ldr	r2, [r7, #20]
 80107b8:	8992      	ldrh	r2, [r2, #12]
 80107ba:	fbb3 f1f2 	udiv	r1, r3, r2
 80107be:	fb02 f201 	mul.w	r2, r2, r1
 80107c2:	1a9b      	subs	r3, r3, r2
 80107c4:	1ac3      	subs	r3, r0, r3
 80107c6:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80107c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	429a      	cmp	r2, r3
 80107ce:	d901      	bls.n	80107d4 <f_read+0x260>
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80107da:	68fb      	ldr	r3, [r7, #12]
 80107dc:	699b      	ldr	r3, [r3, #24]
 80107de:	697a      	ldr	r2, [r7, #20]
 80107e0:	8992      	ldrh	r2, [r2, #12]
 80107e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80107e6:	fb02 f200 	mul.w	r2, r2, r0
 80107ea:	1a9b      	subs	r3, r3, r2
 80107ec:	440b      	add	r3, r1
 80107ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80107f0:	4619      	mov	r1, r3
 80107f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80107f4:	f7fd fa34 	bl	800dc60 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80107f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80107fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107fc:	4413      	add	r3, r2
 80107fe:	627b      	str	r3, [r7, #36]	; 0x24
 8010800:	68fb      	ldr	r3, [r7, #12]
 8010802:	699a      	ldr	r2, [r3, #24]
 8010804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010806:	441a      	add	r2, r3
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	619a      	str	r2, [r3, #24]
 801080c:	683b      	ldr	r3, [r7, #0]
 801080e:	681a      	ldr	r2, [r3, #0]
 8010810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010812:	441a      	add	r2, r3
 8010814:	683b      	ldr	r3, [r7, #0]
 8010816:	601a      	str	r2, [r3, #0]
 8010818:	687a      	ldr	r2, [r7, #4]
 801081a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801081c:	1ad3      	subs	r3, r2, r3
 801081e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	2b00      	cmp	r3, #0
 8010824:	f47f aee1 	bne.w	80105ea <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8010828:	2300      	movs	r3, #0
}
 801082a:	4618      	mov	r0, r3
 801082c:	3738      	adds	r7, #56	; 0x38
 801082e:	46bd      	mov	sp, r7
 8010830:	bd80      	pop	{r7, pc}

08010832 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010832:	b580      	push	{r7, lr}
 8010834:	b08c      	sub	sp, #48	; 0x30
 8010836:	af00      	add	r7, sp, #0
 8010838:	60f8      	str	r0, [r7, #12]
 801083a:	60b9      	str	r1, [r7, #8]
 801083c:	607a      	str	r2, [r7, #4]
 801083e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010840:	68bb      	ldr	r3, [r7, #8]
 8010842:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8010844:	683b      	ldr	r3, [r7, #0]
 8010846:	2200      	movs	r2, #0
 8010848:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	f107 0210 	add.w	r2, r7, #16
 8010850:	4611      	mov	r1, r2
 8010852:	4618      	mov	r0, r3
 8010854:	f7ff fc46 	bl	80100e4 <validate>
 8010858:	4603      	mov	r3, r0
 801085a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801085e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010862:	2b00      	cmp	r3, #0
 8010864:	d107      	bne.n	8010876 <f_write+0x44>
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	7d5b      	ldrb	r3, [r3, #21]
 801086a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801086e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010872:	2b00      	cmp	r3, #0
 8010874:	d002      	beq.n	801087c <f_write+0x4a>
 8010876:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801087a:	e16a      	b.n	8010b52 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801087c:	68fb      	ldr	r3, [r7, #12]
 801087e:	7d1b      	ldrb	r3, [r3, #20]
 8010880:	f003 0302 	and.w	r3, r3, #2
 8010884:	2b00      	cmp	r3, #0
 8010886:	d101      	bne.n	801088c <f_write+0x5a>
 8010888:	2307      	movs	r3, #7
 801088a:	e162      	b.n	8010b52 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	699a      	ldr	r2, [r3, #24]
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	441a      	add	r2, r3
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	699b      	ldr	r3, [r3, #24]
 8010898:	429a      	cmp	r2, r3
 801089a:	f080 814c 	bcs.w	8010b36 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	699b      	ldr	r3, [r3, #24]
 80108a2:	43db      	mvns	r3, r3
 80108a4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80108a6:	e146      	b.n	8010b36 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	699b      	ldr	r3, [r3, #24]
 80108ac:	693a      	ldr	r2, [r7, #16]
 80108ae:	8992      	ldrh	r2, [r2, #12]
 80108b0:	fbb3 f1f2 	udiv	r1, r3, r2
 80108b4:	fb02 f201 	mul.w	r2, r2, r1
 80108b8:	1a9b      	subs	r3, r3, r2
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	f040 80f1 	bne.w	8010aa2 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	699b      	ldr	r3, [r3, #24]
 80108c4:	693a      	ldr	r2, [r7, #16]
 80108c6:	8992      	ldrh	r2, [r2, #12]
 80108c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80108cc:	693a      	ldr	r2, [r7, #16]
 80108ce:	8952      	ldrh	r2, [r2, #10]
 80108d0:	3a01      	subs	r2, #1
 80108d2:	4013      	ands	r3, r2
 80108d4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80108d6:	69bb      	ldr	r3, [r7, #24]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d143      	bne.n	8010964 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	699b      	ldr	r3, [r3, #24]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d10c      	bne.n	80108fe <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	689b      	ldr	r3, [r3, #8]
 80108e8:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80108ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d11a      	bne.n	8010926 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	2100      	movs	r1, #0
 80108f4:	4618      	mov	r0, r3
 80108f6:	f7fd feea 	bl	800e6ce <create_chain>
 80108fa:	62b8      	str	r0, [r7, #40]	; 0x28
 80108fc:	e013      	b.n	8010926 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010902:	2b00      	cmp	r3, #0
 8010904:	d007      	beq.n	8010916 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	699b      	ldr	r3, [r3, #24]
 801090a:	4619      	mov	r1, r3
 801090c:	68f8      	ldr	r0, [r7, #12]
 801090e:	f7fd ff76 	bl	800e7fe <clmt_clust>
 8010912:	62b8      	str	r0, [r7, #40]	; 0x28
 8010914:	e007      	b.n	8010926 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8010916:	68fa      	ldr	r2, [r7, #12]
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	69db      	ldr	r3, [r3, #28]
 801091c:	4619      	mov	r1, r3
 801091e:	4610      	mov	r0, r2
 8010920:	f7fd fed5 	bl	800e6ce <create_chain>
 8010924:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010928:	2b00      	cmp	r3, #0
 801092a:	f000 8109 	beq.w	8010b40 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801092e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010930:	2b01      	cmp	r3, #1
 8010932:	d104      	bne.n	801093e <f_write+0x10c>
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	2202      	movs	r2, #2
 8010938:	755a      	strb	r2, [r3, #21]
 801093a:	2302      	movs	r3, #2
 801093c:	e109      	b.n	8010b52 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801093e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010944:	d104      	bne.n	8010950 <f_write+0x11e>
 8010946:	68fb      	ldr	r3, [r7, #12]
 8010948:	2201      	movs	r2, #1
 801094a:	755a      	strb	r2, [r3, #21]
 801094c:	2301      	movs	r3, #1
 801094e:	e100      	b.n	8010b52 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010954:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8010956:	68fb      	ldr	r3, [r7, #12]
 8010958:	689b      	ldr	r3, [r3, #8]
 801095a:	2b00      	cmp	r3, #0
 801095c:	d102      	bne.n	8010964 <f_write+0x132>
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010962:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	7d1b      	ldrb	r3, [r3, #20]
 8010968:	b25b      	sxtb	r3, r3
 801096a:	2b00      	cmp	r3, #0
 801096c:	da18      	bge.n	80109a0 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801096e:	693b      	ldr	r3, [r7, #16]
 8010970:	7858      	ldrb	r0, [r3, #1]
 8010972:	68fb      	ldr	r3, [r7, #12]
 8010974:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	6a1a      	ldr	r2, [r3, #32]
 801097c:	2301      	movs	r3, #1
 801097e:	f7fd f8af 	bl	800dae0 <disk_write>
 8010982:	4603      	mov	r3, r0
 8010984:	2b00      	cmp	r3, #0
 8010986:	d004      	beq.n	8010992 <f_write+0x160>
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	2201      	movs	r2, #1
 801098c:	755a      	strb	r2, [r3, #21]
 801098e:	2301      	movs	r3, #1
 8010990:	e0df      	b.n	8010b52 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	7d1b      	ldrb	r3, [r3, #20]
 8010996:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801099a:	b2da      	uxtb	r2, r3
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80109a0:	693a      	ldr	r2, [r7, #16]
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	69db      	ldr	r3, [r3, #28]
 80109a6:	4619      	mov	r1, r3
 80109a8:	4610      	mov	r0, r2
 80109aa:	f7fd fc25 	bl	800e1f8 <clust2sect>
 80109ae:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80109b0:	697b      	ldr	r3, [r7, #20]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d104      	bne.n	80109c0 <f_write+0x18e>
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	2202      	movs	r2, #2
 80109ba:	755a      	strb	r2, [r3, #21]
 80109bc:	2302      	movs	r3, #2
 80109be:	e0c8      	b.n	8010b52 <f_write+0x320>
			sect += csect;
 80109c0:	697a      	ldr	r2, [r7, #20]
 80109c2:	69bb      	ldr	r3, [r7, #24]
 80109c4:	4413      	add	r3, r2
 80109c6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80109c8:	693b      	ldr	r3, [r7, #16]
 80109ca:	899b      	ldrh	r3, [r3, #12]
 80109cc:	461a      	mov	r2, r3
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80109d4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80109d6:	6a3b      	ldr	r3, [r7, #32]
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d043      	beq.n	8010a64 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80109dc:	69ba      	ldr	r2, [r7, #24]
 80109de:	6a3b      	ldr	r3, [r7, #32]
 80109e0:	4413      	add	r3, r2
 80109e2:	693a      	ldr	r2, [r7, #16]
 80109e4:	8952      	ldrh	r2, [r2, #10]
 80109e6:	4293      	cmp	r3, r2
 80109e8:	d905      	bls.n	80109f6 <f_write+0x1c4>
					cc = fs->csize - csect;
 80109ea:	693b      	ldr	r3, [r7, #16]
 80109ec:	895b      	ldrh	r3, [r3, #10]
 80109ee:	461a      	mov	r2, r3
 80109f0:	69bb      	ldr	r3, [r7, #24]
 80109f2:	1ad3      	subs	r3, r2, r3
 80109f4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80109f6:	693b      	ldr	r3, [r7, #16]
 80109f8:	7858      	ldrb	r0, [r3, #1]
 80109fa:	6a3b      	ldr	r3, [r7, #32]
 80109fc:	697a      	ldr	r2, [r7, #20]
 80109fe:	69f9      	ldr	r1, [r7, #28]
 8010a00:	f7fd f86e 	bl	800dae0 <disk_write>
 8010a04:	4603      	mov	r3, r0
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d004      	beq.n	8010a14 <f_write+0x1e2>
 8010a0a:	68fb      	ldr	r3, [r7, #12]
 8010a0c:	2201      	movs	r2, #1
 8010a0e:	755a      	strb	r2, [r3, #21]
 8010a10:	2301      	movs	r3, #1
 8010a12:	e09e      	b.n	8010b52 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	6a1a      	ldr	r2, [r3, #32]
 8010a18:	697b      	ldr	r3, [r7, #20]
 8010a1a:	1ad3      	subs	r3, r2, r3
 8010a1c:	6a3a      	ldr	r2, [r7, #32]
 8010a1e:	429a      	cmp	r2, r3
 8010a20:	d918      	bls.n	8010a54 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8010a28:	68fb      	ldr	r3, [r7, #12]
 8010a2a:	6a1a      	ldr	r2, [r3, #32]
 8010a2c:	697b      	ldr	r3, [r7, #20]
 8010a2e:	1ad3      	subs	r3, r2, r3
 8010a30:	693a      	ldr	r2, [r7, #16]
 8010a32:	8992      	ldrh	r2, [r2, #12]
 8010a34:	fb02 f303 	mul.w	r3, r2, r3
 8010a38:	69fa      	ldr	r2, [r7, #28]
 8010a3a:	18d1      	adds	r1, r2, r3
 8010a3c:	693b      	ldr	r3, [r7, #16]
 8010a3e:	899b      	ldrh	r3, [r3, #12]
 8010a40:	461a      	mov	r2, r3
 8010a42:	f7fd f90d 	bl	800dc60 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	7d1b      	ldrb	r3, [r3, #20]
 8010a4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010a4e:	b2da      	uxtb	r2, r3
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010a54:	693b      	ldr	r3, [r7, #16]
 8010a56:	899b      	ldrh	r3, [r3, #12]
 8010a58:	461a      	mov	r2, r3
 8010a5a:	6a3b      	ldr	r3, [r7, #32]
 8010a5c:	fb02 f303 	mul.w	r3, r2, r3
 8010a60:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8010a62:	e04b      	b.n	8010afc <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	6a1b      	ldr	r3, [r3, #32]
 8010a68:	697a      	ldr	r2, [r7, #20]
 8010a6a:	429a      	cmp	r2, r3
 8010a6c:	d016      	beq.n	8010a9c <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	699a      	ldr	r2, [r3, #24]
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010a76:	429a      	cmp	r2, r3
 8010a78:	d210      	bcs.n	8010a9c <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010a7a:	693b      	ldr	r3, [r7, #16]
 8010a7c:	7858      	ldrb	r0, [r3, #1]
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010a84:	2301      	movs	r3, #1
 8010a86:	697a      	ldr	r2, [r7, #20]
 8010a88:	f7fd f80a 	bl	800daa0 <disk_read>
 8010a8c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d004      	beq.n	8010a9c <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	2201      	movs	r2, #1
 8010a96:	755a      	strb	r2, [r3, #21]
 8010a98:	2301      	movs	r3, #1
 8010a9a:	e05a      	b.n	8010b52 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	697a      	ldr	r2, [r7, #20]
 8010aa0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010aa2:	693b      	ldr	r3, [r7, #16]
 8010aa4:	899b      	ldrh	r3, [r3, #12]
 8010aa6:	4618      	mov	r0, r3
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	699b      	ldr	r3, [r3, #24]
 8010aac:	693a      	ldr	r2, [r7, #16]
 8010aae:	8992      	ldrh	r2, [r2, #12]
 8010ab0:	fbb3 f1f2 	udiv	r1, r3, r2
 8010ab4:	fb02 f201 	mul.w	r2, r2, r1
 8010ab8:	1a9b      	subs	r3, r3, r2
 8010aba:	1ac3      	subs	r3, r0, r3
 8010abc:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010abe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	429a      	cmp	r2, r3
 8010ac4:	d901      	bls.n	8010aca <f_write+0x298>
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010ad0:	68fb      	ldr	r3, [r7, #12]
 8010ad2:	699b      	ldr	r3, [r3, #24]
 8010ad4:	693a      	ldr	r2, [r7, #16]
 8010ad6:	8992      	ldrh	r2, [r2, #12]
 8010ad8:	fbb3 f0f2 	udiv	r0, r3, r2
 8010adc:	fb02 f200 	mul.w	r2, r2, r0
 8010ae0:	1a9b      	subs	r3, r3, r2
 8010ae2:	440b      	add	r3, r1
 8010ae4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010ae6:	69f9      	ldr	r1, [r7, #28]
 8010ae8:	4618      	mov	r0, r3
 8010aea:	f7fd f8b9 	bl	800dc60 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	7d1b      	ldrb	r3, [r3, #20]
 8010af2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010af6:	b2da      	uxtb	r2, r3
 8010af8:	68fb      	ldr	r3, [r7, #12]
 8010afa:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010afc:	69fa      	ldr	r2, [r7, #28]
 8010afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b00:	4413      	add	r3, r2
 8010b02:	61fb      	str	r3, [r7, #28]
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	699a      	ldr	r2, [r3, #24]
 8010b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b0a:	441a      	add	r2, r3
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	619a      	str	r2, [r3, #24]
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	68da      	ldr	r2, [r3, #12]
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	699b      	ldr	r3, [r3, #24]
 8010b18:	429a      	cmp	r2, r3
 8010b1a:	bf38      	it	cc
 8010b1c:	461a      	movcc	r2, r3
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	60da      	str	r2, [r3, #12]
 8010b22:	683b      	ldr	r3, [r7, #0]
 8010b24:	681a      	ldr	r2, [r3, #0]
 8010b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b28:	441a      	add	r2, r3
 8010b2a:	683b      	ldr	r3, [r7, #0]
 8010b2c:	601a      	str	r2, [r3, #0]
 8010b2e:	687a      	ldr	r2, [r7, #4]
 8010b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b32:	1ad3      	subs	r3, r2, r3
 8010b34:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	f47f aeb5 	bne.w	80108a8 <f_write+0x76>
 8010b3e:	e000      	b.n	8010b42 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010b40:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	7d1b      	ldrb	r3, [r3, #20]
 8010b46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b4a:	b2da      	uxtb	r2, r3
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010b50:	2300      	movs	r3, #0
}
 8010b52:	4618      	mov	r0, r3
 8010b54:	3730      	adds	r7, #48	; 0x30
 8010b56:	46bd      	mov	sp, r7
 8010b58:	bd80      	pop	{r7, pc}

08010b5a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010b5a:	b580      	push	{r7, lr}
 8010b5c:	b086      	sub	sp, #24
 8010b5e:	af00      	add	r7, sp, #0
 8010b60:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	f107 0208 	add.w	r2, r7, #8
 8010b68:	4611      	mov	r1, r2
 8010b6a:	4618      	mov	r0, r3
 8010b6c:	f7ff faba 	bl	80100e4 <validate>
 8010b70:	4603      	mov	r3, r0
 8010b72:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010b74:	7dfb      	ldrb	r3, [r7, #23]
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d168      	bne.n	8010c4c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	7d1b      	ldrb	r3, [r3, #20]
 8010b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d062      	beq.n	8010c4c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	7d1b      	ldrb	r3, [r3, #20]
 8010b8a:	b25b      	sxtb	r3, r3
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	da15      	bge.n	8010bbc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010b90:	68bb      	ldr	r3, [r7, #8]
 8010b92:	7858      	ldrb	r0, [r3, #1]
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	6a1a      	ldr	r2, [r3, #32]
 8010b9e:	2301      	movs	r3, #1
 8010ba0:	f7fc ff9e 	bl	800dae0 <disk_write>
 8010ba4:	4603      	mov	r3, r0
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d001      	beq.n	8010bae <f_sync+0x54>
 8010baa:	2301      	movs	r3, #1
 8010bac:	e04f      	b.n	8010c4e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	7d1b      	ldrb	r3, [r3, #20]
 8010bb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010bb6:	b2da      	uxtb	r2, r3
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010bbc:	f7fc fce0 	bl	800d580 <get_fattime>
 8010bc0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010bc2:	68ba      	ldr	r2, [r7, #8]
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010bc8:	4619      	mov	r1, r3
 8010bca:	4610      	mov	r0, r2
 8010bcc:	f7fd fa76 	bl	800e0bc <move_window>
 8010bd0:	4603      	mov	r3, r0
 8010bd2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010bd4:	7dfb      	ldrb	r3, [r7, #23]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d138      	bne.n	8010c4c <f_sync+0xf2>
					dir = fp->dir_ptr;
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010bde:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010be0:	68fb      	ldr	r3, [r7, #12]
 8010be2:	330b      	adds	r3, #11
 8010be4:	781a      	ldrb	r2, [r3, #0]
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	330b      	adds	r3, #11
 8010bea:	f042 0220 	orr.w	r2, r2, #32
 8010bee:	b2d2      	uxtb	r2, r2
 8010bf0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	6818      	ldr	r0, [r3, #0]
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	689b      	ldr	r3, [r3, #8]
 8010bfa:	461a      	mov	r2, r3
 8010bfc:	68f9      	ldr	r1, [r7, #12]
 8010bfe:	f7fd fffb 	bl	800ebf8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010c02:	68fb      	ldr	r3, [r7, #12]
 8010c04:	f103 021c 	add.w	r2, r3, #28
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	68db      	ldr	r3, [r3, #12]
 8010c0c:	4619      	mov	r1, r3
 8010c0e:	4610      	mov	r0, r2
 8010c10:	f7fc fffa 	bl	800dc08 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010c14:	68fb      	ldr	r3, [r7, #12]
 8010c16:	3316      	adds	r3, #22
 8010c18:	6939      	ldr	r1, [r7, #16]
 8010c1a:	4618      	mov	r0, r3
 8010c1c:	f7fc fff4 	bl	800dc08 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	3312      	adds	r3, #18
 8010c24:	2100      	movs	r1, #0
 8010c26:	4618      	mov	r0, r3
 8010c28:	f7fc ffd3 	bl	800dbd2 <st_word>
					fs->wflag = 1;
 8010c2c:	68bb      	ldr	r3, [r7, #8]
 8010c2e:	2201      	movs	r2, #1
 8010c30:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010c32:	68bb      	ldr	r3, [r7, #8]
 8010c34:	4618      	mov	r0, r3
 8010c36:	f7fd fa6f 	bl	800e118 <sync_fs>
 8010c3a:	4603      	mov	r3, r0
 8010c3c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	7d1b      	ldrb	r3, [r3, #20]
 8010c42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010c46:	b2da      	uxtb	r2, r3
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010c4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010c4e:	4618      	mov	r0, r3
 8010c50:	3718      	adds	r7, #24
 8010c52:	46bd      	mov	sp, r7
 8010c54:	bd80      	pop	{r7, pc}

08010c56 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010c56:	b580      	push	{r7, lr}
 8010c58:	b084      	sub	sp, #16
 8010c5a:	af00      	add	r7, sp, #0
 8010c5c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010c5e:	6878      	ldr	r0, [r7, #4]
 8010c60:	f7ff ff7b 	bl	8010b5a <f_sync>
 8010c64:	4603      	mov	r3, r0
 8010c66:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010c68:	7bfb      	ldrb	r3, [r7, #15]
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d118      	bne.n	8010ca0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	f107 0208 	add.w	r2, r7, #8
 8010c74:	4611      	mov	r1, r2
 8010c76:	4618      	mov	r0, r3
 8010c78:	f7ff fa34 	bl	80100e4 <validate>
 8010c7c:	4603      	mov	r3, r0
 8010c7e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010c80:	7bfb      	ldrb	r3, [r7, #15]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d10c      	bne.n	8010ca0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	691b      	ldr	r3, [r3, #16]
 8010c8a:	4618      	mov	r0, r3
 8010c8c:	f7fd f972 	bl	800df74 <dec_lock>
 8010c90:	4603      	mov	r3, r0
 8010c92:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8010c94:	7bfb      	ldrb	r3, [r7, #15]
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	d102      	bne.n	8010ca0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	2200      	movs	r2, #0
 8010c9e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8010ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	3710      	adds	r7, #16
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	bd80      	pop	{r7, pc}

08010caa <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010caa:	b590      	push	{r4, r7, lr}
 8010cac:	b093      	sub	sp, #76	; 0x4c
 8010cae:	af00      	add	r7, sp, #0
 8010cb0:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8010cb2:	f107 010c 	add.w	r1, r7, #12
 8010cb6:	1d3b      	adds	r3, r7, #4
 8010cb8:	2200      	movs	r2, #0
 8010cba:	4618      	mov	r0, r3
 8010cbc:	f7fe ff86 	bl	800fbcc <find_volume>
 8010cc0:	4603      	mov	r3, r0
 8010cc2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8010cc6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d131      	bne.n	8010d32 <f_chdir+0x88>
		dj.obj.fs = fs;
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	613b      	str	r3, [r7, #16]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8010cd2:	687a      	ldr	r2, [r7, #4]
 8010cd4:	f107 0310 	add.w	r3, r7, #16
 8010cd8:	4611      	mov	r1, r2
 8010cda:	4618      	mov	r0, r3
 8010cdc:	f7fe fe46 	bl	800f96c <follow_path>
 8010ce0:	4603      	mov	r3, r0
 8010ce2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		if (res == FR_OK) {					/* Follow completed */
 8010ce6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d11a      	bne.n	8010d24 <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8010cee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010cf2:	b25b      	sxtb	r3, r3
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	da03      	bge.n	8010d00 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8010cf8:	68fb      	ldr	r3, [r7, #12]
 8010cfa:	69ba      	ldr	r2, [r7, #24]
 8010cfc:	61da      	str	r2, [r3, #28]
 8010cfe:	e011      	b.n	8010d24 <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8010d00:	7dbb      	ldrb	r3, [r7, #22]
 8010d02:	f003 0310 	and.w	r3, r3, #16
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d009      	beq.n	8010d1e <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d0e:	68fc      	ldr	r4, [r7, #12]
 8010d10:	4611      	mov	r1, r2
 8010d12:	4618      	mov	r0, r3
 8010d14:	f7fd ff51 	bl	800ebba <ld_clust>
 8010d18:	4603      	mov	r3, r0
 8010d1a:	61e3      	str	r3, [r4, #28]
 8010d1c:	e002      	b.n	8010d24 <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8010d1e:	2305      	movs	r3, #5
 8010d20:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8010d24:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010d28:	2b04      	cmp	r3, #4
 8010d2a:	d102      	bne.n	8010d32 <f_chdir+0x88>
 8010d2c:	2305      	movs	r3, #5
 8010d2e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}

	LEAVE_FF(fs, res);
 8010d32:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8010d36:	4618      	mov	r0, r3
 8010d38:	374c      	adds	r7, #76	; 0x4c
 8010d3a:	46bd      	mov	sp, r7
 8010d3c:	bd90      	pop	{r4, r7, pc}

08010d3e <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8010d3e:	b580      	push	{r7, lr}
 8010d40:	b090      	sub	sp, #64	; 0x40
 8010d42:	af00      	add	r7, sp, #0
 8010d44:	6078      	str	r0, [r7, #4]
 8010d46:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	f107 0208 	add.w	r2, r7, #8
 8010d4e:	4611      	mov	r1, r2
 8010d50:	4618      	mov	r0, r3
 8010d52:	f7ff f9c7 	bl	80100e4 <validate>
 8010d56:	4603      	mov	r3, r0
 8010d58:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8010d5c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d103      	bne.n	8010d6c <f_lseek+0x2e>
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	7d5b      	ldrb	r3, [r3, #21]
 8010d68:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8010d6c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d002      	beq.n	8010d7a <f_lseek+0x3c>
 8010d74:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010d78:	e201      	b.n	801117e <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	f000 80d9 	beq.w	8010f36 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8010d84:	683b      	ldr	r3, [r7, #0]
 8010d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d8a:	d15a      	bne.n	8010e42 <f_lseek+0x104>
			tbl = fp->cltbl;
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d90:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8010d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d94:	1d1a      	adds	r2, r3, #4
 8010d96:	627a      	str	r2, [r7, #36]	; 0x24
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	617b      	str	r3, [r7, #20]
 8010d9c:	2302      	movs	r3, #2
 8010d9e:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	689b      	ldr	r3, [r3, #8]
 8010da4:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8010da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d03a      	beq.n	8010e22 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8010dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dae:	613b      	str	r3, [r7, #16]
 8010db0:	2300      	movs	r3, #0
 8010db2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010db6:	3302      	adds	r3, #2
 8010db8:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8010dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dbc:	60fb      	str	r3, [r7, #12]
 8010dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dc0:	3301      	adds	r3, #1
 8010dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010dc8:	4618      	mov	r0, r3
 8010dca:	f7fd fa34 	bl	800e236 <get_fat>
 8010dce:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8010dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010dd2:	2b01      	cmp	r3, #1
 8010dd4:	d804      	bhi.n	8010de0 <f_lseek+0xa2>
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	2202      	movs	r2, #2
 8010dda:	755a      	strb	r2, [r3, #21]
 8010ddc:	2302      	movs	r3, #2
 8010dde:	e1ce      	b.n	801117e <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010de6:	d104      	bne.n	8010df2 <f_lseek+0xb4>
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	2201      	movs	r2, #1
 8010dec:	755a      	strb	r2, [r3, #21]
 8010dee:	2301      	movs	r3, #1
 8010df0:	e1c5      	b.n	801117e <f_lseek+0x440>
					} while (cl == pcl + 1);
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	3301      	adds	r3, #1
 8010df6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010df8:	429a      	cmp	r2, r3
 8010dfa:	d0de      	beq.n	8010dba <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8010dfc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010dfe:	697b      	ldr	r3, [r7, #20]
 8010e00:	429a      	cmp	r2, r3
 8010e02:	d809      	bhi.n	8010e18 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8010e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e06:	1d1a      	adds	r2, r3, #4
 8010e08:	627a      	str	r2, [r7, #36]	; 0x24
 8010e0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010e0c:	601a      	str	r2, [r3, #0]
 8010e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e10:	1d1a      	adds	r2, r3, #4
 8010e12:	627a      	str	r2, [r7, #36]	; 0x24
 8010e14:	693a      	ldr	r2, [r7, #16]
 8010e16:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8010e18:	68bb      	ldr	r3, [r7, #8]
 8010e1a:	6a1b      	ldr	r3, [r3, #32]
 8010e1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010e1e:	429a      	cmp	r2, r3
 8010e20:	d3c4      	bcc.n	8010dac <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010e28:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8010e2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010e2c:	697b      	ldr	r3, [r7, #20]
 8010e2e:	429a      	cmp	r2, r3
 8010e30:	d803      	bhi.n	8010e3a <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8010e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e34:	2200      	movs	r2, #0
 8010e36:	601a      	str	r2, [r3, #0]
 8010e38:	e19f      	b.n	801117a <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8010e3a:	2311      	movs	r3, #17
 8010e3c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8010e40:	e19b      	b.n	801117a <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	68db      	ldr	r3, [r3, #12]
 8010e46:	683a      	ldr	r2, [r7, #0]
 8010e48:	429a      	cmp	r2, r3
 8010e4a:	d902      	bls.n	8010e52 <f_lseek+0x114>
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	68db      	ldr	r3, [r3, #12]
 8010e50:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	683a      	ldr	r2, [r7, #0]
 8010e56:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8010e58:	683b      	ldr	r3, [r7, #0]
 8010e5a:	2b00      	cmp	r3, #0
 8010e5c:	f000 818d 	beq.w	801117a <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8010e60:	683b      	ldr	r3, [r7, #0]
 8010e62:	3b01      	subs	r3, #1
 8010e64:	4619      	mov	r1, r3
 8010e66:	6878      	ldr	r0, [r7, #4]
 8010e68:	f7fd fcc9 	bl	800e7fe <clmt_clust>
 8010e6c:	4602      	mov	r2, r0
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8010e72:	68ba      	ldr	r2, [r7, #8]
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	69db      	ldr	r3, [r3, #28]
 8010e78:	4619      	mov	r1, r3
 8010e7a:	4610      	mov	r0, r2
 8010e7c:	f7fd f9bc 	bl	800e1f8 <clust2sect>
 8010e80:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8010e82:	69bb      	ldr	r3, [r7, #24]
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d104      	bne.n	8010e92 <f_lseek+0x154>
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	2202      	movs	r2, #2
 8010e8c:	755a      	strb	r2, [r3, #21]
 8010e8e:	2302      	movs	r3, #2
 8010e90:	e175      	b.n	801117e <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8010e92:	683b      	ldr	r3, [r7, #0]
 8010e94:	3b01      	subs	r3, #1
 8010e96:	68ba      	ldr	r2, [r7, #8]
 8010e98:	8992      	ldrh	r2, [r2, #12]
 8010e9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8010e9e:	68ba      	ldr	r2, [r7, #8]
 8010ea0:	8952      	ldrh	r2, [r2, #10]
 8010ea2:	3a01      	subs	r2, #1
 8010ea4:	4013      	ands	r3, r2
 8010ea6:	69ba      	ldr	r2, [r7, #24]
 8010ea8:	4413      	add	r3, r2
 8010eaa:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	699b      	ldr	r3, [r3, #24]
 8010eb0:	68ba      	ldr	r2, [r7, #8]
 8010eb2:	8992      	ldrh	r2, [r2, #12]
 8010eb4:	fbb3 f1f2 	udiv	r1, r3, r2
 8010eb8:	fb02 f201 	mul.w	r2, r2, r1
 8010ebc:	1a9b      	subs	r3, r3, r2
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	f000 815b 	beq.w	801117a <f_lseek+0x43c>
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	6a1b      	ldr	r3, [r3, #32]
 8010ec8:	69ba      	ldr	r2, [r7, #24]
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	f000 8155 	beq.w	801117a <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	7d1b      	ldrb	r3, [r3, #20]
 8010ed4:	b25b      	sxtb	r3, r3
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	da18      	bge.n	8010f0c <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010eda:	68bb      	ldr	r3, [r7, #8]
 8010edc:	7858      	ldrb	r0, [r3, #1]
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	6a1a      	ldr	r2, [r3, #32]
 8010ee8:	2301      	movs	r3, #1
 8010eea:	f7fc fdf9 	bl	800dae0 <disk_write>
 8010eee:	4603      	mov	r3, r0
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d004      	beq.n	8010efe <f_lseek+0x1c0>
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	2201      	movs	r2, #1
 8010ef8:	755a      	strb	r2, [r3, #21]
 8010efa:	2301      	movs	r3, #1
 8010efc:	e13f      	b.n	801117e <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	7d1b      	ldrb	r3, [r3, #20]
 8010f02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010f06:	b2da      	uxtb	r2, r3
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8010f0c:	68bb      	ldr	r3, [r7, #8]
 8010f0e:	7858      	ldrb	r0, [r3, #1]
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010f16:	2301      	movs	r3, #1
 8010f18:	69ba      	ldr	r2, [r7, #24]
 8010f1a:	f7fc fdc1 	bl	800daa0 <disk_read>
 8010f1e:	4603      	mov	r3, r0
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d004      	beq.n	8010f2e <f_lseek+0x1f0>
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	2201      	movs	r2, #1
 8010f28:	755a      	strb	r2, [r3, #21]
 8010f2a:	2301      	movs	r3, #1
 8010f2c:	e127      	b.n	801117e <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	69ba      	ldr	r2, [r7, #24]
 8010f32:	621a      	str	r2, [r3, #32]
 8010f34:	e121      	b.n	801117a <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	68db      	ldr	r3, [r3, #12]
 8010f3a:	683a      	ldr	r2, [r7, #0]
 8010f3c:	429a      	cmp	r2, r3
 8010f3e:	d908      	bls.n	8010f52 <f_lseek+0x214>
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	7d1b      	ldrb	r3, [r3, #20]
 8010f44:	f003 0302 	and.w	r3, r3, #2
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d102      	bne.n	8010f52 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	68db      	ldr	r3, [r3, #12]
 8010f50:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	699b      	ldr	r3, [r3, #24]
 8010f56:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8010f58:	2300      	movs	r3, #0
 8010f5a:	637b      	str	r3, [r7, #52]	; 0x34
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010f60:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8010f62:	683b      	ldr	r3, [r7, #0]
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	f000 80b5 	beq.w	80110d4 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8010f6a:	68bb      	ldr	r3, [r7, #8]
 8010f6c:	895b      	ldrh	r3, [r3, #10]
 8010f6e:	461a      	mov	r2, r3
 8010f70:	68bb      	ldr	r3, [r7, #8]
 8010f72:	899b      	ldrh	r3, [r3, #12]
 8010f74:	fb03 f302 	mul.w	r3, r3, r2
 8010f78:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8010f7a:	6a3b      	ldr	r3, [r7, #32]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d01b      	beq.n	8010fb8 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8010f80:	683b      	ldr	r3, [r7, #0]
 8010f82:	1e5a      	subs	r2, r3, #1
 8010f84:	69fb      	ldr	r3, [r7, #28]
 8010f86:	fbb2 f2f3 	udiv	r2, r2, r3
 8010f8a:	6a3b      	ldr	r3, [r7, #32]
 8010f8c:	1e59      	subs	r1, r3, #1
 8010f8e:	69fb      	ldr	r3, [r7, #28]
 8010f90:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8010f94:	429a      	cmp	r2, r3
 8010f96:	d30f      	bcc.n	8010fb8 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8010f98:	6a3b      	ldr	r3, [r7, #32]
 8010f9a:	1e5a      	subs	r2, r3, #1
 8010f9c:	69fb      	ldr	r3, [r7, #28]
 8010f9e:	425b      	negs	r3, r3
 8010fa0:	401a      	ands	r2, r3
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	699b      	ldr	r3, [r3, #24]
 8010faa:	683a      	ldr	r2, [r7, #0]
 8010fac:	1ad3      	subs	r3, r2, r3
 8010fae:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	69db      	ldr	r3, [r3, #28]
 8010fb4:	63bb      	str	r3, [r7, #56]	; 0x38
 8010fb6:	e022      	b.n	8010ffe <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	689b      	ldr	r3, [r3, #8]
 8010fbc:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8010fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d119      	bne.n	8010ff8 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	2100      	movs	r1, #0
 8010fc8:	4618      	mov	r0, r3
 8010fca:	f7fd fb80 	bl	800e6ce <create_chain>
 8010fce:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fd2:	2b01      	cmp	r3, #1
 8010fd4:	d104      	bne.n	8010fe0 <f_lseek+0x2a2>
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	2202      	movs	r2, #2
 8010fda:	755a      	strb	r2, [r3, #21]
 8010fdc:	2302      	movs	r3, #2
 8010fde:	e0ce      	b.n	801117e <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fe6:	d104      	bne.n	8010ff2 <f_lseek+0x2b4>
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	2201      	movs	r2, #1
 8010fec:	755a      	strb	r2, [r3, #21]
 8010fee:	2301      	movs	r3, #1
 8010ff0:	e0c5      	b.n	801117e <f_lseek+0x440>
					fp->obj.sclust = clst;
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010ff6:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010ffc:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8010ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011000:	2b00      	cmp	r3, #0
 8011002:	d067      	beq.n	80110d4 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8011004:	e03a      	b.n	801107c <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8011006:	683a      	ldr	r2, [r7, #0]
 8011008:	69fb      	ldr	r3, [r7, #28]
 801100a:	1ad3      	subs	r3, r2, r3
 801100c:	603b      	str	r3, [r7, #0]
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	699a      	ldr	r2, [r3, #24]
 8011012:	69fb      	ldr	r3, [r7, #28]
 8011014:	441a      	add	r2, r3
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	7d1b      	ldrb	r3, [r3, #20]
 801101e:	f003 0302 	and.w	r3, r3, #2
 8011022:	2b00      	cmp	r3, #0
 8011024:	d00b      	beq.n	801103e <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801102a:	4618      	mov	r0, r3
 801102c:	f7fd fb4f 	bl	800e6ce <create_chain>
 8011030:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8011032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011034:	2b00      	cmp	r3, #0
 8011036:	d108      	bne.n	801104a <f_lseek+0x30c>
							ofs = 0; break;
 8011038:	2300      	movs	r3, #0
 801103a:	603b      	str	r3, [r7, #0]
 801103c:	e022      	b.n	8011084 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011042:	4618      	mov	r0, r3
 8011044:	f7fd f8f7 	bl	800e236 <get_fat>
 8011048:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801104a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801104c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011050:	d104      	bne.n	801105c <f_lseek+0x31e>
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	2201      	movs	r2, #1
 8011056:	755a      	strb	r2, [r3, #21]
 8011058:	2301      	movs	r3, #1
 801105a:	e090      	b.n	801117e <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801105c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801105e:	2b01      	cmp	r3, #1
 8011060:	d904      	bls.n	801106c <f_lseek+0x32e>
 8011062:	68bb      	ldr	r3, [r7, #8]
 8011064:	6a1b      	ldr	r3, [r3, #32]
 8011066:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011068:	429a      	cmp	r2, r3
 801106a:	d304      	bcc.n	8011076 <f_lseek+0x338>
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	2202      	movs	r2, #2
 8011070:	755a      	strb	r2, [r3, #21]
 8011072:	2302      	movs	r3, #2
 8011074:	e083      	b.n	801117e <f_lseek+0x440>
					fp->clust = clst;
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801107a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 801107c:	683a      	ldr	r2, [r7, #0]
 801107e:	69fb      	ldr	r3, [r7, #28]
 8011080:	429a      	cmp	r2, r3
 8011082:	d8c0      	bhi.n	8011006 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	699a      	ldr	r2, [r3, #24]
 8011088:	683b      	ldr	r3, [r7, #0]
 801108a:	441a      	add	r2, r3
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8011090:	68bb      	ldr	r3, [r7, #8]
 8011092:	899b      	ldrh	r3, [r3, #12]
 8011094:	461a      	mov	r2, r3
 8011096:	683b      	ldr	r3, [r7, #0]
 8011098:	fbb3 f1f2 	udiv	r1, r3, r2
 801109c:	fb02 f201 	mul.w	r2, r2, r1
 80110a0:	1a9b      	subs	r3, r3, r2
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d016      	beq.n	80110d4 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80110a6:	68bb      	ldr	r3, [r7, #8]
 80110a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80110aa:	4618      	mov	r0, r3
 80110ac:	f7fd f8a4 	bl	800e1f8 <clust2sect>
 80110b0:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80110b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d104      	bne.n	80110c2 <f_lseek+0x384>
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	2202      	movs	r2, #2
 80110bc:	755a      	strb	r2, [r3, #21]
 80110be:	2302      	movs	r3, #2
 80110c0:	e05d      	b.n	801117e <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 80110c2:	68bb      	ldr	r3, [r7, #8]
 80110c4:	899b      	ldrh	r3, [r3, #12]
 80110c6:	461a      	mov	r2, r3
 80110c8:	683b      	ldr	r3, [r7, #0]
 80110ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80110ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80110d0:	4413      	add	r3, r2
 80110d2:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	699a      	ldr	r2, [r3, #24]
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	68db      	ldr	r3, [r3, #12]
 80110dc:	429a      	cmp	r2, r3
 80110de:	d90a      	bls.n	80110f6 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	699a      	ldr	r2, [r3, #24]
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	7d1b      	ldrb	r3, [r3, #20]
 80110ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80110f0:	b2da      	uxtb	r2, r3
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	699b      	ldr	r3, [r3, #24]
 80110fa:	68ba      	ldr	r2, [r7, #8]
 80110fc:	8992      	ldrh	r2, [r2, #12]
 80110fe:	fbb3 f1f2 	udiv	r1, r3, r2
 8011102:	fb02 f201 	mul.w	r2, r2, r1
 8011106:	1a9b      	subs	r3, r3, r2
 8011108:	2b00      	cmp	r3, #0
 801110a:	d036      	beq.n	801117a <f_lseek+0x43c>
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	6a1b      	ldr	r3, [r3, #32]
 8011110:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011112:	429a      	cmp	r2, r3
 8011114:	d031      	beq.n	801117a <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	7d1b      	ldrb	r3, [r3, #20]
 801111a:	b25b      	sxtb	r3, r3
 801111c:	2b00      	cmp	r3, #0
 801111e:	da18      	bge.n	8011152 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011120:	68bb      	ldr	r3, [r7, #8]
 8011122:	7858      	ldrb	r0, [r3, #1]
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	6a1a      	ldr	r2, [r3, #32]
 801112e:	2301      	movs	r3, #1
 8011130:	f7fc fcd6 	bl	800dae0 <disk_write>
 8011134:	4603      	mov	r3, r0
 8011136:	2b00      	cmp	r3, #0
 8011138:	d004      	beq.n	8011144 <f_lseek+0x406>
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	2201      	movs	r2, #1
 801113e:	755a      	strb	r2, [r3, #21]
 8011140:	2301      	movs	r3, #1
 8011142:	e01c      	b.n	801117e <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	7d1b      	ldrb	r3, [r3, #20]
 8011148:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801114c:	b2da      	uxtb	r2, r3
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011152:	68bb      	ldr	r3, [r7, #8]
 8011154:	7858      	ldrb	r0, [r3, #1]
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801115c:	2301      	movs	r3, #1
 801115e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011160:	f7fc fc9e 	bl	800daa0 <disk_read>
 8011164:	4603      	mov	r3, r0
 8011166:	2b00      	cmp	r3, #0
 8011168:	d004      	beq.n	8011174 <f_lseek+0x436>
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	2201      	movs	r2, #1
 801116e:	755a      	strb	r2, [r3, #21]
 8011170:	2301      	movs	r3, #1
 8011172:	e004      	b.n	801117e <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011178:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 801117a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801117e:	4618      	mov	r0, r3
 8011180:	3740      	adds	r7, #64	; 0x40
 8011182:	46bd      	mov	sp, r7
 8011184:	bd80      	pop	{r7, pc}

08011186 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8011186:	b580      	push	{r7, lr}
 8011188:	b0a0      	sub	sp, #128	; 0x80
 801118a:	af00      	add	r7, sp, #0
 801118c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 801118e:	2300      	movs	r3, #0
 8011190:	67bb      	str	r3, [r7, #120]	; 0x78
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011192:	f107 010c 	add.w	r1, r7, #12
 8011196:	1d3b      	adds	r3, r7, #4
 8011198:	2202      	movs	r2, #2
 801119a:	4618      	mov	r0, r3
 801119c:	f7fe fd16 	bl	800fbcc <find_volume>
 80111a0:	4603      	mov	r3, r0
 80111a2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	dj.obj.fs = fs;
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	647b      	str	r3, [r7, #68]	; 0x44
	if (res == FR_OK) {
 80111aa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	f040 80a4 	bne.w	80112fc <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 80111b4:	687a      	ldr	r2, [r7, #4]
 80111b6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80111ba:	4611      	mov	r1, r2
 80111bc:	4618      	mov	r0, r3
 80111be:	f7fe fbd5 	bl	800f96c <follow_path>
 80111c2:	4603      	mov	r3, r0
 80111c4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 80111c8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d108      	bne.n	80111e2 <f_unlink+0x5c>
 80111d0:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80111d4:	f003 0320 	and.w	r3, r3, #32
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d002      	beq.n	80111e2 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 80111dc:	2306      	movs	r3, #6
 80111de:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 80111e2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d108      	bne.n	80111fc <f_unlink+0x76>
 80111ea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80111ee:	2102      	movs	r1, #2
 80111f0:	4618      	mov	r0, r3
 80111f2:	f7fc fdb3 	bl	800dd5c <chk_lock>
 80111f6:	4603      	mov	r3, r0
 80111f8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
		if (res == FR_OK) {					/* The object is accessible */
 80111fc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8011200:	2b00      	cmp	r3, #0
 8011202:	d17b      	bne.n	80112fc <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8011204:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8011208:	b25b      	sxtb	r3, r3
 801120a:	2b00      	cmp	r3, #0
 801120c:	da03      	bge.n	8011216 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 801120e:	2306      	movs	r3, #6
 8011210:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8011214:	e008      	b.n	8011228 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8011216:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 801121a:	f003 0301 	and.w	r3, r3, #1
 801121e:	2b00      	cmp	r3, #0
 8011220:	d002      	beq.n	8011228 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8011222:	2307      	movs	r3, #7
 8011224:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				}
			}
			if (res == FR_OK) {
 8011228:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 801122c:	2b00      	cmp	r3, #0
 801122e:	d13d      	bne.n	80112ac <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8011234:	4611      	mov	r1, r2
 8011236:	4618      	mov	r0, r3
 8011238:	f7fd fcbf 	bl	800ebba <ld_clust>
 801123c:	67b8      	str	r0, [r7, #120]	; 0x78
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 801123e:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8011242:	f003 0310 	and.w	r3, r3, #16
 8011246:	2b00      	cmp	r3, #0
 8011248:	d030      	beq.n	80112ac <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	69db      	ldr	r3, [r3, #28]
 801124e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8011250:	429a      	cmp	r2, r3
 8011252:	d103      	bne.n	801125c <f_unlink+0xd6>
						res = FR_DENIED;
 8011254:	2307      	movs	r3, #7
 8011256:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 801125a:	e027      	b.n	80112ac <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8011260:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011262:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8011264:	f107 0310 	add.w	r3, r7, #16
 8011268:	2100      	movs	r1, #0
 801126a:	4618      	mov	r0, r3
 801126c:	f7fd faff 	bl	800e86e <dir_sdi>
 8011270:	4603      	mov	r3, r0
 8011272:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						if (res == FR_OK) {
 8011276:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 801127a:	2b00      	cmp	r3, #0
 801127c:	d116      	bne.n	80112ac <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 801127e:	f107 0310 	add.w	r3, r7, #16
 8011282:	2100      	movs	r1, #0
 8011284:	4618      	mov	r0, r3
 8011286:	f7fd fec3 	bl	800f010 <dir_read>
 801128a:	4603      	mov	r3, r0
 801128c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8011290:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8011294:	2b00      	cmp	r3, #0
 8011296:	d102      	bne.n	801129e <f_unlink+0x118>
 8011298:	2307      	movs	r3, #7
 801129a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 801129e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80112a2:	2b04      	cmp	r3, #4
 80112a4:	d102      	bne.n	80112ac <f_unlink+0x126>
 80112a6:	2300      	movs	r3, #0
 80112a8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
						}
					}
				}
			}
			if (res == FR_OK) {
 80112ac:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d123      	bne.n	80112fc <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 80112b4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80112b8:	4618      	mov	r0, r3
 80112ba:	f7fe f909 	bl	800f4d0 <dir_remove>
 80112be:	4603      	mov	r3, r0
 80112c0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 80112c4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d10c      	bne.n	80112e6 <f_unlink+0x160>
 80112cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	d009      	beq.n	80112e6 <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 80112d2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80112d6:	2200      	movs	r2, #0
 80112d8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80112da:	4618      	mov	r0, r3
 80112dc:	f7fd f992 	bl	800e604 <remove_chain>
 80112e0:	4603      	mov	r3, r0
 80112e2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 80112e6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d106      	bne.n	80112fc <f_unlink+0x176>
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	4618      	mov	r0, r3
 80112f2:	f7fc ff11 	bl	800e118 <sync_fs>
 80112f6:	4603      	mov	r3, r0
 80112f8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80112fc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8011300:	4618      	mov	r0, r3
 8011302:	3780      	adds	r7, #128	; 0x80
 8011304:	46bd      	mov	sp, r7
 8011306:	bd80      	pop	{r7, pc}

08011308 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011308:	b580      	push	{r7, lr}
 801130a:	b098      	sub	sp, #96	; 0x60
 801130c:	af00      	add	r7, sp, #0
 801130e:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011310:	f107 010c 	add.w	r1, r7, #12
 8011314:	1d3b      	adds	r3, r7, #4
 8011316:	2202      	movs	r2, #2
 8011318:	4618      	mov	r0, r3
 801131a:	f7fe fc57 	bl	800fbcc <find_volume>
 801131e:	4603      	mov	r3, r0
 8011320:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	dj.obj.fs = fs;
 8011324:	68fb      	ldr	r3, [r7, #12]
 8011326:	613b      	str	r3, [r7, #16]
	if (res == FR_OK) {
 8011328:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801132c:	2b00      	cmp	r3, #0
 801132e:	f040 80ff 	bne.w	8011530 <f_mkdir+0x228>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8011332:	687a      	ldr	r2, [r7, #4]
 8011334:	f107 0310 	add.w	r3, r7, #16
 8011338:	4611      	mov	r1, r2
 801133a:	4618      	mov	r0, r3
 801133c:	f7fe fb16 	bl	800f96c <follow_path>
 8011340:	4603      	mov	r3, r0
 8011342:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8011346:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801134a:	2b00      	cmp	r3, #0
 801134c:	d102      	bne.n	8011354 <f_mkdir+0x4c>
 801134e:	2308      	movs	r3, #8
 8011350:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 8011354:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011358:	2b04      	cmp	r3, #4
 801135a:	d108      	bne.n	801136e <f_mkdir+0x66>
 801135c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011360:	f003 0320 	and.w	r3, r3, #32
 8011364:	2b00      	cmp	r3, #0
 8011366:	d002      	beq.n	801136e <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 8011368:	2306      	movs	r3, #6
 801136a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 801136e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011372:	2b04      	cmp	r3, #4
 8011374:	f040 80dc 	bne.w	8011530 <f_mkdir+0x228>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8011378:	f107 0310 	add.w	r3, r7, #16
 801137c:	2100      	movs	r1, #0
 801137e:	4618      	mov	r0, r3
 8011380:	f7fd f9a5 	bl	800e6ce <create_chain>
 8011384:	64f8      	str	r0, [r7, #76]	; 0x4c
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	895b      	ldrh	r3, [r3, #10]
 801138a:	461a      	mov	r2, r3
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	899b      	ldrh	r3, [r3, #12]
 8011390:	fb03 f302 	mul.w	r3, r3, r2
 8011394:	61fb      	str	r3, [r7, #28]
			res = FR_OK;
 8011396:	2300      	movs	r3, #0
 8011398:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 801139c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d102      	bne.n	80113a8 <f_mkdir+0xa0>
 80113a2:	2307      	movs	r3, #7
 80113a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 1) res = FR_INT_ERR;
 80113a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80113aa:	2b01      	cmp	r3, #1
 80113ac:	d102      	bne.n	80113b4 <f_mkdir+0xac>
 80113ae:	2302      	movs	r3, #2
 80113b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 80113b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80113b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113ba:	d102      	bne.n	80113c2 <f_mkdir+0xba>
 80113bc:	2301      	movs	r3, #1
 80113be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 80113c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d106      	bne.n	80113d8 <f_mkdir+0xd0>
 80113ca:	68fb      	ldr	r3, [r7, #12]
 80113cc:	4618      	mov	r0, r3
 80113ce:	f7fc fe31 	bl	800e034 <sync_window>
 80113d2:	4603      	mov	r3, r0
 80113d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			tm = GET_FATTIME();
 80113d8:	f7fc f8d2 	bl	800d580 <get_fattime>
 80113dc:	64b8      	str	r0, [r7, #72]	; 0x48
			if (res == FR_OK) {					/* Initialize the new directory table */
 80113de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d16c      	bne.n	80114c0 <f_mkdir+0x1b8>
				dsc = clust2sect(fs, dcl);
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80113ea:	4618      	mov	r0, r3
 80113ec:	f7fc ff04 	bl	800e1f8 <clust2sect>
 80113f0:	6578      	str	r0, [r7, #84]	; 0x54
				dir = fs->win;
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	333c      	adds	r3, #60	; 0x3c
 80113f6:	647b      	str	r3, [r7, #68]	; 0x44
				mem_set(dir, 0, SS(fs));
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	899b      	ldrh	r3, [r3, #12]
 80113fc:	461a      	mov	r2, r3
 80113fe:	2100      	movs	r1, #0
 8011400:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8011402:	f7fc fc4e 	bl	800dca2 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8011406:	220b      	movs	r2, #11
 8011408:	2120      	movs	r1, #32
 801140a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801140c:	f7fc fc49 	bl	800dca2 <mem_set>
					dir[DIR_Name] = '.';
 8011410:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011412:	222e      	movs	r2, #46	; 0x2e
 8011414:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8011416:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011418:	330b      	adds	r3, #11
 801141a:	2210      	movs	r2, #16
 801141c:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 801141e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011420:	3316      	adds	r3, #22
 8011422:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8011424:	4618      	mov	r0, r3
 8011426:	f7fc fbef 	bl	800dc08 <st_dword>
					st_clust(fs, dir, dcl);
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801142e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011430:	4618      	mov	r0, r3
 8011432:	f7fd fbe1 	bl	800ebf8 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8011436:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011438:	3320      	adds	r3, #32
 801143a:	2220      	movs	r2, #32
 801143c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801143e:	4618      	mov	r0, r3
 8011440:	f7fc fc0e 	bl	800dc60 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8011444:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011446:	3321      	adds	r3, #33	; 0x21
 8011448:	222e      	movs	r2, #46	; 0x2e
 801144a:	701a      	strb	r2, [r3, #0]
 801144c:	69bb      	ldr	r3, [r7, #24]
 801144e:	653b      	str	r3, [r7, #80]	; 0x50
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	781b      	ldrb	r3, [r3, #0]
 8011454:	2b03      	cmp	r3, #3
 8011456:	d106      	bne.n	8011466 <f_mkdir+0x15e>
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801145c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801145e:	429a      	cmp	r2, r3
 8011460:	d101      	bne.n	8011466 <f_mkdir+0x15e>
 8011462:	2300      	movs	r3, #0
 8011464:	653b      	str	r3, [r7, #80]	; 0x50
					st_clust(fs, dir + SZDIRE, pcl);
 8011466:	68f8      	ldr	r0, [r7, #12]
 8011468:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801146a:	3320      	adds	r3, #32
 801146c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801146e:	4619      	mov	r1, r3
 8011470:	f7fd fbc2 	bl	800ebf8 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	895b      	ldrh	r3, [r3, #10]
 8011478:	65bb      	str	r3, [r7, #88]	; 0x58
 801147a:	e01c      	b.n	80114b6 <f_mkdir+0x1ae>
					fs->winsect = dsc++;
 801147c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801147e:	1c5a      	adds	r2, r3, #1
 8011480:	657a      	str	r2, [r7, #84]	; 0x54
 8011482:	68fa      	ldr	r2, [r7, #12]
 8011484:	6393      	str	r3, [r2, #56]	; 0x38
					fs->wflag = 1;
 8011486:	68fb      	ldr	r3, [r7, #12]
 8011488:	2201      	movs	r2, #1
 801148a:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	4618      	mov	r0, r3
 8011490:	f7fc fdd0 	bl	800e034 <sync_window>
 8011494:	4603      	mov	r3, r0
 8011496:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (res != FR_OK) break;
 801149a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d10d      	bne.n	80114be <f_mkdir+0x1b6>
					mem_set(dir, 0, SS(fs));
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	899b      	ldrh	r3, [r3, #12]
 80114a6:	461a      	mov	r2, r3
 80114a8:	2100      	movs	r1, #0
 80114aa:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80114ac:	f7fc fbf9 	bl	800dca2 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80114b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80114b2:	3b01      	subs	r3, #1
 80114b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80114b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d1df      	bne.n	801147c <f_mkdir+0x174>
 80114bc:	e000      	b.n	80114c0 <f_mkdir+0x1b8>
					if (res != FR_OK) break;
 80114be:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 80114c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d107      	bne.n	80114d8 <f_mkdir+0x1d0>
				res = dir_register(&dj);	/* Register the object to the directoy */
 80114c8:	f107 0310 	add.w	r3, r7, #16
 80114cc:	4618      	mov	r0, r3
 80114ce:	f7fd ff07 	bl	800f2e0 <dir_register>
 80114d2:	4603      	mov	r3, r0
 80114d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
			if (res == FR_OK) {
 80114d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d120      	bne.n	8011522 <f_mkdir+0x21a>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 80114e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80114e2:	647b      	str	r3, [r7, #68]	; 0x44
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 80114e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80114e6:	3316      	adds	r3, #22
 80114e8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80114ea:	4618      	mov	r0, r3
 80114ec:	f7fc fb8c 	bl	800dc08 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 80114f0:	68fb      	ldr	r3, [r7, #12]
 80114f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80114f4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80114f6:	4618      	mov	r0, r3
 80114f8:	f7fd fb7e 	bl	800ebf8 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 80114fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80114fe:	330b      	adds	r3, #11
 8011500:	2210      	movs	r2, #16
 8011502:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	2201      	movs	r2, #1
 8011508:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 801150a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801150e:	2b00      	cmp	r3, #0
 8011510:	d10e      	bne.n	8011530 <f_mkdir+0x228>
					res = sync_fs(fs);
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	4618      	mov	r0, r3
 8011516:	f7fc fdff 	bl	800e118 <sync_fs>
 801151a:	4603      	mov	r3, r0
 801151c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011520:	e006      	b.n	8011530 <f_mkdir+0x228>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8011522:	f107 0310 	add.w	r3, r7, #16
 8011526:	2200      	movs	r2, #0
 8011528:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 801152a:	4618      	mov	r0, r3
 801152c:	f7fd f86a 	bl	800e604 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011530:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8011534:	4618      	mov	r0, r3
 8011536:	3760      	adds	r7, #96	; 0x60
 8011538:	46bd      	mov	sp, r7
 801153a:	bd80      	pop	{r7, pc}

0801153c <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 801153c:	b580      	push	{r7, lr}
 801153e:	b088      	sub	sp, #32
 8011540:	af00      	add	r7, sp, #0
 8011542:	60f8      	str	r0, [r7, #12]
 8011544:	60b9      	str	r1, [r7, #8]
 8011546:	607a      	str	r2, [r7, #4]
	int n = 0;
 8011548:	2300      	movs	r3, #0
 801154a:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8011550:	e01b      	b.n	801158a <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8011552:	f107 0310 	add.w	r3, r7, #16
 8011556:	f107 0114 	add.w	r1, r7, #20
 801155a:	2201      	movs	r2, #1
 801155c:	6878      	ldr	r0, [r7, #4]
 801155e:	f7ff f809 	bl	8010574 <f_read>
		if (rc != 1) break;
 8011562:	693b      	ldr	r3, [r7, #16]
 8011564:	2b01      	cmp	r3, #1
 8011566:	d116      	bne.n	8011596 <f_gets+0x5a>
		c = s[0];
 8011568:	7d3b      	ldrb	r3, [r7, #20]
 801156a:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 801156c:	7dfb      	ldrb	r3, [r7, #23]
 801156e:	2b0d      	cmp	r3, #13
 8011570:	d100      	bne.n	8011574 <f_gets+0x38>
 8011572:	e00a      	b.n	801158a <f_gets+0x4e>
		*p++ = c;
 8011574:	69bb      	ldr	r3, [r7, #24]
 8011576:	1c5a      	adds	r2, r3, #1
 8011578:	61ba      	str	r2, [r7, #24]
 801157a:	7dfa      	ldrb	r2, [r7, #23]
 801157c:	701a      	strb	r2, [r3, #0]
		n++;
 801157e:	69fb      	ldr	r3, [r7, #28]
 8011580:	3301      	adds	r3, #1
 8011582:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8011584:	7dfb      	ldrb	r3, [r7, #23]
 8011586:	2b0a      	cmp	r3, #10
 8011588:	d007      	beq.n	801159a <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 801158a:	68bb      	ldr	r3, [r7, #8]
 801158c:	3b01      	subs	r3, #1
 801158e:	69fa      	ldr	r2, [r7, #28]
 8011590:	429a      	cmp	r2, r3
 8011592:	dbde      	blt.n	8011552 <f_gets+0x16>
 8011594:	e002      	b.n	801159c <f_gets+0x60>
		if (rc != 1) break;
 8011596:	bf00      	nop
 8011598:	e000      	b.n	801159c <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 801159a:	bf00      	nop
	}
	*p = 0;
 801159c:	69bb      	ldr	r3, [r7, #24]
 801159e:	2200      	movs	r2, #0
 80115a0:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 80115a2:	69fb      	ldr	r3, [r7, #28]
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d001      	beq.n	80115ac <f_gets+0x70>
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	e000      	b.n	80115ae <f_gets+0x72>
 80115ac:	2300      	movs	r3, #0
}
 80115ae:	4618      	mov	r0, r3
 80115b0:	3720      	adds	r7, #32
 80115b2:	46bd      	mov	sp, r7
 80115b4:	bd80      	pop	{r7, pc}
	...

080115b8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80115b8:	b480      	push	{r7}
 80115ba:	b087      	sub	sp, #28
 80115bc:	af00      	add	r7, sp, #0
 80115be:	60f8      	str	r0, [r7, #12]
 80115c0:	60b9      	str	r1, [r7, #8]
 80115c2:	4613      	mov	r3, r2
 80115c4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80115c6:	2301      	movs	r3, #1
 80115c8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80115ca:	2300      	movs	r3, #0
 80115cc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80115ce:	4b1f      	ldr	r3, [pc, #124]	; (801164c <FATFS_LinkDriverEx+0x94>)
 80115d0:	7a5b      	ldrb	r3, [r3, #9]
 80115d2:	b2db      	uxtb	r3, r3
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d131      	bne.n	801163c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80115d8:	4b1c      	ldr	r3, [pc, #112]	; (801164c <FATFS_LinkDriverEx+0x94>)
 80115da:	7a5b      	ldrb	r3, [r3, #9]
 80115dc:	b2db      	uxtb	r3, r3
 80115de:	461a      	mov	r2, r3
 80115e0:	4b1a      	ldr	r3, [pc, #104]	; (801164c <FATFS_LinkDriverEx+0x94>)
 80115e2:	2100      	movs	r1, #0
 80115e4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80115e6:	4b19      	ldr	r3, [pc, #100]	; (801164c <FATFS_LinkDriverEx+0x94>)
 80115e8:	7a5b      	ldrb	r3, [r3, #9]
 80115ea:	b2db      	uxtb	r3, r3
 80115ec:	4a17      	ldr	r2, [pc, #92]	; (801164c <FATFS_LinkDriverEx+0x94>)
 80115ee:	009b      	lsls	r3, r3, #2
 80115f0:	4413      	add	r3, r2
 80115f2:	68fa      	ldr	r2, [r7, #12]
 80115f4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80115f6:	4b15      	ldr	r3, [pc, #84]	; (801164c <FATFS_LinkDriverEx+0x94>)
 80115f8:	7a5b      	ldrb	r3, [r3, #9]
 80115fa:	b2db      	uxtb	r3, r3
 80115fc:	461a      	mov	r2, r3
 80115fe:	4b13      	ldr	r3, [pc, #76]	; (801164c <FATFS_LinkDriverEx+0x94>)
 8011600:	4413      	add	r3, r2
 8011602:	79fa      	ldrb	r2, [r7, #7]
 8011604:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011606:	4b11      	ldr	r3, [pc, #68]	; (801164c <FATFS_LinkDriverEx+0x94>)
 8011608:	7a5b      	ldrb	r3, [r3, #9]
 801160a:	b2db      	uxtb	r3, r3
 801160c:	1c5a      	adds	r2, r3, #1
 801160e:	b2d1      	uxtb	r1, r2
 8011610:	4a0e      	ldr	r2, [pc, #56]	; (801164c <FATFS_LinkDriverEx+0x94>)
 8011612:	7251      	strb	r1, [r2, #9]
 8011614:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011616:	7dbb      	ldrb	r3, [r7, #22]
 8011618:	3330      	adds	r3, #48	; 0x30
 801161a:	b2da      	uxtb	r2, r3
 801161c:	68bb      	ldr	r3, [r7, #8]
 801161e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011620:	68bb      	ldr	r3, [r7, #8]
 8011622:	3301      	adds	r3, #1
 8011624:	223a      	movs	r2, #58	; 0x3a
 8011626:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011628:	68bb      	ldr	r3, [r7, #8]
 801162a:	3302      	adds	r3, #2
 801162c:	222f      	movs	r2, #47	; 0x2f
 801162e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011630:	68bb      	ldr	r3, [r7, #8]
 8011632:	3303      	adds	r3, #3
 8011634:	2200      	movs	r2, #0
 8011636:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011638:	2300      	movs	r3, #0
 801163a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801163c:	7dfb      	ldrb	r3, [r7, #23]
}
 801163e:	4618      	mov	r0, r3
 8011640:	371c      	adds	r7, #28
 8011642:	46bd      	mov	sp, r7
 8011644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011648:	4770      	bx	lr
 801164a:	bf00      	nop
 801164c:	2001f500 	.word	0x2001f500

08011650 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011650:	b580      	push	{r7, lr}
 8011652:	b082      	sub	sp, #8
 8011654:	af00      	add	r7, sp, #0
 8011656:	6078      	str	r0, [r7, #4]
 8011658:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801165a:	2200      	movs	r2, #0
 801165c:	6839      	ldr	r1, [r7, #0]
 801165e:	6878      	ldr	r0, [r7, #4]
 8011660:	f7ff ffaa 	bl	80115b8 <FATFS_LinkDriverEx>
 8011664:	4603      	mov	r3, r0
}
 8011666:	4618      	mov	r0, r3
 8011668:	3708      	adds	r7, #8
 801166a:	46bd      	mov	sp, r7
 801166c:	bd80      	pop	{r7, pc}
	...

08011670 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8011670:	b480      	push	{r7}
 8011672:	b085      	sub	sp, #20
 8011674:	af00      	add	r7, sp, #0
 8011676:	4603      	mov	r3, r0
 8011678:	6039      	str	r1, [r7, #0]
 801167a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 801167c:	88fb      	ldrh	r3, [r7, #6]
 801167e:	2b7f      	cmp	r3, #127	; 0x7f
 8011680:	d802      	bhi.n	8011688 <ff_convert+0x18>
		c = chr;
 8011682:	88fb      	ldrh	r3, [r7, #6]
 8011684:	81fb      	strh	r3, [r7, #14]
 8011686:	e025      	b.n	80116d4 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8011688:	683b      	ldr	r3, [r7, #0]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d00b      	beq.n	80116a6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801168e:	88fb      	ldrh	r3, [r7, #6]
 8011690:	2bff      	cmp	r3, #255	; 0xff
 8011692:	d805      	bhi.n	80116a0 <ff_convert+0x30>
 8011694:	88fb      	ldrh	r3, [r7, #6]
 8011696:	3b80      	subs	r3, #128	; 0x80
 8011698:	4a12      	ldr	r2, [pc, #72]	; (80116e4 <ff_convert+0x74>)
 801169a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801169e:	e000      	b.n	80116a2 <ff_convert+0x32>
 80116a0:	2300      	movs	r3, #0
 80116a2:	81fb      	strh	r3, [r7, #14]
 80116a4:	e016      	b.n	80116d4 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80116a6:	2300      	movs	r3, #0
 80116a8:	81fb      	strh	r3, [r7, #14]
 80116aa:	e009      	b.n	80116c0 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80116ac:	89fb      	ldrh	r3, [r7, #14]
 80116ae:	4a0d      	ldr	r2, [pc, #52]	; (80116e4 <ff_convert+0x74>)
 80116b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80116b4:	88fa      	ldrh	r2, [r7, #6]
 80116b6:	429a      	cmp	r2, r3
 80116b8:	d006      	beq.n	80116c8 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80116ba:	89fb      	ldrh	r3, [r7, #14]
 80116bc:	3301      	adds	r3, #1
 80116be:	81fb      	strh	r3, [r7, #14]
 80116c0:	89fb      	ldrh	r3, [r7, #14]
 80116c2:	2b7f      	cmp	r3, #127	; 0x7f
 80116c4:	d9f2      	bls.n	80116ac <ff_convert+0x3c>
 80116c6:	e000      	b.n	80116ca <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80116c8:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80116ca:	89fb      	ldrh	r3, [r7, #14]
 80116cc:	3380      	adds	r3, #128	; 0x80
 80116ce:	b29b      	uxth	r3, r3
 80116d0:	b2db      	uxtb	r3, r3
 80116d2:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80116d4:	89fb      	ldrh	r3, [r7, #14]
}
 80116d6:	4618      	mov	r0, r3
 80116d8:	3714      	adds	r7, #20
 80116da:	46bd      	mov	sp, r7
 80116dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116e0:	4770      	bx	lr
 80116e2:	bf00      	nop
 80116e4:	08017c44 	.word	0x08017c44

080116e8 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80116e8:	b480      	push	{r7}
 80116ea:	b087      	sub	sp, #28
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	4603      	mov	r3, r0
 80116f0:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80116f2:	88fb      	ldrh	r3, [r7, #6]
 80116f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80116f8:	d201      	bcs.n	80116fe <ff_wtoupper+0x16>
 80116fa:	4b3e      	ldr	r3, [pc, #248]	; (80117f4 <ff_wtoupper+0x10c>)
 80116fc:	e000      	b.n	8011700 <ff_wtoupper+0x18>
 80116fe:	4b3e      	ldr	r3, [pc, #248]	; (80117f8 <ff_wtoupper+0x110>)
 8011700:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8011702:	697b      	ldr	r3, [r7, #20]
 8011704:	1c9a      	adds	r2, r3, #2
 8011706:	617a      	str	r2, [r7, #20]
 8011708:	881b      	ldrh	r3, [r3, #0]
 801170a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 801170c:	8a7b      	ldrh	r3, [r7, #18]
 801170e:	2b00      	cmp	r3, #0
 8011710:	d068      	beq.n	80117e4 <ff_wtoupper+0xfc>
 8011712:	88fa      	ldrh	r2, [r7, #6]
 8011714:	8a7b      	ldrh	r3, [r7, #18]
 8011716:	429a      	cmp	r2, r3
 8011718:	d364      	bcc.n	80117e4 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801171a:	697b      	ldr	r3, [r7, #20]
 801171c:	1c9a      	adds	r2, r3, #2
 801171e:	617a      	str	r2, [r7, #20]
 8011720:	881b      	ldrh	r3, [r3, #0]
 8011722:	823b      	strh	r3, [r7, #16]
 8011724:	8a3b      	ldrh	r3, [r7, #16]
 8011726:	0a1b      	lsrs	r3, r3, #8
 8011728:	81fb      	strh	r3, [r7, #14]
 801172a:	8a3b      	ldrh	r3, [r7, #16]
 801172c:	b2db      	uxtb	r3, r3
 801172e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8011730:	88fa      	ldrh	r2, [r7, #6]
 8011732:	8a79      	ldrh	r1, [r7, #18]
 8011734:	8a3b      	ldrh	r3, [r7, #16]
 8011736:	440b      	add	r3, r1
 8011738:	429a      	cmp	r2, r3
 801173a:	da49      	bge.n	80117d0 <ff_wtoupper+0xe8>
			switch (cmd) {
 801173c:	89fb      	ldrh	r3, [r7, #14]
 801173e:	2b08      	cmp	r3, #8
 8011740:	d84f      	bhi.n	80117e2 <ff_wtoupper+0xfa>
 8011742:	a201      	add	r2, pc, #4	; (adr r2, 8011748 <ff_wtoupper+0x60>)
 8011744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011748:	0801176d 	.word	0x0801176d
 801174c:	0801177f 	.word	0x0801177f
 8011750:	08011795 	.word	0x08011795
 8011754:	0801179d 	.word	0x0801179d
 8011758:	080117a5 	.word	0x080117a5
 801175c:	080117ad 	.word	0x080117ad
 8011760:	080117b5 	.word	0x080117b5
 8011764:	080117bd 	.word	0x080117bd
 8011768:	080117c5 	.word	0x080117c5
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 801176c:	88fa      	ldrh	r2, [r7, #6]
 801176e:	8a7b      	ldrh	r3, [r7, #18]
 8011770:	1ad3      	subs	r3, r2, r3
 8011772:	005b      	lsls	r3, r3, #1
 8011774:	697a      	ldr	r2, [r7, #20]
 8011776:	4413      	add	r3, r2
 8011778:	881b      	ldrh	r3, [r3, #0]
 801177a:	80fb      	strh	r3, [r7, #6]
 801177c:	e027      	b.n	80117ce <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801177e:	88fa      	ldrh	r2, [r7, #6]
 8011780:	8a7b      	ldrh	r3, [r7, #18]
 8011782:	1ad3      	subs	r3, r2, r3
 8011784:	b29b      	uxth	r3, r3
 8011786:	f003 0301 	and.w	r3, r3, #1
 801178a:	b29b      	uxth	r3, r3
 801178c:	88fa      	ldrh	r2, [r7, #6]
 801178e:	1ad3      	subs	r3, r2, r3
 8011790:	80fb      	strh	r3, [r7, #6]
 8011792:	e01c      	b.n	80117ce <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8011794:	88fb      	ldrh	r3, [r7, #6]
 8011796:	3b10      	subs	r3, #16
 8011798:	80fb      	strh	r3, [r7, #6]
 801179a:	e018      	b.n	80117ce <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 801179c:	88fb      	ldrh	r3, [r7, #6]
 801179e:	3b20      	subs	r3, #32
 80117a0:	80fb      	strh	r3, [r7, #6]
 80117a2:	e014      	b.n	80117ce <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80117a4:	88fb      	ldrh	r3, [r7, #6]
 80117a6:	3b30      	subs	r3, #48	; 0x30
 80117a8:	80fb      	strh	r3, [r7, #6]
 80117aa:	e010      	b.n	80117ce <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80117ac:	88fb      	ldrh	r3, [r7, #6]
 80117ae:	3b1a      	subs	r3, #26
 80117b0:	80fb      	strh	r3, [r7, #6]
 80117b2:	e00c      	b.n	80117ce <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80117b4:	88fb      	ldrh	r3, [r7, #6]
 80117b6:	3308      	adds	r3, #8
 80117b8:	80fb      	strh	r3, [r7, #6]
 80117ba:	e008      	b.n	80117ce <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80117bc:	88fb      	ldrh	r3, [r7, #6]
 80117be:	3b50      	subs	r3, #80	; 0x50
 80117c0:	80fb      	strh	r3, [r7, #6]
 80117c2:	e004      	b.n	80117ce <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80117c4:	88fb      	ldrh	r3, [r7, #6]
 80117c6:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 80117ca:	80fb      	strh	r3, [r7, #6]
 80117cc:	bf00      	nop
			}
			break;
 80117ce:	e008      	b.n	80117e2 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80117d0:	89fb      	ldrh	r3, [r7, #14]
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d195      	bne.n	8011702 <ff_wtoupper+0x1a>
 80117d6:	8a3b      	ldrh	r3, [r7, #16]
 80117d8:	005b      	lsls	r3, r3, #1
 80117da:	697a      	ldr	r2, [r7, #20]
 80117dc:	4413      	add	r3, r2
 80117de:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80117e0:	e78f      	b.n	8011702 <ff_wtoupper+0x1a>
			break;
 80117e2:	bf00      	nop
	}

	return chr;
 80117e4:	88fb      	ldrh	r3, [r7, #6]
}
 80117e6:	4618      	mov	r0, r3
 80117e8:	371c      	adds	r7, #28
 80117ea:	46bd      	mov	sp, r7
 80117ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117f0:	4770      	bx	lr
 80117f2:	bf00      	nop
 80117f4:	08017d44 	.word	0x08017d44
 80117f8:	08017f38 	.word	0x08017f38
 80117fc:	00000000 	.word	0x00000000

08011800 <cos>:
 8011800:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011802:	ec51 0b10 	vmov	r0, r1, d0
 8011806:	4a1e      	ldr	r2, [pc, #120]	; (8011880 <cos+0x80>)
 8011808:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801180c:	4293      	cmp	r3, r2
 801180e:	dc06      	bgt.n	801181e <cos+0x1e>
 8011810:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8011878 <cos+0x78>
 8011814:	f000 fb80 	bl	8011f18 <__kernel_cos>
 8011818:	ec51 0b10 	vmov	r0, r1, d0
 801181c:	e007      	b.n	801182e <cos+0x2e>
 801181e:	4a19      	ldr	r2, [pc, #100]	; (8011884 <cos+0x84>)
 8011820:	4293      	cmp	r3, r2
 8011822:	dd09      	ble.n	8011838 <cos+0x38>
 8011824:	ee10 2a10 	vmov	r2, s0
 8011828:	460b      	mov	r3, r1
 801182a:	f7ee fd45 	bl	80002b8 <__aeabi_dsub>
 801182e:	ec41 0b10 	vmov	d0, r0, r1
 8011832:	b005      	add	sp, #20
 8011834:	f85d fb04 	ldr.w	pc, [sp], #4
 8011838:	4668      	mov	r0, sp
 801183a:	f000 f8c9 	bl	80119d0 <__ieee754_rem_pio2>
 801183e:	f000 0003 	and.w	r0, r0, #3
 8011842:	2801      	cmp	r0, #1
 8011844:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011848:	ed9d 0b00 	vldr	d0, [sp]
 801184c:	d007      	beq.n	801185e <cos+0x5e>
 801184e:	2802      	cmp	r0, #2
 8011850:	d00e      	beq.n	8011870 <cos+0x70>
 8011852:	2800      	cmp	r0, #0
 8011854:	d0de      	beq.n	8011814 <cos+0x14>
 8011856:	2001      	movs	r0, #1
 8011858:	f000 ff66 	bl	8012728 <__kernel_sin>
 801185c:	e7dc      	b.n	8011818 <cos+0x18>
 801185e:	f000 ff63 	bl	8012728 <__kernel_sin>
 8011862:	ec53 2b10 	vmov	r2, r3, d0
 8011866:	ee10 0a10 	vmov	r0, s0
 801186a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801186e:	e7de      	b.n	801182e <cos+0x2e>
 8011870:	f000 fb52 	bl	8011f18 <__kernel_cos>
 8011874:	e7f5      	b.n	8011862 <cos+0x62>
 8011876:	bf00      	nop
	...
 8011880:	3fe921fb 	.word	0x3fe921fb
 8011884:	7fefffff 	.word	0x7fefffff

08011888 <sin>:
 8011888:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801188a:	ec51 0b10 	vmov	r0, r1, d0
 801188e:	4a20      	ldr	r2, [pc, #128]	; (8011910 <sin+0x88>)
 8011890:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011894:	4293      	cmp	r3, r2
 8011896:	dc07      	bgt.n	80118a8 <sin+0x20>
 8011898:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8011908 <sin+0x80>
 801189c:	2000      	movs	r0, #0
 801189e:	f000 ff43 	bl	8012728 <__kernel_sin>
 80118a2:	ec51 0b10 	vmov	r0, r1, d0
 80118a6:	e007      	b.n	80118b8 <sin+0x30>
 80118a8:	4a1a      	ldr	r2, [pc, #104]	; (8011914 <sin+0x8c>)
 80118aa:	4293      	cmp	r3, r2
 80118ac:	dd09      	ble.n	80118c2 <sin+0x3a>
 80118ae:	ee10 2a10 	vmov	r2, s0
 80118b2:	460b      	mov	r3, r1
 80118b4:	f7ee fd00 	bl	80002b8 <__aeabi_dsub>
 80118b8:	ec41 0b10 	vmov	d0, r0, r1
 80118bc:	b005      	add	sp, #20
 80118be:	f85d fb04 	ldr.w	pc, [sp], #4
 80118c2:	4668      	mov	r0, sp
 80118c4:	f000 f884 	bl	80119d0 <__ieee754_rem_pio2>
 80118c8:	f000 0003 	and.w	r0, r0, #3
 80118cc:	2801      	cmp	r0, #1
 80118ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 80118d2:	ed9d 0b00 	vldr	d0, [sp]
 80118d6:	d004      	beq.n	80118e2 <sin+0x5a>
 80118d8:	2802      	cmp	r0, #2
 80118da:	d005      	beq.n	80118e8 <sin+0x60>
 80118dc:	b970      	cbnz	r0, 80118fc <sin+0x74>
 80118de:	2001      	movs	r0, #1
 80118e0:	e7dd      	b.n	801189e <sin+0x16>
 80118e2:	f000 fb19 	bl	8011f18 <__kernel_cos>
 80118e6:	e7dc      	b.n	80118a2 <sin+0x1a>
 80118e8:	2001      	movs	r0, #1
 80118ea:	f000 ff1d 	bl	8012728 <__kernel_sin>
 80118ee:	ec53 2b10 	vmov	r2, r3, d0
 80118f2:	ee10 0a10 	vmov	r0, s0
 80118f6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80118fa:	e7dd      	b.n	80118b8 <sin+0x30>
 80118fc:	f000 fb0c 	bl	8011f18 <__kernel_cos>
 8011900:	e7f5      	b.n	80118ee <sin+0x66>
 8011902:	bf00      	nop
 8011904:	f3af 8000 	nop.w
	...
 8011910:	3fe921fb 	.word	0x3fe921fb
 8011914:	7fefffff 	.word	0x7fefffff

08011918 <sqrt>:
 8011918:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801191c:	ed2d 8b02 	vpush	{d8}
 8011920:	b08b      	sub	sp, #44	; 0x2c
 8011922:	ec55 4b10 	vmov	r4, r5, d0
 8011926:	f000 fa45 	bl	8011db4 <__ieee754_sqrt>
 801192a:	4b26      	ldr	r3, [pc, #152]	; (80119c4 <sqrt+0xac>)
 801192c:	eeb0 8a40 	vmov.f32	s16, s0
 8011930:	eef0 8a60 	vmov.f32	s17, s1
 8011934:	f993 6000 	ldrsb.w	r6, [r3]
 8011938:	1c73      	adds	r3, r6, #1
 801193a:	d02a      	beq.n	8011992 <sqrt+0x7a>
 801193c:	4622      	mov	r2, r4
 801193e:	462b      	mov	r3, r5
 8011940:	4620      	mov	r0, r4
 8011942:	4629      	mov	r1, r5
 8011944:	f7ef f90a 	bl	8000b5c <__aeabi_dcmpun>
 8011948:	4607      	mov	r7, r0
 801194a:	bb10      	cbnz	r0, 8011992 <sqrt+0x7a>
 801194c:	f04f 0800 	mov.w	r8, #0
 8011950:	f04f 0900 	mov.w	r9, #0
 8011954:	4642      	mov	r2, r8
 8011956:	464b      	mov	r3, r9
 8011958:	4620      	mov	r0, r4
 801195a:	4629      	mov	r1, r5
 801195c:	f7ef f8d6 	bl	8000b0c <__aeabi_dcmplt>
 8011960:	b1b8      	cbz	r0, 8011992 <sqrt+0x7a>
 8011962:	2301      	movs	r3, #1
 8011964:	9300      	str	r3, [sp, #0]
 8011966:	4b18      	ldr	r3, [pc, #96]	; (80119c8 <sqrt+0xb0>)
 8011968:	9301      	str	r3, [sp, #4]
 801196a:	9708      	str	r7, [sp, #32]
 801196c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8011970:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011974:	b9b6      	cbnz	r6, 80119a4 <sqrt+0x8c>
 8011976:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801197a:	4668      	mov	r0, sp
 801197c:	f001 f81c 	bl	80129b8 <matherr>
 8011980:	b1d0      	cbz	r0, 80119b8 <sqrt+0xa0>
 8011982:	9b08      	ldr	r3, [sp, #32]
 8011984:	b11b      	cbz	r3, 801198e <sqrt+0x76>
 8011986:	f001 f8a1 	bl	8012acc <__errno>
 801198a:	9b08      	ldr	r3, [sp, #32]
 801198c:	6003      	str	r3, [r0, #0]
 801198e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8011992:	eeb0 0a48 	vmov.f32	s0, s16
 8011996:	eef0 0a68 	vmov.f32	s1, s17
 801199a:	b00b      	add	sp, #44	; 0x2c
 801199c:	ecbd 8b02 	vpop	{d8}
 80119a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80119a4:	4642      	mov	r2, r8
 80119a6:	464b      	mov	r3, r9
 80119a8:	4640      	mov	r0, r8
 80119aa:	4649      	mov	r1, r9
 80119ac:	f7ee ff66 	bl	800087c <__aeabi_ddiv>
 80119b0:	2e02      	cmp	r6, #2
 80119b2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80119b6:	d1e0      	bne.n	801197a <sqrt+0x62>
 80119b8:	f001 f888 	bl	8012acc <__errno>
 80119bc:	2321      	movs	r3, #33	; 0x21
 80119be:	6003      	str	r3, [r0, #0]
 80119c0:	e7df      	b.n	8011982 <sqrt+0x6a>
 80119c2:	bf00      	nop
 80119c4:	2000000a 	.word	0x2000000a
 80119c8:	08017ff4 	.word	0x08017ff4
 80119cc:	00000000 	.word	0x00000000

080119d0 <__ieee754_rem_pio2>:
 80119d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119d4:	ec57 6b10 	vmov	r6, r7, d0
 80119d8:	4bc3      	ldr	r3, [pc, #780]	; (8011ce8 <__ieee754_rem_pio2+0x318>)
 80119da:	b08d      	sub	sp, #52	; 0x34
 80119dc:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80119e0:	4598      	cmp	r8, r3
 80119e2:	4604      	mov	r4, r0
 80119e4:	9704      	str	r7, [sp, #16]
 80119e6:	dc07      	bgt.n	80119f8 <__ieee754_rem_pio2+0x28>
 80119e8:	2200      	movs	r2, #0
 80119ea:	2300      	movs	r3, #0
 80119ec:	ed84 0b00 	vstr	d0, [r4]
 80119f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80119f4:	2500      	movs	r5, #0
 80119f6:	e027      	b.n	8011a48 <__ieee754_rem_pio2+0x78>
 80119f8:	4bbc      	ldr	r3, [pc, #752]	; (8011cec <__ieee754_rem_pio2+0x31c>)
 80119fa:	4598      	cmp	r8, r3
 80119fc:	dc75      	bgt.n	8011aea <__ieee754_rem_pio2+0x11a>
 80119fe:	9b04      	ldr	r3, [sp, #16]
 8011a00:	4dbb      	ldr	r5, [pc, #748]	; (8011cf0 <__ieee754_rem_pio2+0x320>)
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	ee10 0a10 	vmov	r0, s0
 8011a08:	a3a9      	add	r3, pc, #676	; (adr r3, 8011cb0 <__ieee754_rem_pio2+0x2e0>)
 8011a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a0e:	4639      	mov	r1, r7
 8011a10:	dd36      	ble.n	8011a80 <__ieee754_rem_pio2+0xb0>
 8011a12:	f7ee fc51 	bl	80002b8 <__aeabi_dsub>
 8011a16:	45a8      	cmp	r8, r5
 8011a18:	4606      	mov	r6, r0
 8011a1a:	460f      	mov	r7, r1
 8011a1c:	d018      	beq.n	8011a50 <__ieee754_rem_pio2+0x80>
 8011a1e:	a3a6      	add	r3, pc, #664	; (adr r3, 8011cb8 <__ieee754_rem_pio2+0x2e8>)
 8011a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a24:	f7ee fc48 	bl	80002b8 <__aeabi_dsub>
 8011a28:	4602      	mov	r2, r0
 8011a2a:	460b      	mov	r3, r1
 8011a2c:	e9c4 2300 	strd	r2, r3, [r4]
 8011a30:	4630      	mov	r0, r6
 8011a32:	4639      	mov	r1, r7
 8011a34:	f7ee fc40 	bl	80002b8 <__aeabi_dsub>
 8011a38:	a39f      	add	r3, pc, #636	; (adr r3, 8011cb8 <__ieee754_rem_pio2+0x2e8>)
 8011a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a3e:	f7ee fc3b 	bl	80002b8 <__aeabi_dsub>
 8011a42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011a46:	2501      	movs	r5, #1
 8011a48:	4628      	mov	r0, r5
 8011a4a:	b00d      	add	sp, #52	; 0x34
 8011a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a50:	a39b      	add	r3, pc, #620	; (adr r3, 8011cc0 <__ieee754_rem_pio2+0x2f0>)
 8011a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a56:	f7ee fc2f 	bl	80002b8 <__aeabi_dsub>
 8011a5a:	a39b      	add	r3, pc, #620	; (adr r3, 8011cc8 <__ieee754_rem_pio2+0x2f8>)
 8011a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a60:	4606      	mov	r6, r0
 8011a62:	460f      	mov	r7, r1
 8011a64:	f7ee fc28 	bl	80002b8 <__aeabi_dsub>
 8011a68:	4602      	mov	r2, r0
 8011a6a:	460b      	mov	r3, r1
 8011a6c:	e9c4 2300 	strd	r2, r3, [r4]
 8011a70:	4630      	mov	r0, r6
 8011a72:	4639      	mov	r1, r7
 8011a74:	f7ee fc20 	bl	80002b8 <__aeabi_dsub>
 8011a78:	a393      	add	r3, pc, #588	; (adr r3, 8011cc8 <__ieee754_rem_pio2+0x2f8>)
 8011a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a7e:	e7de      	b.n	8011a3e <__ieee754_rem_pio2+0x6e>
 8011a80:	f7ee fc1c 	bl	80002bc <__adddf3>
 8011a84:	45a8      	cmp	r8, r5
 8011a86:	4606      	mov	r6, r0
 8011a88:	460f      	mov	r7, r1
 8011a8a:	d016      	beq.n	8011aba <__ieee754_rem_pio2+0xea>
 8011a8c:	a38a      	add	r3, pc, #552	; (adr r3, 8011cb8 <__ieee754_rem_pio2+0x2e8>)
 8011a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a92:	f7ee fc13 	bl	80002bc <__adddf3>
 8011a96:	4602      	mov	r2, r0
 8011a98:	460b      	mov	r3, r1
 8011a9a:	e9c4 2300 	strd	r2, r3, [r4]
 8011a9e:	4630      	mov	r0, r6
 8011aa0:	4639      	mov	r1, r7
 8011aa2:	f7ee fc09 	bl	80002b8 <__aeabi_dsub>
 8011aa6:	a384      	add	r3, pc, #528	; (adr r3, 8011cb8 <__ieee754_rem_pio2+0x2e8>)
 8011aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aac:	f7ee fc06 	bl	80002bc <__adddf3>
 8011ab0:	f04f 35ff 	mov.w	r5, #4294967295
 8011ab4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011ab8:	e7c6      	b.n	8011a48 <__ieee754_rem_pio2+0x78>
 8011aba:	a381      	add	r3, pc, #516	; (adr r3, 8011cc0 <__ieee754_rem_pio2+0x2f0>)
 8011abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ac0:	f7ee fbfc 	bl	80002bc <__adddf3>
 8011ac4:	a380      	add	r3, pc, #512	; (adr r3, 8011cc8 <__ieee754_rem_pio2+0x2f8>)
 8011ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aca:	4606      	mov	r6, r0
 8011acc:	460f      	mov	r7, r1
 8011ace:	f7ee fbf5 	bl	80002bc <__adddf3>
 8011ad2:	4602      	mov	r2, r0
 8011ad4:	460b      	mov	r3, r1
 8011ad6:	e9c4 2300 	strd	r2, r3, [r4]
 8011ada:	4630      	mov	r0, r6
 8011adc:	4639      	mov	r1, r7
 8011ade:	f7ee fbeb 	bl	80002b8 <__aeabi_dsub>
 8011ae2:	a379      	add	r3, pc, #484	; (adr r3, 8011cc8 <__ieee754_rem_pio2+0x2f8>)
 8011ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ae8:	e7e0      	b.n	8011aac <__ieee754_rem_pio2+0xdc>
 8011aea:	4b82      	ldr	r3, [pc, #520]	; (8011cf4 <__ieee754_rem_pio2+0x324>)
 8011aec:	4598      	cmp	r8, r3
 8011aee:	f300 80d0 	bgt.w	8011c92 <__ieee754_rem_pio2+0x2c2>
 8011af2:	f000 fed3 	bl	801289c <fabs>
 8011af6:	ec57 6b10 	vmov	r6, r7, d0
 8011afa:	ee10 0a10 	vmov	r0, s0
 8011afe:	a374      	add	r3, pc, #464	; (adr r3, 8011cd0 <__ieee754_rem_pio2+0x300>)
 8011b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b04:	4639      	mov	r1, r7
 8011b06:	f7ee fd8f 	bl	8000628 <__aeabi_dmul>
 8011b0a:	2200      	movs	r2, #0
 8011b0c:	4b7a      	ldr	r3, [pc, #488]	; (8011cf8 <__ieee754_rem_pio2+0x328>)
 8011b0e:	f7ee fbd5 	bl	80002bc <__adddf3>
 8011b12:	f7ef f839 	bl	8000b88 <__aeabi_d2iz>
 8011b16:	4605      	mov	r5, r0
 8011b18:	f7ee fd1c 	bl	8000554 <__aeabi_i2d>
 8011b1c:	a364      	add	r3, pc, #400	; (adr r3, 8011cb0 <__ieee754_rem_pio2+0x2e0>)
 8011b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011b26:	f7ee fd7f 	bl	8000628 <__aeabi_dmul>
 8011b2a:	4602      	mov	r2, r0
 8011b2c:	460b      	mov	r3, r1
 8011b2e:	4630      	mov	r0, r6
 8011b30:	4639      	mov	r1, r7
 8011b32:	f7ee fbc1 	bl	80002b8 <__aeabi_dsub>
 8011b36:	a360      	add	r3, pc, #384	; (adr r3, 8011cb8 <__ieee754_rem_pio2+0x2e8>)
 8011b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b3c:	4682      	mov	sl, r0
 8011b3e:	468b      	mov	fp, r1
 8011b40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b44:	f7ee fd70 	bl	8000628 <__aeabi_dmul>
 8011b48:	2d1f      	cmp	r5, #31
 8011b4a:	4606      	mov	r6, r0
 8011b4c:	460f      	mov	r7, r1
 8011b4e:	dc0c      	bgt.n	8011b6a <__ieee754_rem_pio2+0x19a>
 8011b50:	1e6a      	subs	r2, r5, #1
 8011b52:	4b6a      	ldr	r3, [pc, #424]	; (8011cfc <__ieee754_rem_pio2+0x32c>)
 8011b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b58:	4543      	cmp	r3, r8
 8011b5a:	d006      	beq.n	8011b6a <__ieee754_rem_pio2+0x19a>
 8011b5c:	4632      	mov	r2, r6
 8011b5e:	463b      	mov	r3, r7
 8011b60:	4650      	mov	r0, sl
 8011b62:	4659      	mov	r1, fp
 8011b64:	f7ee fba8 	bl	80002b8 <__aeabi_dsub>
 8011b68:	e00e      	b.n	8011b88 <__ieee754_rem_pio2+0x1b8>
 8011b6a:	4632      	mov	r2, r6
 8011b6c:	463b      	mov	r3, r7
 8011b6e:	4650      	mov	r0, sl
 8011b70:	4659      	mov	r1, fp
 8011b72:	f7ee fba1 	bl	80002b8 <__aeabi_dsub>
 8011b76:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011b7a:	9305      	str	r3, [sp, #20]
 8011b7c:	9a05      	ldr	r2, [sp, #20]
 8011b7e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011b82:	1ad3      	subs	r3, r2, r3
 8011b84:	2b10      	cmp	r3, #16
 8011b86:	dc02      	bgt.n	8011b8e <__ieee754_rem_pio2+0x1be>
 8011b88:	e9c4 0100 	strd	r0, r1, [r4]
 8011b8c:	e039      	b.n	8011c02 <__ieee754_rem_pio2+0x232>
 8011b8e:	a34c      	add	r3, pc, #304	; (adr r3, 8011cc0 <__ieee754_rem_pio2+0x2f0>)
 8011b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b98:	f7ee fd46 	bl	8000628 <__aeabi_dmul>
 8011b9c:	4606      	mov	r6, r0
 8011b9e:	460f      	mov	r7, r1
 8011ba0:	4602      	mov	r2, r0
 8011ba2:	460b      	mov	r3, r1
 8011ba4:	4650      	mov	r0, sl
 8011ba6:	4659      	mov	r1, fp
 8011ba8:	f7ee fb86 	bl	80002b8 <__aeabi_dsub>
 8011bac:	4602      	mov	r2, r0
 8011bae:	460b      	mov	r3, r1
 8011bb0:	4680      	mov	r8, r0
 8011bb2:	4689      	mov	r9, r1
 8011bb4:	4650      	mov	r0, sl
 8011bb6:	4659      	mov	r1, fp
 8011bb8:	f7ee fb7e 	bl	80002b8 <__aeabi_dsub>
 8011bbc:	4632      	mov	r2, r6
 8011bbe:	463b      	mov	r3, r7
 8011bc0:	f7ee fb7a 	bl	80002b8 <__aeabi_dsub>
 8011bc4:	a340      	add	r3, pc, #256	; (adr r3, 8011cc8 <__ieee754_rem_pio2+0x2f8>)
 8011bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bca:	4606      	mov	r6, r0
 8011bcc:	460f      	mov	r7, r1
 8011bce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011bd2:	f7ee fd29 	bl	8000628 <__aeabi_dmul>
 8011bd6:	4632      	mov	r2, r6
 8011bd8:	463b      	mov	r3, r7
 8011bda:	f7ee fb6d 	bl	80002b8 <__aeabi_dsub>
 8011bde:	4602      	mov	r2, r0
 8011be0:	460b      	mov	r3, r1
 8011be2:	4606      	mov	r6, r0
 8011be4:	460f      	mov	r7, r1
 8011be6:	4640      	mov	r0, r8
 8011be8:	4649      	mov	r1, r9
 8011bea:	f7ee fb65 	bl	80002b8 <__aeabi_dsub>
 8011bee:	9a05      	ldr	r2, [sp, #20]
 8011bf0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011bf4:	1ad3      	subs	r3, r2, r3
 8011bf6:	2b31      	cmp	r3, #49	; 0x31
 8011bf8:	dc20      	bgt.n	8011c3c <__ieee754_rem_pio2+0x26c>
 8011bfa:	e9c4 0100 	strd	r0, r1, [r4]
 8011bfe:	46c2      	mov	sl, r8
 8011c00:	46cb      	mov	fp, r9
 8011c02:	e9d4 8900 	ldrd	r8, r9, [r4]
 8011c06:	4650      	mov	r0, sl
 8011c08:	4642      	mov	r2, r8
 8011c0a:	464b      	mov	r3, r9
 8011c0c:	4659      	mov	r1, fp
 8011c0e:	f7ee fb53 	bl	80002b8 <__aeabi_dsub>
 8011c12:	463b      	mov	r3, r7
 8011c14:	4632      	mov	r2, r6
 8011c16:	f7ee fb4f 	bl	80002b8 <__aeabi_dsub>
 8011c1a:	9b04      	ldr	r3, [sp, #16]
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011c22:	f6bf af11 	bge.w	8011a48 <__ieee754_rem_pio2+0x78>
 8011c26:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8011c2a:	6063      	str	r3, [r4, #4]
 8011c2c:	f8c4 8000 	str.w	r8, [r4]
 8011c30:	60a0      	str	r0, [r4, #8]
 8011c32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011c36:	60e3      	str	r3, [r4, #12]
 8011c38:	426d      	negs	r5, r5
 8011c3a:	e705      	b.n	8011a48 <__ieee754_rem_pio2+0x78>
 8011c3c:	a326      	add	r3, pc, #152	; (adr r3, 8011cd8 <__ieee754_rem_pio2+0x308>)
 8011c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011c46:	f7ee fcef 	bl	8000628 <__aeabi_dmul>
 8011c4a:	4606      	mov	r6, r0
 8011c4c:	460f      	mov	r7, r1
 8011c4e:	4602      	mov	r2, r0
 8011c50:	460b      	mov	r3, r1
 8011c52:	4640      	mov	r0, r8
 8011c54:	4649      	mov	r1, r9
 8011c56:	f7ee fb2f 	bl	80002b8 <__aeabi_dsub>
 8011c5a:	4602      	mov	r2, r0
 8011c5c:	460b      	mov	r3, r1
 8011c5e:	4682      	mov	sl, r0
 8011c60:	468b      	mov	fp, r1
 8011c62:	4640      	mov	r0, r8
 8011c64:	4649      	mov	r1, r9
 8011c66:	f7ee fb27 	bl	80002b8 <__aeabi_dsub>
 8011c6a:	4632      	mov	r2, r6
 8011c6c:	463b      	mov	r3, r7
 8011c6e:	f7ee fb23 	bl	80002b8 <__aeabi_dsub>
 8011c72:	a31b      	add	r3, pc, #108	; (adr r3, 8011ce0 <__ieee754_rem_pio2+0x310>)
 8011c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c78:	4606      	mov	r6, r0
 8011c7a:	460f      	mov	r7, r1
 8011c7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011c80:	f7ee fcd2 	bl	8000628 <__aeabi_dmul>
 8011c84:	4632      	mov	r2, r6
 8011c86:	463b      	mov	r3, r7
 8011c88:	f7ee fb16 	bl	80002b8 <__aeabi_dsub>
 8011c8c:	4606      	mov	r6, r0
 8011c8e:	460f      	mov	r7, r1
 8011c90:	e764      	b.n	8011b5c <__ieee754_rem_pio2+0x18c>
 8011c92:	4b1b      	ldr	r3, [pc, #108]	; (8011d00 <__ieee754_rem_pio2+0x330>)
 8011c94:	4598      	cmp	r8, r3
 8011c96:	dd35      	ble.n	8011d04 <__ieee754_rem_pio2+0x334>
 8011c98:	ee10 2a10 	vmov	r2, s0
 8011c9c:	463b      	mov	r3, r7
 8011c9e:	4630      	mov	r0, r6
 8011ca0:	4639      	mov	r1, r7
 8011ca2:	f7ee fb09 	bl	80002b8 <__aeabi_dsub>
 8011ca6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011caa:	e9c4 0100 	strd	r0, r1, [r4]
 8011cae:	e6a1      	b.n	80119f4 <__ieee754_rem_pio2+0x24>
 8011cb0:	54400000 	.word	0x54400000
 8011cb4:	3ff921fb 	.word	0x3ff921fb
 8011cb8:	1a626331 	.word	0x1a626331
 8011cbc:	3dd0b461 	.word	0x3dd0b461
 8011cc0:	1a600000 	.word	0x1a600000
 8011cc4:	3dd0b461 	.word	0x3dd0b461
 8011cc8:	2e037073 	.word	0x2e037073
 8011ccc:	3ba3198a 	.word	0x3ba3198a
 8011cd0:	6dc9c883 	.word	0x6dc9c883
 8011cd4:	3fe45f30 	.word	0x3fe45f30
 8011cd8:	2e000000 	.word	0x2e000000
 8011cdc:	3ba3198a 	.word	0x3ba3198a
 8011ce0:	252049c1 	.word	0x252049c1
 8011ce4:	397b839a 	.word	0x397b839a
 8011ce8:	3fe921fb 	.word	0x3fe921fb
 8011cec:	4002d97b 	.word	0x4002d97b
 8011cf0:	3ff921fb 	.word	0x3ff921fb
 8011cf4:	413921fb 	.word	0x413921fb
 8011cf8:	3fe00000 	.word	0x3fe00000
 8011cfc:	08017ffc 	.word	0x08017ffc
 8011d00:	7fefffff 	.word	0x7fefffff
 8011d04:	ea4f 5528 	mov.w	r5, r8, asr #20
 8011d08:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8011d0c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8011d10:	4630      	mov	r0, r6
 8011d12:	460f      	mov	r7, r1
 8011d14:	f7ee ff38 	bl	8000b88 <__aeabi_d2iz>
 8011d18:	f7ee fc1c 	bl	8000554 <__aeabi_i2d>
 8011d1c:	4602      	mov	r2, r0
 8011d1e:	460b      	mov	r3, r1
 8011d20:	4630      	mov	r0, r6
 8011d22:	4639      	mov	r1, r7
 8011d24:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011d28:	f7ee fac6 	bl	80002b8 <__aeabi_dsub>
 8011d2c:	2200      	movs	r2, #0
 8011d2e:	4b1f      	ldr	r3, [pc, #124]	; (8011dac <__ieee754_rem_pio2+0x3dc>)
 8011d30:	f7ee fc7a 	bl	8000628 <__aeabi_dmul>
 8011d34:	460f      	mov	r7, r1
 8011d36:	4606      	mov	r6, r0
 8011d38:	f7ee ff26 	bl	8000b88 <__aeabi_d2iz>
 8011d3c:	f7ee fc0a 	bl	8000554 <__aeabi_i2d>
 8011d40:	4602      	mov	r2, r0
 8011d42:	460b      	mov	r3, r1
 8011d44:	4630      	mov	r0, r6
 8011d46:	4639      	mov	r1, r7
 8011d48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011d4c:	f7ee fab4 	bl	80002b8 <__aeabi_dsub>
 8011d50:	2200      	movs	r2, #0
 8011d52:	4b16      	ldr	r3, [pc, #88]	; (8011dac <__ieee754_rem_pio2+0x3dc>)
 8011d54:	f7ee fc68 	bl	8000628 <__aeabi_dmul>
 8011d58:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011d5c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8011d60:	f04f 0803 	mov.w	r8, #3
 8011d64:	2600      	movs	r6, #0
 8011d66:	2700      	movs	r7, #0
 8011d68:	4632      	mov	r2, r6
 8011d6a:	463b      	mov	r3, r7
 8011d6c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8011d70:	f108 3aff 	add.w	sl, r8, #4294967295
 8011d74:	f7ee fec0 	bl	8000af8 <__aeabi_dcmpeq>
 8011d78:	b9b0      	cbnz	r0, 8011da8 <__ieee754_rem_pio2+0x3d8>
 8011d7a:	4b0d      	ldr	r3, [pc, #52]	; (8011db0 <__ieee754_rem_pio2+0x3e0>)
 8011d7c:	9301      	str	r3, [sp, #4]
 8011d7e:	2302      	movs	r3, #2
 8011d80:	9300      	str	r3, [sp, #0]
 8011d82:	462a      	mov	r2, r5
 8011d84:	4643      	mov	r3, r8
 8011d86:	4621      	mov	r1, r4
 8011d88:	a806      	add	r0, sp, #24
 8011d8a:	f000 f98d 	bl	80120a8 <__kernel_rem_pio2>
 8011d8e:	9b04      	ldr	r3, [sp, #16]
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	4605      	mov	r5, r0
 8011d94:	f6bf ae58 	bge.w	8011a48 <__ieee754_rem_pio2+0x78>
 8011d98:	6863      	ldr	r3, [r4, #4]
 8011d9a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011d9e:	6063      	str	r3, [r4, #4]
 8011da0:	68e3      	ldr	r3, [r4, #12]
 8011da2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011da6:	e746      	b.n	8011c36 <__ieee754_rem_pio2+0x266>
 8011da8:	46d0      	mov	r8, sl
 8011daa:	e7dd      	b.n	8011d68 <__ieee754_rem_pio2+0x398>
 8011dac:	41700000 	.word	0x41700000
 8011db0:	0801807c 	.word	0x0801807c

08011db4 <__ieee754_sqrt>:
 8011db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011db8:	4955      	ldr	r1, [pc, #340]	; (8011f10 <__ieee754_sqrt+0x15c>)
 8011dba:	ec55 4b10 	vmov	r4, r5, d0
 8011dbe:	43a9      	bics	r1, r5
 8011dc0:	462b      	mov	r3, r5
 8011dc2:	462a      	mov	r2, r5
 8011dc4:	d112      	bne.n	8011dec <__ieee754_sqrt+0x38>
 8011dc6:	ee10 2a10 	vmov	r2, s0
 8011dca:	ee10 0a10 	vmov	r0, s0
 8011dce:	4629      	mov	r1, r5
 8011dd0:	f7ee fc2a 	bl	8000628 <__aeabi_dmul>
 8011dd4:	4602      	mov	r2, r0
 8011dd6:	460b      	mov	r3, r1
 8011dd8:	4620      	mov	r0, r4
 8011dda:	4629      	mov	r1, r5
 8011ddc:	f7ee fa6e 	bl	80002bc <__adddf3>
 8011de0:	4604      	mov	r4, r0
 8011de2:	460d      	mov	r5, r1
 8011de4:	ec45 4b10 	vmov	d0, r4, r5
 8011de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011dec:	2d00      	cmp	r5, #0
 8011dee:	ee10 0a10 	vmov	r0, s0
 8011df2:	4621      	mov	r1, r4
 8011df4:	dc0f      	bgt.n	8011e16 <__ieee754_sqrt+0x62>
 8011df6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011dfa:	4330      	orrs	r0, r6
 8011dfc:	d0f2      	beq.n	8011de4 <__ieee754_sqrt+0x30>
 8011dfe:	b155      	cbz	r5, 8011e16 <__ieee754_sqrt+0x62>
 8011e00:	ee10 2a10 	vmov	r2, s0
 8011e04:	4620      	mov	r0, r4
 8011e06:	4629      	mov	r1, r5
 8011e08:	f7ee fa56 	bl	80002b8 <__aeabi_dsub>
 8011e0c:	4602      	mov	r2, r0
 8011e0e:	460b      	mov	r3, r1
 8011e10:	f7ee fd34 	bl	800087c <__aeabi_ddiv>
 8011e14:	e7e4      	b.n	8011de0 <__ieee754_sqrt+0x2c>
 8011e16:	151b      	asrs	r3, r3, #20
 8011e18:	d073      	beq.n	8011f02 <__ieee754_sqrt+0x14e>
 8011e1a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011e1e:	07dd      	lsls	r5, r3, #31
 8011e20:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8011e24:	bf48      	it	mi
 8011e26:	0fc8      	lsrmi	r0, r1, #31
 8011e28:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8011e2c:	bf44      	itt	mi
 8011e2e:	0049      	lslmi	r1, r1, #1
 8011e30:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8011e34:	2500      	movs	r5, #0
 8011e36:	1058      	asrs	r0, r3, #1
 8011e38:	0fcb      	lsrs	r3, r1, #31
 8011e3a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8011e3e:	0049      	lsls	r1, r1, #1
 8011e40:	2316      	movs	r3, #22
 8011e42:	462c      	mov	r4, r5
 8011e44:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8011e48:	19a7      	adds	r7, r4, r6
 8011e4a:	4297      	cmp	r7, r2
 8011e4c:	bfde      	ittt	le
 8011e4e:	19bc      	addle	r4, r7, r6
 8011e50:	1bd2      	suble	r2, r2, r7
 8011e52:	19ad      	addle	r5, r5, r6
 8011e54:	0fcf      	lsrs	r7, r1, #31
 8011e56:	3b01      	subs	r3, #1
 8011e58:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8011e5c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011e60:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011e64:	d1f0      	bne.n	8011e48 <__ieee754_sqrt+0x94>
 8011e66:	f04f 0c20 	mov.w	ip, #32
 8011e6a:	469e      	mov	lr, r3
 8011e6c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8011e70:	42a2      	cmp	r2, r4
 8011e72:	eb06 070e 	add.w	r7, r6, lr
 8011e76:	dc02      	bgt.n	8011e7e <__ieee754_sqrt+0xca>
 8011e78:	d112      	bne.n	8011ea0 <__ieee754_sqrt+0xec>
 8011e7a:	428f      	cmp	r7, r1
 8011e7c:	d810      	bhi.n	8011ea0 <__ieee754_sqrt+0xec>
 8011e7e:	2f00      	cmp	r7, #0
 8011e80:	eb07 0e06 	add.w	lr, r7, r6
 8011e84:	da42      	bge.n	8011f0c <__ieee754_sqrt+0x158>
 8011e86:	f1be 0f00 	cmp.w	lr, #0
 8011e8a:	db3f      	blt.n	8011f0c <__ieee754_sqrt+0x158>
 8011e8c:	f104 0801 	add.w	r8, r4, #1
 8011e90:	1b12      	subs	r2, r2, r4
 8011e92:	428f      	cmp	r7, r1
 8011e94:	bf88      	it	hi
 8011e96:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8011e9a:	1bc9      	subs	r1, r1, r7
 8011e9c:	4433      	add	r3, r6
 8011e9e:	4644      	mov	r4, r8
 8011ea0:	0052      	lsls	r2, r2, #1
 8011ea2:	f1bc 0c01 	subs.w	ip, ip, #1
 8011ea6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8011eaa:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011eae:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011eb2:	d1dd      	bne.n	8011e70 <__ieee754_sqrt+0xbc>
 8011eb4:	430a      	orrs	r2, r1
 8011eb6:	d006      	beq.n	8011ec6 <__ieee754_sqrt+0x112>
 8011eb8:	1c5c      	adds	r4, r3, #1
 8011eba:	bf13      	iteet	ne
 8011ebc:	3301      	addne	r3, #1
 8011ebe:	3501      	addeq	r5, #1
 8011ec0:	4663      	moveq	r3, ip
 8011ec2:	f023 0301 	bicne.w	r3, r3, #1
 8011ec6:	106a      	asrs	r2, r5, #1
 8011ec8:	085b      	lsrs	r3, r3, #1
 8011eca:	07e9      	lsls	r1, r5, #31
 8011ecc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8011ed0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8011ed4:	bf48      	it	mi
 8011ed6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8011eda:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8011ede:	461c      	mov	r4, r3
 8011ee0:	e780      	b.n	8011de4 <__ieee754_sqrt+0x30>
 8011ee2:	0aca      	lsrs	r2, r1, #11
 8011ee4:	3815      	subs	r0, #21
 8011ee6:	0549      	lsls	r1, r1, #21
 8011ee8:	2a00      	cmp	r2, #0
 8011eea:	d0fa      	beq.n	8011ee2 <__ieee754_sqrt+0x12e>
 8011eec:	02d6      	lsls	r6, r2, #11
 8011eee:	d50a      	bpl.n	8011f06 <__ieee754_sqrt+0x152>
 8011ef0:	f1c3 0420 	rsb	r4, r3, #32
 8011ef4:	fa21 f404 	lsr.w	r4, r1, r4
 8011ef8:	1e5d      	subs	r5, r3, #1
 8011efa:	4099      	lsls	r1, r3
 8011efc:	4322      	orrs	r2, r4
 8011efe:	1b43      	subs	r3, r0, r5
 8011f00:	e78b      	b.n	8011e1a <__ieee754_sqrt+0x66>
 8011f02:	4618      	mov	r0, r3
 8011f04:	e7f0      	b.n	8011ee8 <__ieee754_sqrt+0x134>
 8011f06:	0052      	lsls	r2, r2, #1
 8011f08:	3301      	adds	r3, #1
 8011f0a:	e7ef      	b.n	8011eec <__ieee754_sqrt+0x138>
 8011f0c:	46a0      	mov	r8, r4
 8011f0e:	e7bf      	b.n	8011e90 <__ieee754_sqrt+0xdc>
 8011f10:	7ff00000 	.word	0x7ff00000
 8011f14:	00000000 	.word	0x00000000

08011f18 <__kernel_cos>:
 8011f18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f1c:	ec59 8b10 	vmov	r8, r9, d0
 8011f20:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8011f24:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8011f28:	ed2d 8b02 	vpush	{d8}
 8011f2c:	eeb0 8a41 	vmov.f32	s16, s2
 8011f30:	eef0 8a61 	vmov.f32	s17, s3
 8011f34:	da07      	bge.n	8011f46 <__kernel_cos+0x2e>
 8011f36:	ee10 0a10 	vmov	r0, s0
 8011f3a:	4649      	mov	r1, r9
 8011f3c:	f7ee fe24 	bl	8000b88 <__aeabi_d2iz>
 8011f40:	2800      	cmp	r0, #0
 8011f42:	f000 8089 	beq.w	8012058 <__kernel_cos+0x140>
 8011f46:	4642      	mov	r2, r8
 8011f48:	464b      	mov	r3, r9
 8011f4a:	4640      	mov	r0, r8
 8011f4c:	4649      	mov	r1, r9
 8011f4e:	f7ee fb6b 	bl	8000628 <__aeabi_dmul>
 8011f52:	2200      	movs	r2, #0
 8011f54:	4b4e      	ldr	r3, [pc, #312]	; (8012090 <__kernel_cos+0x178>)
 8011f56:	4604      	mov	r4, r0
 8011f58:	460d      	mov	r5, r1
 8011f5a:	f7ee fb65 	bl	8000628 <__aeabi_dmul>
 8011f5e:	a340      	add	r3, pc, #256	; (adr r3, 8012060 <__kernel_cos+0x148>)
 8011f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f64:	4682      	mov	sl, r0
 8011f66:	468b      	mov	fp, r1
 8011f68:	4620      	mov	r0, r4
 8011f6a:	4629      	mov	r1, r5
 8011f6c:	f7ee fb5c 	bl	8000628 <__aeabi_dmul>
 8011f70:	a33d      	add	r3, pc, #244	; (adr r3, 8012068 <__kernel_cos+0x150>)
 8011f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f76:	f7ee f9a1 	bl	80002bc <__adddf3>
 8011f7a:	4622      	mov	r2, r4
 8011f7c:	462b      	mov	r3, r5
 8011f7e:	f7ee fb53 	bl	8000628 <__aeabi_dmul>
 8011f82:	a33b      	add	r3, pc, #236	; (adr r3, 8012070 <__kernel_cos+0x158>)
 8011f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f88:	f7ee f996 	bl	80002b8 <__aeabi_dsub>
 8011f8c:	4622      	mov	r2, r4
 8011f8e:	462b      	mov	r3, r5
 8011f90:	f7ee fb4a 	bl	8000628 <__aeabi_dmul>
 8011f94:	a338      	add	r3, pc, #224	; (adr r3, 8012078 <__kernel_cos+0x160>)
 8011f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f9a:	f7ee f98f 	bl	80002bc <__adddf3>
 8011f9e:	4622      	mov	r2, r4
 8011fa0:	462b      	mov	r3, r5
 8011fa2:	f7ee fb41 	bl	8000628 <__aeabi_dmul>
 8011fa6:	a336      	add	r3, pc, #216	; (adr r3, 8012080 <__kernel_cos+0x168>)
 8011fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fac:	f7ee f984 	bl	80002b8 <__aeabi_dsub>
 8011fb0:	4622      	mov	r2, r4
 8011fb2:	462b      	mov	r3, r5
 8011fb4:	f7ee fb38 	bl	8000628 <__aeabi_dmul>
 8011fb8:	a333      	add	r3, pc, #204	; (adr r3, 8012088 <__kernel_cos+0x170>)
 8011fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fbe:	f7ee f97d 	bl	80002bc <__adddf3>
 8011fc2:	4622      	mov	r2, r4
 8011fc4:	462b      	mov	r3, r5
 8011fc6:	f7ee fb2f 	bl	8000628 <__aeabi_dmul>
 8011fca:	4622      	mov	r2, r4
 8011fcc:	462b      	mov	r3, r5
 8011fce:	f7ee fb2b 	bl	8000628 <__aeabi_dmul>
 8011fd2:	ec53 2b18 	vmov	r2, r3, d8
 8011fd6:	4604      	mov	r4, r0
 8011fd8:	460d      	mov	r5, r1
 8011fda:	4640      	mov	r0, r8
 8011fdc:	4649      	mov	r1, r9
 8011fde:	f7ee fb23 	bl	8000628 <__aeabi_dmul>
 8011fe2:	460b      	mov	r3, r1
 8011fe4:	4602      	mov	r2, r0
 8011fe6:	4629      	mov	r1, r5
 8011fe8:	4620      	mov	r0, r4
 8011fea:	f7ee f965 	bl	80002b8 <__aeabi_dsub>
 8011fee:	4b29      	ldr	r3, [pc, #164]	; (8012094 <__kernel_cos+0x17c>)
 8011ff0:	429e      	cmp	r6, r3
 8011ff2:	4680      	mov	r8, r0
 8011ff4:	4689      	mov	r9, r1
 8011ff6:	dc11      	bgt.n	801201c <__kernel_cos+0x104>
 8011ff8:	4602      	mov	r2, r0
 8011ffa:	460b      	mov	r3, r1
 8011ffc:	4650      	mov	r0, sl
 8011ffe:	4659      	mov	r1, fp
 8012000:	f7ee f95a 	bl	80002b8 <__aeabi_dsub>
 8012004:	460b      	mov	r3, r1
 8012006:	4924      	ldr	r1, [pc, #144]	; (8012098 <__kernel_cos+0x180>)
 8012008:	4602      	mov	r2, r0
 801200a:	2000      	movs	r0, #0
 801200c:	f7ee f954 	bl	80002b8 <__aeabi_dsub>
 8012010:	ecbd 8b02 	vpop	{d8}
 8012014:	ec41 0b10 	vmov	d0, r0, r1
 8012018:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801201c:	4b1f      	ldr	r3, [pc, #124]	; (801209c <__kernel_cos+0x184>)
 801201e:	491e      	ldr	r1, [pc, #120]	; (8012098 <__kernel_cos+0x180>)
 8012020:	429e      	cmp	r6, r3
 8012022:	bfcc      	ite	gt
 8012024:	4d1e      	ldrgt	r5, [pc, #120]	; (80120a0 <__kernel_cos+0x188>)
 8012026:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 801202a:	2400      	movs	r4, #0
 801202c:	4622      	mov	r2, r4
 801202e:	462b      	mov	r3, r5
 8012030:	2000      	movs	r0, #0
 8012032:	f7ee f941 	bl	80002b8 <__aeabi_dsub>
 8012036:	4622      	mov	r2, r4
 8012038:	4606      	mov	r6, r0
 801203a:	460f      	mov	r7, r1
 801203c:	462b      	mov	r3, r5
 801203e:	4650      	mov	r0, sl
 8012040:	4659      	mov	r1, fp
 8012042:	f7ee f939 	bl	80002b8 <__aeabi_dsub>
 8012046:	4642      	mov	r2, r8
 8012048:	464b      	mov	r3, r9
 801204a:	f7ee f935 	bl	80002b8 <__aeabi_dsub>
 801204e:	4602      	mov	r2, r0
 8012050:	460b      	mov	r3, r1
 8012052:	4630      	mov	r0, r6
 8012054:	4639      	mov	r1, r7
 8012056:	e7d9      	b.n	801200c <__kernel_cos+0xf4>
 8012058:	2000      	movs	r0, #0
 801205a:	490f      	ldr	r1, [pc, #60]	; (8012098 <__kernel_cos+0x180>)
 801205c:	e7d8      	b.n	8012010 <__kernel_cos+0xf8>
 801205e:	bf00      	nop
 8012060:	be8838d4 	.word	0xbe8838d4
 8012064:	bda8fae9 	.word	0xbda8fae9
 8012068:	bdb4b1c4 	.word	0xbdb4b1c4
 801206c:	3e21ee9e 	.word	0x3e21ee9e
 8012070:	809c52ad 	.word	0x809c52ad
 8012074:	3e927e4f 	.word	0x3e927e4f
 8012078:	19cb1590 	.word	0x19cb1590
 801207c:	3efa01a0 	.word	0x3efa01a0
 8012080:	16c15177 	.word	0x16c15177
 8012084:	3f56c16c 	.word	0x3f56c16c
 8012088:	5555554c 	.word	0x5555554c
 801208c:	3fa55555 	.word	0x3fa55555
 8012090:	3fe00000 	.word	0x3fe00000
 8012094:	3fd33332 	.word	0x3fd33332
 8012098:	3ff00000 	.word	0x3ff00000
 801209c:	3fe90000 	.word	0x3fe90000
 80120a0:	3fd20000 	.word	0x3fd20000
 80120a4:	00000000 	.word	0x00000000

080120a8 <__kernel_rem_pio2>:
 80120a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120ac:	ed2d 8b02 	vpush	{d8}
 80120b0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80120b4:	1ed4      	subs	r4, r2, #3
 80120b6:	9308      	str	r3, [sp, #32]
 80120b8:	9101      	str	r1, [sp, #4]
 80120ba:	4bc5      	ldr	r3, [pc, #788]	; (80123d0 <__kernel_rem_pio2+0x328>)
 80120bc:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80120be:	9009      	str	r0, [sp, #36]	; 0x24
 80120c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80120c4:	9304      	str	r3, [sp, #16]
 80120c6:	9b08      	ldr	r3, [sp, #32]
 80120c8:	3b01      	subs	r3, #1
 80120ca:	9307      	str	r3, [sp, #28]
 80120cc:	2318      	movs	r3, #24
 80120ce:	fb94 f4f3 	sdiv	r4, r4, r3
 80120d2:	f06f 0317 	mvn.w	r3, #23
 80120d6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 80120da:	fb04 3303 	mla	r3, r4, r3, r3
 80120de:	eb03 0a02 	add.w	sl, r3, r2
 80120e2:	9b04      	ldr	r3, [sp, #16]
 80120e4:	9a07      	ldr	r2, [sp, #28]
 80120e6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80123c0 <__kernel_rem_pio2+0x318>
 80120ea:	eb03 0802 	add.w	r8, r3, r2
 80120ee:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80120f0:	1aa7      	subs	r7, r4, r2
 80120f2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80120f6:	ae22      	add	r6, sp, #136	; 0x88
 80120f8:	2500      	movs	r5, #0
 80120fa:	4545      	cmp	r5, r8
 80120fc:	dd13      	ble.n	8012126 <__kernel_rem_pio2+0x7e>
 80120fe:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80123c0 <__kernel_rem_pio2+0x318>
 8012102:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8012106:	2600      	movs	r6, #0
 8012108:	9b04      	ldr	r3, [sp, #16]
 801210a:	429e      	cmp	r6, r3
 801210c:	dc32      	bgt.n	8012174 <__kernel_rem_pio2+0xcc>
 801210e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012110:	9302      	str	r3, [sp, #8]
 8012112:	9b08      	ldr	r3, [sp, #32]
 8012114:	199d      	adds	r5, r3, r6
 8012116:	ab22      	add	r3, sp, #136	; 0x88
 8012118:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801211c:	9306      	str	r3, [sp, #24]
 801211e:	ec59 8b18 	vmov	r8, r9, d8
 8012122:	2700      	movs	r7, #0
 8012124:	e01f      	b.n	8012166 <__kernel_rem_pio2+0xbe>
 8012126:	42ef      	cmn	r7, r5
 8012128:	d407      	bmi.n	801213a <__kernel_rem_pio2+0x92>
 801212a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801212e:	f7ee fa11 	bl	8000554 <__aeabi_i2d>
 8012132:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012136:	3501      	adds	r5, #1
 8012138:	e7df      	b.n	80120fa <__kernel_rem_pio2+0x52>
 801213a:	ec51 0b18 	vmov	r0, r1, d8
 801213e:	e7f8      	b.n	8012132 <__kernel_rem_pio2+0x8a>
 8012140:	9906      	ldr	r1, [sp, #24]
 8012142:	9d02      	ldr	r5, [sp, #8]
 8012144:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012148:	9106      	str	r1, [sp, #24]
 801214a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 801214e:	9502      	str	r5, [sp, #8]
 8012150:	f7ee fa6a 	bl	8000628 <__aeabi_dmul>
 8012154:	4602      	mov	r2, r0
 8012156:	460b      	mov	r3, r1
 8012158:	4640      	mov	r0, r8
 801215a:	4649      	mov	r1, r9
 801215c:	f7ee f8ae 	bl	80002bc <__adddf3>
 8012160:	3701      	adds	r7, #1
 8012162:	4680      	mov	r8, r0
 8012164:	4689      	mov	r9, r1
 8012166:	9b07      	ldr	r3, [sp, #28]
 8012168:	429f      	cmp	r7, r3
 801216a:	dde9      	ble.n	8012140 <__kernel_rem_pio2+0x98>
 801216c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8012170:	3601      	adds	r6, #1
 8012172:	e7c9      	b.n	8012108 <__kernel_rem_pio2+0x60>
 8012174:	9b04      	ldr	r3, [sp, #16]
 8012176:	aa0e      	add	r2, sp, #56	; 0x38
 8012178:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801217c:	930c      	str	r3, [sp, #48]	; 0x30
 801217e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012180:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012184:	9c04      	ldr	r4, [sp, #16]
 8012186:	930b      	str	r3, [sp, #44]	; 0x2c
 8012188:	ab9a      	add	r3, sp, #616	; 0x268
 801218a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 801218e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012192:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012196:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 801219a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 801219e:	ab9a      	add	r3, sp, #616	; 0x268
 80121a0:	445b      	add	r3, fp
 80121a2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80121a6:	2500      	movs	r5, #0
 80121a8:	1b63      	subs	r3, r4, r5
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	dc78      	bgt.n	80122a0 <__kernel_rem_pio2+0x1f8>
 80121ae:	4650      	mov	r0, sl
 80121b0:	ec49 8b10 	vmov	d0, r8, r9
 80121b4:	f000 fc04 	bl	80129c0 <scalbn>
 80121b8:	ec57 6b10 	vmov	r6, r7, d0
 80121bc:	2200      	movs	r2, #0
 80121be:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80121c2:	ee10 0a10 	vmov	r0, s0
 80121c6:	4639      	mov	r1, r7
 80121c8:	f7ee fa2e 	bl	8000628 <__aeabi_dmul>
 80121cc:	ec41 0b10 	vmov	d0, r0, r1
 80121d0:	f000 fb6e 	bl	80128b0 <floor>
 80121d4:	2200      	movs	r2, #0
 80121d6:	ec51 0b10 	vmov	r0, r1, d0
 80121da:	4b7e      	ldr	r3, [pc, #504]	; (80123d4 <__kernel_rem_pio2+0x32c>)
 80121dc:	f7ee fa24 	bl	8000628 <__aeabi_dmul>
 80121e0:	4602      	mov	r2, r0
 80121e2:	460b      	mov	r3, r1
 80121e4:	4630      	mov	r0, r6
 80121e6:	4639      	mov	r1, r7
 80121e8:	f7ee f866 	bl	80002b8 <__aeabi_dsub>
 80121ec:	460f      	mov	r7, r1
 80121ee:	4606      	mov	r6, r0
 80121f0:	f7ee fcca 	bl	8000b88 <__aeabi_d2iz>
 80121f4:	9006      	str	r0, [sp, #24]
 80121f6:	f7ee f9ad 	bl	8000554 <__aeabi_i2d>
 80121fa:	4602      	mov	r2, r0
 80121fc:	460b      	mov	r3, r1
 80121fe:	4630      	mov	r0, r6
 8012200:	4639      	mov	r1, r7
 8012202:	f7ee f859 	bl	80002b8 <__aeabi_dsub>
 8012206:	f1ba 0f00 	cmp.w	sl, #0
 801220a:	4606      	mov	r6, r0
 801220c:	460f      	mov	r7, r1
 801220e:	dd6c      	ble.n	80122ea <__kernel_rem_pio2+0x242>
 8012210:	1e62      	subs	r2, r4, #1
 8012212:	ab0e      	add	r3, sp, #56	; 0x38
 8012214:	f1ca 0118 	rsb	r1, sl, #24
 8012218:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801221c:	9d06      	ldr	r5, [sp, #24]
 801221e:	fa40 f301 	asr.w	r3, r0, r1
 8012222:	441d      	add	r5, r3
 8012224:	408b      	lsls	r3, r1
 8012226:	1ac0      	subs	r0, r0, r3
 8012228:	ab0e      	add	r3, sp, #56	; 0x38
 801222a:	9506      	str	r5, [sp, #24]
 801222c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012230:	f1ca 0317 	rsb	r3, sl, #23
 8012234:	fa40 f303 	asr.w	r3, r0, r3
 8012238:	9302      	str	r3, [sp, #8]
 801223a:	9b02      	ldr	r3, [sp, #8]
 801223c:	2b00      	cmp	r3, #0
 801223e:	dd62      	ble.n	8012306 <__kernel_rem_pio2+0x25e>
 8012240:	9b06      	ldr	r3, [sp, #24]
 8012242:	2200      	movs	r2, #0
 8012244:	3301      	adds	r3, #1
 8012246:	9306      	str	r3, [sp, #24]
 8012248:	4615      	mov	r5, r2
 801224a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801224e:	4294      	cmp	r4, r2
 8012250:	f300 8095 	bgt.w	801237e <__kernel_rem_pio2+0x2d6>
 8012254:	f1ba 0f00 	cmp.w	sl, #0
 8012258:	dd07      	ble.n	801226a <__kernel_rem_pio2+0x1c2>
 801225a:	f1ba 0f01 	cmp.w	sl, #1
 801225e:	f000 80a2 	beq.w	80123a6 <__kernel_rem_pio2+0x2fe>
 8012262:	f1ba 0f02 	cmp.w	sl, #2
 8012266:	f000 80c1 	beq.w	80123ec <__kernel_rem_pio2+0x344>
 801226a:	9b02      	ldr	r3, [sp, #8]
 801226c:	2b02      	cmp	r3, #2
 801226e:	d14a      	bne.n	8012306 <__kernel_rem_pio2+0x25e>
 8012270:	4632      	mov	r2, r6
 8012272:	463b      	mov	r3, r7
 8012274:	2000      	movs	r0, #0
 8012276:	4958      	ldr	r1, [pc, #352]	; (80123d8 <__kernel_rem_pio2+0x330>)
 8012278:	f7ee f81e 	bl	80002b8 <__aeabi_dsub>
 801227c:	4606      	mov	r6, r0
 801227e:	460f      	mov	r7, r1
 8012280:	2d00      	cmp	r5, #0
 8012282:	d040      	beq.n	8012306 <__kernel_rem_pio2+0x25e>
 8012284:	4650      	mov	r0, sl
 8012286:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80123c8 <__kernel_rem_pio2+0x320>
 801228a:	f000 fb99 	bl	80129c0 <scalbn>
 801228e:	4630      	mov	r0, r6
 8012290:	4639      	mov	r1, r7
 8012292:	ec53 2b10 	vmov	r2, r3, d0
 8012296:	f7ee f80f 	bl	80002b8 <__aeabi_dsub>
 801229a:	4606      	mov	r6, r0
 801229c:	460f      	mov	r7, r1
 801229e:	e032      	b.n	8012306 <__kernel_rem_pio2+0x25e>
 80122a0:	2200      	movs	r2, #0
 80122a2:	4b4e      	ldr	r3, [pc, #312]	; (80123dc <__kernel_rem_pio2+0x334>)
 80122a4:	4640      	mov	r0, r8
 80122a6:	4649      	mov	r1, r9
 80122a8:	f7ee f9be 	bl	8000628 <__aeabi_dmul>
 80122ac:	f7ee fc6c 	bl	8000b88 <__aeabi_d2iz>
 80122b0:	f7ee f950 	bl	8000554 <__aeabi_i2d>
 80122b4:	2200      	movs	r2, #0
 80122b6:	4b4a      	ldr	r3, [pc, #296]	; (80123e0 <__kernel_rem_pio2+0x338>)
 80122b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80122bc:	f7ee f9b4 	bl	8000628 <__aeabi_dmul>
 80122c0:	4602      	mov	r2, r0
 80122c2:	460b      	mov	r3, r1
 80122c4:	4640      	mov	r0, r8
 80122c6:	4649      	mov	r1, r9
 80122c8:	f7ed fff6 	bl	80002b8 <__aeabi_dsub>
 80122cc:	f7ee fc5c 	bl	8000b88 <__aeabi_d2iz>
 80122d0:	ab0e      	add	r3, sp, #56	; 0x38
 80122d2:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80122d6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80122da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80122de:	f7ed ffed 	bl	80002bc <__adddf3>
 80122e2:	3501      	adds	r5, #1
 80122e4:	4680      	mov	r8, r0
 80122e6:	4689      	mov	r9, r1
 80122e8:	e75e      	b.n	80121a8 <__kernel_rem_pio2+0x100>
 80122ea:	d105      	bne.n	80122f8 <__kernel_rem_pio2+0x250>
 80122ec:	1e63      	subs	r3, r4, #1
 80122ee:	aa0e      	add	r2, sp, #56	; 0x38
 80122f0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80122f4:	15c3      	asrs	r3, r0, #23
 80122f6:	e79f      	b.n	8012238 <__kernel_rem_pio2+0x190>
 80122f8:	2200      	movs	r2, #0
 80122fa:	4b3a      	ldr	r3, [pc, #232]	; (80123e4 <__kernel_rem_pio2+0x33c>)
 80122fc:	f7ee fc1a 	bl	8000b34 <__aeabi_dcmpge>
 8012300:	2800      	cmp	r0, #0
 8012302:	d139      	bne.n	8012378 <__kernel_rem_pio2+0x2d0>
 8012304:	9002      	str	r0, [sp, #8]
 8012306:	2200      	movs	r2, #0
 8012308:	2300      	movs	r3, #0
 801230a:	4630      	mov	r0, r6
 801230c:	4639      	mov	r1, r7
 801230e:	f7ee fbf3 	bl	8000af8 <__aeabi_dcmpeq>
 8012312:	2800      	cmp	r0, #0
 8012314:	f000 80c7 	beq.w	80124a6 <__kernel_rem_pio2+0x3fe>
 8012318:	1e65      	subs	r5, r4, #1
 801231a:	462b      	mov	r3, r5
 801231c:	2200      	movs	r2, #0
 801231e:	9904      	ldr	r1, [sp, #16]
 8012320:	428b      	cmp	r3, r1
 8012322:	da6a      	bge.n	80123fa <__kernel_rem_pio2+0x352>
 8012324:	2a00      	cmp	r2, #0
 8012326:	f000 8088 	beq.w	801243a <__kernel_rem_pio2+0x392>
 801232a:	ab0e      	add	r3, sp, #56	; 0x38
 801232c:	f1aa 0a18 	sub.w	sl, sl, #24
 8012330:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012334:	2b00      	cmp	r3, #0
 8012336:	f000 80b4 	beq.w	80124a2 <__kernel_rem_pio2+0x3fa>
 801233a:	4650      	mov	r0, sl
 801233c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80123c8 <__kernel_rem_pio2+0x320>
 8012340:	f000 fb3e 	bl	80129c0 <scalbn>
 8012344:	00ec      	lsls	r4, r5, #3
 8012346:	ab72      	add	r3, sp, #456	; 0x1c8
 8012348:	191e      	adds	r6, r3, r4
 801234a:	ec59 8b10 	vmov	r8, r9, d0
 801234e:	f106 0a08 	add.w	sl, r6, #8
 8012352:	462f      	mov	r7, r5
 8012354:	2f00      	cmp	r7, #0
 8012356:	f280 80df 	bge.w	8012518 <__kernel_rem_pio2+0x470>
 801235a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80123c0 <__kernel_rem_pio2+0x318>
 801235e:	f04f 0a00 	mov.w	sl, #0
 8012362:	eba5 030a 	sub.w	r3, r5, sl
 8012366:	2b00      	cmp	r3, #0
 8012368:	f2c0 810a 	blt.w	8012580 <__kernel_rem_pio2+0x4d8>
 801236c:	f8df b078 	ldr.w	fp, [pc, #120]	; 80123e8 <__kernel_rem_pio2+0x340>
 8012370:	ec59 8b18 	vmov	r8, r9, d8
 8012374:	2700      	movs	r7, #0
 8012376:	e0f5      	b.n	8012564 <__kernel_rem_pio2+0x4bc>
 8012378:	2302      	movs	r3, #2
 801237a:	9302      	str	r3, [sp, #8]
 801237c:	e760      	b.n	8012240 <__kernel_rem_pio2+0x198>
 801237e:	ab0e      	add	r3, sp, #56	; 0x38
 8012380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012384:	b94d      	cbnz	r5, 801239a <__kernel_rem_pio2+0x2f2>
 8012386:	b12b      	cbz	r3, 8012394 <__kernel_rem_pio2+0x2ec>
 8012388:	a80e      	add	r0, sp, #56	; 0x38
 801238a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801238e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012392:	2301      	movs	r3, #1
 8012394:	3201      	adds	r2, #1
 8012396:	461d      	mov	r5, r3
 8012398:	e759      	b.n	801224e <__kernel_rem_pio2+0x1a6>
 801239a:	a80e      	add	r0, sp, #56	; 0x38
 801239c:	1acb      	subs	r3, r1, r3
 801239e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80123a2:	462b      	mov	r3, r5
 80123a4:	e7f6      	b.n	8012394 <__kernel_rem_pio2+0x2ec>
 80123a6:	1e62      	subs	r2, r4, #1
 80123a8:	ab0e      	add	r3, sp, #56	; 0x38
 80123aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123ae:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80123b2:	a90e      	add	r1, sp, #56	; 0x38
 80123b4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80123b8:	e757      	b.n	801226a <__kernel_rem_pio2+0x1c2>
 80123ba:	bf00      	nop
 80123bc:	f3af 8000 	nop.w
	...
 80123cc:	3ff00000 	.word	0x3ff00000
 80123d0:	080181c8 	.word	0x080181c8
 80123d4:	40200000 	.word	0x40200000
 80123d8:	3ff00000 	.word	0x3ff00000
 80123dc:	3e700000 	.word	0x3e700000
 80123e0:	41700000 	.word	0x41700000
 80123e4:	3fe00000 	.word	0x3fe00000
 80123e8:	08018188 	.word	0x08018188
 80123ec:	1e62      	subs	r2, r4, #1
 80123ee:	ab0e      	add	r3, sp, #56	; 0x38
 80123f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123f4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80123f8:	e7db      	b.n	80123b2 <__kernel_rem_pio2+0x30a>
 80123fa:	a90e      	add	r1, sp, #56	; 0x38
 80123fc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012400:	3b01      	subs	r3, #1
 8012402:	430a      	orrs	r2, r1
 8012404:	e78b      	b.n	801231e <__kernel_rem_pio2+0x276>
 8012406:	3301      	adds	r3, #1
 8012408:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801240c:	2900      	cmp	r1, #0
 801240e:	d0fa      	beq.n	8012406 <__kernel_rem_pio2+0x35e>
 8012410:	9a08      	ldr	r2, [sp, #32]
 8012412:	4422      	add	r2, r4
 8012414:	00d2      	lsls	r2, r2, #3
 8012416:	a922      	add	r1, sp, #136	; 0x88
 8012418:	18e3      	adds	r3, r4, r3
 801241a:	9206      	str	r2, [sp, #24]
 801241c:	440a      	add	r2, r1
 801241e:	9302      	str	r3, [sp, #8]
 8012420:	f10b 0108 	add.w	r1, fp, #8
 8012424:	f102 0308 	add.w	r3, r2, #8
 8012428:	1c66      	adds	r6, r4, #1
 801242a:	910a      	str	r1, [sp, #40]	; 0x28
 801242c:	2500      	movs	r5, #0
 801242e:	930d      	str	r3, [sp, #52]	; 0x34
 8012430:	9b02      	ldr	r3, [sp, #8]
 8012432:	42b3      	cmp	r3, r6
 8012434:	da04      	bge.n	8012440 <__kernel_rem_pio2+0x398>
 8012436:	461c      	mov	r4, r3
 8012438:	e6a6      	b.n	8012188 <__kernel_rem_pio2+0xe0>
 801243a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801243c:	2301      	movs	r3, #1
 801243e:	e7e3      	b.n	8012408 <__kernel_rem_pio2+0x360>
 8012440:	9b06      	ldr	r3, [sp, #24]
 8012442:	18ef      	adds	r7, r5, r3
 8012444:	ab22      	add	r3, sp, #136	; 0x88
 8012446:	441f      	add	r7, r3
 8012448:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801244a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801244e:	f7ee f881 	bl	8000554 <__aeabi_i2d>
 8012452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012454:	461c      	mov	r4, r3
 8012456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012458:	e9c7 0100 	strd	r0, r1, [r7]
 801245c:	eb03 0b05 	add.w	fp, r3, r5
 8012460:	2700      	movs	r7, #0
 8012462:	f04f 0800 	mov.w	r8, #0
 8012466:	f04f 0900 	mov.w	r9, #0
 801246a:	9b07      	ldr	r3, [sp, #28]
 801246c:	429f      	cmp	r7, r3
 801246e:	dd08      	ble.n	8012482 <__kernel_rem_pio2+0x3da>
 8012470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012472:	aa72      	add	r2, sp, #456	; 0x1c8
 8012474:	18eb      	adds	r3, r5, r3
 8012476:	4413      	add	r3, r2
 8012478:	e9c3 8902 	strd	r8, r9, [r3, #8]
 801247c:	3601      	adds	r6, #1
 801247e:	3508      	adds	r5, #8
 8012480:	e7d6      	b.n	8012430 <__kernel_rem_pio2+0x388>
 8012482:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012486:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801248a:	f7ee f8cd 	bl	8000628 <__aeabi_dmul>
 801248e:	4602      	mov	r2, r0
 8012490:	460b      	mov	r3, r1
 8012492:	4640      	mov	r0, r8
 8012494:	4649      	mov	r1, r9
 8012496:	f7ed ff11 	bl	80002bc <__adddf3>
 801249a:	3701      	adds	r7, #1
 801249c:	4680      	mov	r8, r0
 801249e:	4689      	mov	r9, r1
 80124a0:	e7e3      	b.n	801246a <__kernel_rem_pio2+0x3c2>
 80124a2:	3d01      	subs	r5, #1
 80124a4:	e741      	b.n	801232a <__kernel_rem_pio2+0x282>
 80124a6:	f1ca 0000 	rsb	r0, sl, #0
 80124aa:	ec47 6b10 	vmov	d0, r6, r7
 80124ae:	f000 fa87 	bl	80129c0 <scalbn>
 80124b2:	ec57 6b10 	vmov	r6, r7, d0
 80124b6:	2200      	movs	r2, #0
 80124b8:	4b99      	ldr	r3, [pc, #612]	; (8012720 <__kernel_rem_pio2+0x678>)
 80124ba:	ee10 0a10 	vmov	r0, s0
 80124be:	4639      	mov	r1, r7
 80124c0:	f7ee fb38 	bl	8000b34 <__aeabi_dcmpge>
 80124c4:	b1f8      	cbz	r0, 8012506 <__kernel_rem_pio2+0x45e>
 80124c6:	2200      	movs	r2, #0
 80124c8:	4b96      	ldr	r3, [pc, #600]	; (8012724 <__kernel_rem_pio2+0x67c>)
 80124ca:	4630      	mov	r0, r6
 80124cc:	4639      	mov	r1, r7
 80124ce:	f7ee f8ab 	bl	8000628 <__aeabi_dmul>
 80124d2:	f7ee fb59 	bl	8000b88 <__aeabi_d2iz>
 80124d6:	4680      	mov	r8, r0
 80124d8:	f7ee f83c 	bl	8000554 <__aeabi_i2d>
 80124dc:	2200      	movs	r2, #0
 80124de:	4b90      	ldr	r3, [pc, #576]	; (8012720 <__kernel_rem_pio2+0x678>)
 80124e0:	f7ee f8a2 	bl	8000628 <__aeabi_dmul>
 80124e4:	460b      	mov	r3, r1
 80124e6:	4602      	mov	r2, r0
 80124e8:	4639      	mov	r1, r7
 80124ea:	4630      	mov	r0, r6
 80124ec:	f7ed fee4 	bl	80002b8 <__aeabi_dsub>
 80124f0:	f7ee fb4a 	bl	8000b88 <__aeabi_d2iz>
 80124f4:	1c65      	adds	r5, r4, #1
 80124f6:	ab0e      	add	r3, sp, #56	; 0x38
 80124f8:	f10a 0a18 	add.w	sl, sl, #24
 80124fc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012500:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8012504:	e719      	b.n	801233a <__kernel_rem_pio2+0x292>
 8012506:	4630      	mov	r0, r6
 8012508:	4639      	mov	r1, r7
 801250a:	f7ee fb3d 	bl	8000b88 <__aeabi_d2iz>
 801250e:	ab0e      	add	r3, sp, #56	; 0x38
 8012510:	4625      	mov	r5, r4
 8012512:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012516:	e710      	b.n	801233a <__kernel_rem_pio2+0x292>
 8012518:	ab0e      	add	r3, sp, #56	; 0x38
 801251a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801251e:	f7ee f819 	bl	8000554 <__aeabi_i2d>
 8012522:	4642      	mov	r2, r8
 8012524:	464b      	mov	r3, r9
 8012526:	f7ee f87f 	bl	8000628 <__aeabi_dmul>
 801252a:	2200      	movs	r2, #0
 801252c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8012530:	4b7c      	ldr	r3, [pc, #496]	; (8012724 <__kernel_rem_pio2+0x67c>)
 8012532:	4640      	mov	r0, r8
 8012534:	4649      	mov	r1, r9
 8012536:	f7ee f877 	bl	8000628 <__aeabi_dmul>
 801253a:	3f01      	subs	r7, #1
 801253c:	4680      	mov	r8, r0
 801253e:	4689      	mov	r9, r1
 8012540:	e708      	b.n	8012354 <__kernel_rem_pio2+0x2ac>
 8012542:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8012546:	e9d3 2300 	ldrd	r2, r3, [r3]
 801254a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 801254e:	f7ee f86b 	bl	8000628 <__aeabi_dmul>
 8012552:	4602      	mov	r2, r0
 8012554:	460b      	mov	r3, r1
 8012556:	4640      	mov	r0, r8
 8012558:	4649      	mov	r1, r9
 801255a:	f7ed feaf 	bl	80002bc <__adddf3>
 801255e:	3701      	adds	r7, #1
 8012560:	4680      	mov	r8, r0
 8012562:	4689      	mov	r9, r1
 8012564:	9b04      	ldr	r3, [sp, #16]
 8012566:	429f      	cmp	r7, r3
 8012568:	dc01      	bgt.n	801256e <__kernel_rem_pio2+0x4c6>
 801256a:	45ba      	cmp	sl, r7
 801256c:	dae9      	bge.n	8012542 <__kernel_rem_pio2+0x49a>
 801256e:	ab4a      	add	r3, sp, #296	; 0x128
 8012570:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012574:	e9c3 8900 	strd	r8, r9, [r3]
 8012578:	f10a 0a01 	add.w	sl, sl, #1
 801257c:	3e08      	subs	r6, #8
 801257e:	e6f0      	b.n	8012362 <__kernel_rem_pio2+0x2ba>
 8012580:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012582:	2b03      	cmp	r3, #3
 8012584:	d85b      	bhi.n	801263e <__kernel_rem_pio2+0x596>
 8012586:	e8df f003 	tbb	[pc, r3]
 801258a:	264a      	.short	0x264a
 801258c:	0226      	.short	0x0226
 801258e:	ab9a      	add	r3, sp, #616	; 0x268
 8012590:	441c      	add	r4, r3
 8012592:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012596:	46a2      	mov	sl, r4
 8012598:	46ab      	mov	fp, r5
 801259a:	f1bb 0f00 	cmp.w	fp, #0
 801259e:	dc6c      	bgt.n	801267a <__kernel_rem_pio2+0x5d2>
 80125a0:	46a2      	mov	sl, r4
 80125a2:	46ab      	mov	fp, r5
 80125a4:	f1bb 0f01 	cmp.w	fp, #1
 80125a8:	f300 8086 	bgt.w	80126b8 <__kernel_rem_pio2+0x610>
 80125ac:	2000      	movs	r0, #0
 80125ae:	2100      	movs	r1, #0
 80125b0:	2d01      	cmp	r5, #1
 80125b2:	f300 80a0 	bgt.w	80126f6 <__kernel_rem_pio2+0x64e>
 80125b6:	9b02      	ldr	r3, [sp, #8]
 80125b8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80125bc:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	f040 809e 	bne.w	8012702 <__kernel_rem_pio2+0x65a>
 80125c6:	9b01      	ldr	r3, [sp, #4]
 80125c8:	e9c3 7800 	strd	r7, r8, [r3]
 80125cc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80125d0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80125d4:	e033      	b.n	801263e <__kernel_rem_pio2+0x596>
 80125d6:	3408      	adds	r4, #8
 80125d8:	ab4a      	add	r3, sp, #296	; 0x128
 80125da:	441c      	add	r4, r3
 80125dc:	462e      	mov	r6, r5
 80125de:	2000      	movs	r0, #0
 80125e0:	2100      	movs	r1, #0
 80125e2:	2e00      	cmp	r6, #0
 80125e4:	da3a      	bge.n	801265c <__kernel_rem_pio2+0x5b4>
 80125e6:	9b02      	ldr	r3, [sp, #8]
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	d03d      	beq.n	8012668 <__kernel_rem_pio2+0x5c0>
 80125ec:	4602      	mov	r2, r0
 80125ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80125f2:	9c01      	ldr	r4, [sp, #4]
 80125f4:	e9c4 2300 	strd	r2, r3, [r4]
 80125f8:	4602      	mov	r2, r0
 80125fa:	460b      	mov	r3, r1
 80125fc:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012600:	f7ed fe5a 	bl	80002b8 <__aeabi_dsub>
 8012604:	ae4c      	add	r6, sp, #304	; 0x130
 8012606:	2401      	movs	r4, #1
 8012608:	42a5      	cmp	r5, r4
 801260a:	da30      	bge.n	801266e <__kernel_rem_pio2+0x5c6>
 801260c:	9b02      	ldr	r3, [sp, #8]
 801260e:	b113      	cbz	r3, 8012616 <__kernel_rem_pio2+0x56e>
 8012610:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012614:	4619      	mov	r1, r3
 8012616:	9b01      	ldr	r3, [sp, #4]
 8012618:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801261c:	e00f      	b.n	801263e <__kernel_rem_pio2+0x596>
 801261e:	ab9a      	add	r3, sp, #616	; 0x268
 8012620:	441c      	add	r4, r3
 8012622:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012626:	2000      	movs	r0, #0
 8012628:	2100      	movs	r1, #0
 801262a:	2d00      	cmp	r5, #0
 801262c:	da10      	bge.n	8012650 <__kernel_rem_pio2+0x5a8>
 801262e:	9b02      	ldr	r3, [sp, #8]
 8012630:	b113      	cbz	r3, 8012638 <__kernel_rem_pio2+0x590>
 8012632:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012636:	4619      	mov	r1, r3
 8012638:	9b01      	ldr	r3, [sp, #4]
 801263a:	e9c3 0100 	strd	r0, r1, [r3]
 801263e:	9b06      	ldr	r3, [sp, #24]
 8012640:	f003 0007 	and.w	r0, r3, #7
 8012644:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012648:	ecbd 8b02 	vpop	{d8}
 801264c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012650:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012654:	f7ed fe32 	bl	80002bc <__adddf3>
 8012658:	3d01      	subs	r5, #1
 801265a:	e7e6      	b.n	801262a <__kernel_rem_pio2+0x582>
 801265c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012660:	f7ed fe2c 	bl	80002bc <__adddf3>
 8012664:	3e01      	subs	r6, #1
 8012666:	e7bc      	b.n	80125e2 <__kernel_rem_pio2+0x53a>
 8012668:	4602      	mov	r2, r0
 801266a:	460b      	mov	r3, r1
 801266c:	e7c1      	b.n	80125f2 <__kernel_rem_pio2+0x54a>
 801266e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012672:	f7ed fe23 	bl	80002bc <__adddf3>
 8012676:	3401      	adds	r4, #1
 8012678:	e7c6      	b.n	8012608 <__kernel_rem_pio2+0x560>
 801267a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 801267e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012682:	4640      	mov	r0, r8
 8012684:	ec53 2b17 	vmov	r2, r3, d7
 8012688:	4649      	mov	r1, r9
 801268a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801268e:	f7ed fe15 	bl	80002bc <__adddf3>
 8012692:	4602      	mov	r2, r0
 8012694:	460b      	mov	r3, r1
 8012696:	4606      	mov	r6, r0
 8012698:	460f      	mov	r7, r1
 801269a:	4640      	mov	r0, r8
 801269c:	4649      	mov	r1, r9
 801269e:	f7ed fe0b 	bl	80002b8 <__aeabi_dsub>
 80126a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80126a6:	f7ed fe09 	bl	80002bc <__adddf3>
 80126aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80126ae:	e9ca 0100 	strd	r0, r1, [sl]
 80126b2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 80126b6:	e770      	b.n	801259a <__kernel_rem_pio2+0x4f2>
 80126b8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 80126bc:	ed3a 7b02 	vldmdb	sl!, {d7}
 80126c0:	4630      	mov	r0, r6
 80126c2:	ec53 2b17 	vmov	r2, r3, d7
 80126c6:	4639      	mov	r1, r7
 80126c8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80126cc:	f7ed fdf6 	bl	80002bc <__adddf3>
 80126d0:	4602      	mov	r2, r0
 80126d2:	460b      	mov	r3, r1
 80126d4:	4680      	mov	r8, r0
 80126d6:	4689      	mov	r9, r1
 80126d8:	4630      	mov	r0, r6
 80126da:	4639      	mov	r1, r7
 80126dc:	f7ed fdec 	bl	80002b8 <__aeabi_dsub>
 80126e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80126e4:	f7ed fdea 	bl	80002bc <__adddf3>
 80126e8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80126ec:	e9ca 0100 	strd	r0, r1, [sl]
 80126f0:	e94a 8902 	strd	r8, r9, [sl, #-8]
 80126f4:	e756      	b.n	80125a4 <__kernel_rem_pio2+0x4fc>
 80126f6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80126fa:	f7ed fddf 	bl	80002bc <__adddf3>
 80126fe:	3d01      	subs	r5, #1
 8012700:	e756      	b.n	80125b0 <__kernel_rem_pio2+0x508>
 8012702:	9b01      	ldr	r3, [sp, #4]
 8012704:	9a01      	ldr	r2, [sp, #4]
 8012706:	601f      	str	r7, [r3, #0]
 8012708:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 801270c:	605c      	str	r4, [r3, #4]
 801270e:	609d      	str	r5, [r3, #8]
 8012710:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012714:	60d3      	str	r3, [r2, #12]
 8012716:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801271a:	6110      	str	r0, [r2, #16]
 801271c:	6153      	str	r3, [r2, #20]
 801271e:	e78e      	b.n	801263e <__kernel_rem_pio2+0x596>
 8012720:	41700000 	.word	0x41700000
 8012724:	3e700000 	.word	0x3e700000

08012728 <__kernel_sin>:
 8012728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801272c:	ec55 4b10 	vmov	r4, r5, d0
 8012730:	b085      	sub	sp, #20
 8012732:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012736:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801273a:	ed8d 1b00 	vstr	d1, [sp]
 801273e:	9002      	str	r0, [sp, #8]
 8012740:	da06      	bge.n	8012750 <__kernel_sin+0x28>
 8012742:	ee10 0a10 	vmov	r0, s0
 8012746:	4629      	mov	r1, r5
 8012748:	f7ee fa1e 	bl	8000b88 <__aeabi_d2iz>
 801274c:	2800      	cmp	r0, #0
 801274e:	d051      	beq.n	80127f4 <__kernel_sin+0xcc>
 8012750:	4622      	mov	r2, r4
 8012752:	462b      	mov	r3, r5
 8012754:	4620      	mov	r0, r4
 8012756:	4629      	mov	r1, r5
 8012758:	f7ed ff66 	bl	8000628 <__aeabi_dmul>
 801275c:	4682      	mov	sl, r0
 801275e:	468b      	mov	fp, r1
 8012760:	4602      	mov	r2, r0
 8012762:	460b      	mov	r3, r1
 8012764:	4620      	mov	r0, r4
 8012766:	4629      	mov	r1, r5
 8012768:	f7ed ff5e 	bl	8000628 <__aeabi_dmul>
 801276c:	a341      	add	r3, pc, #260	; (adr r3, 8012874 <__kernel_sin+0x14c>)
 801276e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012772:	4680      	mov	r8, r0
 8012774:	4689      	mov	r9, r1
 8012776:	4650      	mov	r0, sl
 8012778:	4659      	mov	r1, fp
 801277a:	f7ed ff55 	bl	8000628 <__aeabi_dmul>
 801277e:	a33f      	add	r3, pc, #252	; (adr r3, 801287c <__kernel_sin+0x154>)
 8012780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012784:	f7ed fd98 	bl	80002b8 <__aeabi_dsub>
 8012788:	4652      	mov	r2, sl
 801278a:	465b      	mov	r3, fp
 801278c:	f7ed ff4c 	bl	8000628 <__aeabi_dmul>
 8012790:	a33c      	add	r3, pc, #240	; (adr r3, 8012884 <__kernel_sin+0x15c>)
 8012792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012796:	f7ed fd91 	bl	80002bc <__adddf3>
 801279a:	4652      	mov	r2, sl
 801279c:	465b      	mov	r3, fp
 801279e:	f7ed ff43 	bl	8000628 <__aeabi_dmul>
 80127a2:	a33a      	add	r3, pc, #232	; (adr r3, 801288c <__kernel_sin+0x164>)
 80127a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127a8:	f7ed fd86 	bl	80002b8 <__aeabi_dsub>
 80127ac:	4652      	mov	r2, sl
 80127ae:	465b      	mov	r3, fp
 80127b0:	f7ed ff3a 	bl	8000628 <__aeabi_dmul>
 80127b4:	a337      	add	r3, pc, #220	; (adr r3, 8012894 <__kernel_sin+0x16c>)
 80127b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127ba:	f7ed fd7f 	bl	80002bc <__adddf3>
 80127be:	9b02      	ldr	r3, [sp, #8]
 80127c0:	4606      	mov	r6, r0
 80127c2:	460f      	mov	r7, r1
 80127c4:	b9db      	cbnz	r3, 80127fe <__kernel_sin+0xd6>
 80127c6:	4602      	mov	r2, r0
 80127c8:	460b      	mov	r3, r1
 80127ca:	4650      	mov	r0, sl
 80127cc:	4659      	mov	r1, fp
 80127ce:	f7ed ff2b 	bl	8000628 <__aeabi_dmul>
 80127d2:	a325      	add	r3, pc, #148	; (adr r3, 8012868 <__kernel_sin+0x140>)
 80127d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127d8:	f7ed fd6e 	bl	80002b8 <__aeabi_dsub>
 80127dc:	4642      	mov	r2, r8
 80127de:	464b      	mov	r3, r9
 80127e0:	f7ed ff22 	bl	8000628 <__aeabi_dmul>
 80127e4:	4602      	mov	r2, r0
 80127e6:	460b      	mov	r3, r1
 80127e8:	4620      	mov	r0, r4
 80127ea:	4629      	mov	r1, r5
 80127ec:	f7ed fd66 	bl	80002bc <__adddf3>
 80127f0:	4604      	mov	r4, r0
 80127f2:	460d      	mov	r5, r1
 80127f4:	ec45 4b10 	vmov	d0, r4, r5
 80127f8:	b005      	add	sp, #20
 80127fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127fe:	2200      	movs	r2, #0
 8012800:	4b1b      	ldr	r3, [pc, #108]	; (8012870 <__kernel_sin+0x148>)
 8012802:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012806:	f7ed ff0f 	bl	8000628 <__aeabi_dmul>
 801280a:	4632      	mov	r2, r6
 801280c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012810:	463b      	mov	r3, r7
 8012812:	4640      	mov	r0, r8
 8012814:	4649      	mov	r1, r9
 8012816:	f7ed ff07 	bl	8000628 <__aeabi_dmul>
 801281a:	4602      	mov	r2, r0
 801281c:	460b      	mov	r3, r1
 801281e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012822:	f7ed fd49 	bl	80002b8 <__aeabi_dsub>
 8012826:	4652      	mov	r2, sl
 8012828:	465b      	mov	r3, fp
 801282a:	f7ed fefd 	bl	8000628 <__aeabi_dmul>
 801282e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012832:	f7ed fd41 	bl	80002b8 <__aeabi_dsub>
 8012836:	a30c      	add	r3, pc, #48	; (adr r3, 8012868 <__kernel_sin+0x140>)
 8012838:	e9d3 2300 	ldrd	r2, r3, [r3]
 801283c:	4606      	mov	r6, r0
 801283e:	460f      	mov	r7, r1
 8012840:	4640      	mov	r0, r8
 8012842:	4649      	mov	r1, r9
 8012844:	f7ed fef0 	bl	8000628 <__aeabi_dmul>
 8012848:	4602      	mov	r2, r0
 801284a:	460b      	mov	r3, r1
 801284c:	4630      	mov	r0, r6
 801284e:	4639      	mov	r1, r7
 8012850:	f7ed fd34 	bl	80002bc <__adddf3>
 8012854:	4602      	mov	r2, r0
 8012856:	460b      	mov	r3, r1
 8012858:	4620      	mov	r0, r4
 801285a:	4629      	mov	r1, r5
 801285c:	f7ed fd2c 	bl	80002b8 <__aeabi_dsub>
 8012860:	e7c6      	b.n	80127f0 <__kernel_sin+0xc8>
 8012862:	bf00      	nop
 8012864:	f3af 8000 	nop.w
 8012868:	55555549 	.word	0x55555549
 801286c:	3fc55555 	.word	0x3fc55555
 8012870:	3fe00000 	.word	0x3fe00000
 8012874:	5acfd57c 	.word	0x5acfd57c
 8012878:	3de5d93a 	.word	0x3de5d93a
 801287c:	8a2b9ceb 	.word	0x8a2b9ceb
 8012880:	3e5ae5e6 	.word	0x3e5ae5e6
 8012884:	57b1fe7d 	.word	0x57b1fe7d
 8012888:	3ec71de3 	.word	0x3ec71de3
 801288c:	19c161d5 	.word	0x19c161d5
 8012890:	3f2a01a0 	.word	0x3f2a01a0
 8012894:	1110f8a6 	.word	0x1110f8a6
 8012898:	3f811111 	.word	0x3f811111

0801289c <fabs>:
 801289c:	ec51 0b10 	vmov	r0, r1, d0
 80128a0:	ee10 2a10 	vmov	r2, s0
 80128a4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80128a8:	ec43 2b10 	vmov	d0, r2, r3
 80128ac:	4770      	bx	lr
	...

080128b0 <floor>:
 80128b0:	ec51 0b10 	vmov	r0, r1, d0
 80128b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128b8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80128bc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80128c0:	2e13      	cmp	r6, #19
 80128c2:	460c      	mov	r4, r1
 80128c4:	ee10 5a10 	vmov	r5, s0
 80128c8:	4680      	mov	r8, r0
 80128ca:	dc34      	bgt.n	8012936 <floor+0x86>
 80128cc:	2e00      	cmp	r6, #0
 80128ce:	da16      	bge.n	80128fe <floor+0x4e>
 80128d0:	a335      	add	r3, pc, #212	; (adr r3, 80129a8 <floor+0xf8>)
 80128d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128d6:	f7ed fcf1 	bl	80002bc <__adddf3>
 80128da:	2200      	movs	r2, #0
 80128dc:	2300      	movs	r3, #0
 80128de:	f7ee f933 	bl	8000b48 <__aeabi_dcmpgt>
 80128e2:	b148      	cbz	r0, 80128f8 <floor+0x48>
 80128e4:	2c00      	cmp	r4, #0
 80128e6:	da59      	bge.n	801299c <floor+0xec>
 80128e8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80128ec:	4a30      	ldr	r2, [pc, #192]	; (80129b0 <floor+0x100>)
 80128ee:	432b      	orrs	r3, r5
 80128f0:	2500      	movs	r5, #0
 80128f2:	42ab      	cmp	r3, r5
 80128f4:	bf18      	it	ne
 80128f6:	4614      	movne	r4, r2
 80128f8:	4621      	mov	r1, r4
 80128fa:	4628      	mov	r0, r5
 80128fc:	e025      	b.n	801294a <floor+0x9a>
 80128fe:	4f2d      	ldr	r7, [pc, #180]	; (80129b4 <floor+0x104>)
 8012900:	4137      	asrs	r7, r6
 8012902:	ea01 0307 	and.w	r3, r1, r7
 8012906:	4303      	orrs	r3, r0
 8012908:	d01f      	beq.n	801294a <floor+0x9a>
 801290a:	a327      	add	r3, pc, #156	; (adr r3, 80129a8 <floor+0xf8>)
 801290c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012910:	f7ed fcd4 	bl	80002bc <__adddf3>
 8012914:	2200      	movs	r2, #0
 8012916:	2300      	movs	r3, #0
 8012918:	f7ee f916 	bl	8000b48 <__aeabi_dcmpgt>
 801291c:	2800      	cmp	r0, #0
 801291e:	d0eb      	beq.n	80128f8 <floor+0x48>
 8012920:	2c00      	cmp	r4, #0
 8012922:	bfbe      	ittt	lt
 8012924:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8012928:	fa43 f606 	asrlt.w	r6, r3, r6
 801292c:	19a4      	addlt	r4, r4, r6
 801292e:	ea24 0407 	bic.w	r4, r4, r7
 8012932:	2500      	movs	r5, #0
 8012934:	e7e0      	b.n	80128f8 <floor+0x48>
 8012936:	2e33      	cmp	r6, #51	; 0x33
 8012938:	dd0b      	ble.n	8012952 <floor+0xa2>
 801293a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801293e:	d104      	bne.n	801294a <floor+0x9a>
 8012940:	ee10 2a10 	vmov	r2, s0
 8012944:	460b      	mov	r3, r1
 8012946:	f7ed fcb9 	bl	80002bc <__adddf3>
 801294a:	ec41 0b10 	vmov	d0, r0, r1
 801294e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012952:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8012956:	f04f 33ff 	mov.w	r3, #4294967295
 801295a:	fa23 f707 	lsr.w	r7, r3, r7
 801295e:	4207      	tst	r7, r0
 8012960:	d0f3      	beq.n	801294a <floor+0x9a>
 8012962:	a311      	add	r3, pc, #68	; (adr r3, 80129a8 <floor+0xf8>)
 8012964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012968:	f7ed fca8 	bl	80002bc <__adddf3>
 801296c:	2200      	movs	r2, #0
 801296e:	2300      	movs	r3, #0
 8012970:	f7ee f8ea 	bl	8000b48 <__aeabi_dcmpgt>
 8012974:	2800      	cmp	r0, #0
 8012976:	d0bf      	beq.n	80128f8 <floor+0x48>
 8012978:	2c00      	cmp	r4, #0
 801297a:	da02      	bge.n	8012982 <floor+0xd2>
 801297c:	2e14      	cmp	r6, #20
 801297e:	d103      	bne.n	8012988 <floor+0xd8>
 8012980:	3401      	adds	r4, #1
 8012982:	ea25 0507 	bic.w	r5, r5, r7
 8012986:	e7b7      	b.n	80128f8 <floor+0x48>
 8012988:	2301      	movs	r3, #1
 801298a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801298e:	fa03 f606 	lsl.w	r6, r3, r6
 8012992:	4435      	add	r5, r6
 8012994:	4545      	cmp	r5, r8
 8012996:	bf38      	it	cc
 8012998:	18e4      	addcc	r4, r4, r3
 801299a:	e7f2      	b.n	8012982 <floor+0xd2>
 801299c:	2500      	movs	r5, #0
 801299e:	462c      	mov	r4, r5
 80129a0:	e7aa      	b.n	80128f8 <floor+0x48>
 80129a2:	bf00      	nop
 80129a4:	f3af 8000 	nop.w
 80129a8:	8800759c 	.word	0x8800759c
 80129ac:	7e37e43c 	.word	0x7e37e43c
 80129b0:	bff00000 	.word	0xbff00000
 80129b4:	000fffff 	.word	0x000fffff

080129b8 <matherr>:
 80129b8:	2000      	movs	r0, #0
 80129ba:	4770      	bx	lr
 80129bc:	0000      	movs	r0, r0
	...

080129c0 <scalbn>:
 80129c0:	b570      	push	{r4, r5, r6, lr}
 80129c2:	ec55 4b10 	vmov	r4, r5, d0
 80129c6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80129ca:	4606      	mov	r6, r0
 80129cc:	462b      	mov	r3, r5
 80129ce:	b9aa      	cbnz	r2, 80129fc <scalbn+0x3c>
 80129d0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80129d4:	4323      	orrs	r3, r4
 80129d6:	d03b      	beq.n	8012a50 <scalbn+0x90>
 80129d8:	4b31      	ldr	r3, [pc, #196]	; (8012aa0 <scalbn+0xe0>)
 80129da:	4629      	mov	r1, r5
 80129dc:	2200      	movs	r2, #0
 80129de:	ee10 0a10 	vmov	r0, s0
 80129e2:	f7ed fe21 	bl	8000628 <__aeabi_dmul>
 80129e6:	4b2f      	ldr	r3, [pc, #188]	; (8012aa4 <scalbn+0xe4>)
 80129e8:	429e      	cmp	r6, r3
 80129ea:	4604      	mov	r4, r0
 80129ec:	460d      	mov	r5, r1
 80129ee:	da12      	bge.n	8012a16 <scalbn+0x56>
 80129f0:	a327      	add	r3, pc, #156	; (adr r3, 8012a90 <scalbn+0xd0>)
 80129f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129f6:	f7ed fe17 	bl	8000628 <__aeabi_dmul>
 80129fa:	e009      	b.n	8012a10 <scalbn+0x50>
 80129fc:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8012a00:	428a      	cmp	r2, r1
 8012a02:	d10c      	bne.n	8012a1e <scalbn+0x5e>
 8012a04:	ee10 2a10 	vmov	r2, s0
 8012a08:	4620      	mov	r0, r4
 8012a0a:	4629      	mov	r1, r5
 8012a0c:	f7ed fc56 	bl	80002bc <__adddf3>
 8012a10:	4604      	mov	r4, r0
 8012a12:	460d      	mov	r5, r1
 8012a14:	e01c      	b.n	8012a50 <scalbn+0x90>
 8012a16:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012a1a:	460b      	mov	r3, r1
 8012a1c:	3a36      	subs	r2, #54	; 0x36
 8012a1e:	4432      	add	r2, r6
 8012a20:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8012a24:	428a      	cmp	r2, r1
 8012a26:	dd0b      	ble.n	8012a40 <scalbn+0x80>
 8012a28:	ec45 4b11 	vmov	d1, r4, r5
 8012a2c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8012a98 <scalbn+0xd8>
 8012a30:	f000 f83c 	bl	8012aac <copysign>
 8012a34:	a318      	add	r3, pc, #96	; (adr r3, 8012a98 <scalbn+0xd8>)
 8012a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a3a:	ec51 0b10 	vmov	r0, r1, d0
 8012a3e:	e7da      	b.n	80129f6 <scalbn+0x36>
 8012a40:	2a00      	cmp	r2, #0
 8012a42:	dd08      	ble.n	8012a56 <scalbn+0x96>
 8012a44:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012a48:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012a4c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012a50:	ec45 4b10 	vmov	d0, r4, r5
 8012a54:	bd70      	pop	{r4, r5, r6, pc}
 8012a56:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8012a5a:	da0d      	bge.n	8012a78 <scalbn+0xb8>
 8012a5c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012a60:	429e      	cmp	r6, r3
 8012a62:	ec45 4b11 	vmov	d1, r4, r5
 8012a66:	dce1      	bgt.n	8012a2c <scalbn+0x6c>
 8012a68:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8012a90 <scalbn+0xd0>
 8012a6c:	f000 f81e 	bl	8012aac <copysign>
 8012a70:	a307      	add	r3, pc, #28	; (adr r3, 8012a90 <scalbn+0xd0>)
 8012a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a76:	e7e0      	b.n	8012a3a <scalbn+0x7a>
 8012a78:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012a7c:	3236      	adds	r2, #54	; 0x36
 8012a7e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012a82:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012a86:	4620      	mov	r0, r4
 8012a88:	4629      	mov	r1, r5
 8012a8a:	2200      	movs	r2, #0
 8012a8c:	4b06      	ldr	r3, [pc, #24]	; (8012aa8 <scalbn+0xe8>)
 8012a8e:	e7b2      	b.n	80129f6 <scalbn+0x36>
 8012a90:	c2f8f359 	.word	0xc2f8f359
 8012a94:	01a56e1f 	.word	0x01a56e1f
 8012a98:	8800759c 	.word	0x8800759c
 8012a9c:	7e37e43c 	.word	0x7e37e43c
 8012aa0:	43500000 	.word	0x43500000
 8012aa4:	ffff3cb0 	.word	0xffff3cb0
 8012aa8:	3c900000 	.word	0x3c900000

08012aac <copysign>:
 8012aac:	ec51 0b10 	vmov	r0, r1, d0
 8012ab0:	ee11 0a90 	vmov	r0, s3
 8012ab4:	ee10 2a10 	vmov	r2, s0
 8012ab8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012abc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8012ac0:	ea41 0300 	orr.w	r3, r1, r0
 8012ac4:	ec43 2b10 	vmov	d0, r2, r3
 8012ac8:	4770      	bx	lr
	...

08012acc <__errno>:
 8012acc:	4b01      	ldr	r3, [pc, #4]	; (8012ad4 <__errno+0x8>)
 8012ace:	6818      	ldr	r0, [r3, #0]
 8012ad0:	4770      	bx	lr
 8012ad2:	bf00      	nop
 8012ad4:	2000000c 	.word	0x2000000c

08012ad8 <__libc_init_array>:
 8012ad8:	b570      	push	{r4, r5, r6, lr}
 8012ada:	4e0d      	ldr	r6, [pc, #52]	; (8012b10 <__libc_init_array+0x38>)
 8012adc:	4c0d      	ldr	r4, [pc, #52]	; (8012b14 <__libc_init_array+0x3c>)
 8012ade:	1ba4      	subs	r4, r4, r6
 8012ae0:	10a4      	asrs	r4, r4, #2
 8012ae2:	2500      	movs	r5, #0
 8012ae4:	42a5      	cmp	r5, r4
 8012ae6:	d109      	bne.n	8012afc <__libc_init_array+0x24>
 8012ae8:	4e0b      	ldr	r6, [pc, #44]	; (8012b18 <__libc_init_array+0x40>)
 8012aea:	4c0c      	ldr	r4, [pc, #48]	; (8012b1c <__libc_init_array+0x44>)
 8012aec:	f004 ff36 	bl	801795c <_init>
 8012af0:	1ba4      	subs	r4, r4, r6
 8012af2:	10a4      	asrs	r4, r4, #2
 8012af4:	2500      	movs	r5, #0
 8012af6:	42a5      	cmp	r5, r4
 8012af8:	d105      	bne.n	8012b06 <__libc_init_array+0x2e>
 8012afa:	bd70      	pop	{r4, r5, r6, pc}
 8012afc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012b00:	4798      	blx	r3
 8012b02:	3501      	adds	r5, #1
 8012b04:	e7ee      	b.n	8012ae4 <__libc_init_array+0xc>
 8012b06:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012b0a:	4798      	blx	r3
 8012b0c:	3501      	adds	r5, #1
 8012b0e:	e7f2      	b.n	8012af6 <__libc_init_array+0x1e>
 8012b10:	0801851c 	.word	0x0801851c
 8012b14:	0801851c 	.word	0x0801851c
 8012b18:	0801851c 	.word	0x0801851c
 8012b1c:	08018524 	.word	0x08018524

08012b20 <memset>:
 8012b20:	4402      	add	r2, r0
 8012b22:	4603      	mov	r3, r0
 8012b24:	4293      	cmp	r3, r2
 8012b26:	d100      	bne.n	8012b2a <memset+0xa>
 8012b28:	4770      	bx	lr
 8012b2a:	f803 1b01 	strb.w	r1, [r3], #1
 8012b2e:	e7f9      	b.n	8012b24 <memset+0x4>

08012b30 <__cvt>:
 8012b30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012b34:	ec55 4b10 	vmov	r4, r5, d0
 8012b38:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8012b3a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012b3e:	2d00      	cmp	r5, #0
 8012b40:	460e      	mov	r6, r1
 8012b42:	4691      	mov	r9, r2
 8012b44:	4619      	mov	r1, r3
 8012b46:	bfb8      	it	lt
 8012b48:	4622      	movlt	r2, r4
 8012b4a:	462b      	mov	r3, r5
 8012b4c:	f027 0720 	bic.w	r7, r7, #32
 8012b50:	bfbb      	ittet	lt
 8012b52:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012b56:	461d      	movlt	r5, r3
 8012b58:	2300      	movge	r3, #0
 8012b5a:	232d      	movlt	r3, #45	; 0x2d
 8012b5c:	bfb8      	it	lt
 8012b5e:	4614      	movlt	r4, r2
 8012b60:	2f46      	cmp	r7, #70	; 0x46
 8012b62:	700b      	strb	r3, [r1, #0]
 8012b64:	d004      	beq.n	8012b70 <__cvt+0x40>
 8012b66:	2f45      	cmp	r7, #69	; 0x45
 8012b68:	d100      	bne.n	8012b6c <__cvt+0x3c>
 8012b6a:	3601      	adds	r6, #1
 8012b6c:	2102      	movs	r1, #2
 8012b6e:	e000      	b.n	8012b72 <__cvt+0x42>
 8012b70:	2103      	movs	r1, #3
 8012b72:	ab03      	add	r3, sp, #12
 8012b74:	9301      	str	r3, [sp, #4]
 8012b76:	ab02      	add	r3, sp, #8
 8012b78:	9300      	str	r3, [sp, #0]
 8012b7a:	4632      	mov	r2, r6
 8012b7c:	4653      	mov	r3, sl
 8012b7e:	ec45 4b10 	vmov	d0, r4, r5
 8012b82:	f001 ffb1 	bl	8014ae8 <_dtoa_r>
 8012b86:	2f47      	cmp	r7, #71	; 0x47
 8012b88:	4680      	mov	r8, r0
 8012b8a:	d102      	bne.n	8012b92 <__cvt+0x62>
 8012b8c:	f019 0f01 	tst.w	r9, #1
 8012b90:	d026      	beq.n	8012be0 <__cvt+0xb0>
 8012b92:	2f46      	cmp	r7, #70	; 0x46
 8012b94:	eb08 0906 	add.w	r9, r8, r6
 8012b98:	d111      	bne.n	8012bbe <__cvt+0x8e>
 8012b9a:	f898 3000 	ldrb.w	r3, [r8]
 8012b9e:	2b30      	cmp	r3, #48	; 0x30
 8012ba0:	d10a      	bne.n	8012bb8 <__cvt+0x88>
 8012ba2:	2200      	movs	r2, #0
 8012ba4:	2300      	movs	r3, #0
 8012ba6:	4620      	mov	r0, r4
 8012ba8:	4629      	mov	r1, r5
 8012baa:	f7ed ffa5 	bl	8000af8 <__aeabi_dcmpeq>
 8012bae:	b918      	cbnz	r0, 8012bb8 <__cvt+0x88>
 8012bb0:	f1c6 0601 	rsb	r6, r6, #1
 8012bb4:	f8ca 6000 	str.w	r6, [sl]
 8012bb8:	f8da 3000 	ldr.w	r3, [sl]
 8012bbc:	4499      	add	r9, r3
 8012bbe:	2200      	movs	r2, #0
 8012bc0:	2300      	movs	r3, #0
 8012bc2:	4620      	mov	r0, r4
 8012bc4:	4629      	mov	r1, r5
 8012bc6:	f7ed ff97 	bl	8000af8 <__aeabi_dcmpeq>
 8012bca:	b938      	cbnz	r0, 8012bdc <__cvt+0xac>
 8012bcc:	2230      	movs	r2, #48	; 0x30
 8012bce:	9b03      	ldr	r3, [sp, #12]
 8012bd0:	454b      	cmp	r3, r9
 8012bd2:	d205      	bcs.n	8012be0 <__cvt+0xb0>
 8012bd4:	1c59      	adds	r1, r3, #1
 8012bd6:	9103      	str	r1, [sp, #12]
 8012bd8:	701a      	strb	r2, [r3, #0]
 8012bda:	e7f8      	b.n	8012bce <__cvt+0x9e>
 8012bdc:	f8cd 900c 	str.w	r9, [sp, #12]
 8012be0:	9b03      	ldr	r3, [sp, #12]
 8012be2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012be4:	eba3 0308 	sub.w	r3, r3, r8
 8012be8:	4640      	mov	r0, r8
 8012bea:	6013      	str	r3, [r2, #0]
 8012bec:	b004      	add	sp, #16
 8012bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08012bf2 <__exponent>:
 8012bf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012bf4:	2900      	cmp	r1, #0
 8012bf6:	4604      	mov	r4, r0
 8012bf8:	bfba      	itte	lt
 8012bfa:	4249      	neglt	r1, r1
 8012bfc:	232d      	movlt	r3, #45	; 0x2d
 8012bfe:	232b      	movge	r3, #43	; 0x2b
 8012c00:	2909      	cmp	r1, #9
 8012c02:	f804 2b02 	strb.w	r2, [r4], #2
 8012c06:	7043      	strb	r3, [r0, #1]
 8012c08:	dd20      	ble.n	8012c4c <__exponent+0x5a>
 8012c0a:	f10d 0307 	add.w	r3, sp, #7
 8012c0e:	461f      	mov	r7, r3
 8012c10:	260a      	movs	r6, #10
 8012c12:	fb91 f5f6 	sdiv	r5, r1, r6
 8012c16:	fb06 1115 	mls	r1, r6, r5, r1
 8012c1a:	3130      	adds	r1, #48	; 0x30
 8012c1c:	2d09      	cmp	r5, #9
 8012c1e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012c22:	f103 32ff 	add.w	r2, r3, #4294967295
 8012c26:	4629      	mov	r1, r5
 8012c28:	dc09      	bgt.n	8012c3e <__exponent+0x4c>
 8012c2a:	3130      	adds	r1, #48	; 0x30
 8012c2c:	3b02      	subs	r3, #2
 8012c2e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012c32:	42bb      	cmp	r3, r7
 8012c34:	4622      	mov	r2, r4
 8012c36:	d304      	bcc.n	8012c42 <__exponent+0x50>
 8012c38:	1a10      	subs	r0, r2, r0
 8012c3a:	b003      	add	sp, #12
 8012c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c3e:	4613      	mov	r3, r2
 8012c40:	e7e7      	b.n	8012c12 <__exponent+0x20>
 8012c42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012c46:	f804 2b01 	strb.w	r2, [r4], #1
 8012c4a:	e7f2      	b.n	8012c32 <__exponent+0x40>
 8012c4c:	2330      	movs	r3, #48	; 0x30
 8012c4e:	4419      	add	r1, r3
 8012c50:	7083      	strb	r3, [r0, #2]
 8012c52:	1d02      	adds	r2, r0, #4
 8012c54:	70c1      	strb	r1, [r0, #3]
 8012c56:	e7ef      	b.n	8012c38 <__exponent+0x46>

08012c58 <_printf_float>:
 8012c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c5c:	b08d      	sub	sp, #52	; 0x34
 8012c5e:	460c      	mov	r4, r1
 8012c60:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012c64:	4616      	mov	r6, r2
 8012c66:	461f      	mov	r7, r3
 8012c68:	4605      	mov	r5, r0
 8012c6a:	f003 f9a9 	bl	8015fc0 <_localeconv_r>
 8012c6e:	6803      	ldr	r3, [r0, #0]
 8012c70:	9304      	str	r3, [sp, #16]
 8012c72:	4618      	mov	r0, r3
 8012c74:	f7ed fac4 	bl	8000200 <strlen>
 8012c78:	2300      	movs	r3, #0
 8012c7a:	930a      	str	r3, [sp, #40]	; 0x28
 8012c7c:	f8d8 3000 	ldr.w	r3, [r8]
 8012c80:	9005      	str	r0, [sp, #20]
 8012c82:	3307      	adds	r3, #7
 8012c84:	f023 0307 	bic.w	r3, r3, #7
 8012c88:	f103 0208 	add.w	r2, r3, #8
 8012c8c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012c90:	f8d4 b000 	ldr.w	fp, [r4]
 8012c94:	f8c8 2000 	str.w	r2, [r8]
 8012c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c9c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012ca0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012ca4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012ca8:	9307      	str	r3, [sp, #28]
 8012caa:	f8cd 8018 	str.w	r8, [sp, #24]
 8012cae:	f04f 32ff 	mov.w	r2, #4294967295
 8012cb2:	4ba7      	ldr	r3, [pc, #668]	; (8012f50 <_printf_float+0x2f8>)
 8012cb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012cb8:	f7ed ff50 	bl	8000b5c <__aeabi_dcmpun>
 8012cbc:	bb70      	cbnz	r0, 8012d1c <_printf_float+0xc4>
 8012cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8012cc2:	4ba3      	ldr	r3, [pc, #652]	; (8012f50 <_printf_float+0x2f8>)
 8012cc4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012cc8:	f7ed ff2a 	bl	8000b20 <__aeabi_dcmple>
 8012ccc:	bb30      	cbnz	r0, 8012d1c <_printf_float+0xc4>
 8012cce:	2200      	movs	r2, #0
 8012cd0:	2300      	movs	r3, #0
 8012cd2:	4640      	mov	r0, r8
 8012cd4:	4649      	mov	r1, r9
 8012cd6:	f7ed ff19 	bl	8000b0c <__aeabi_dcmplt>
 8012cda:	b110      	cbz	r0, 8012ce2 <_printf_float+0x8a>
 8012cdc:	232d      	movs	r3, #45	; 0x2d
 8012cde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012ce2:	4a9c      	ldr	r2, [pc, #624]	; (8012f54 <_printf_float+0x2fc>)
 8012ce4:	4b9c      	ldr	r3, [pc, #624]	; (8012f58 <_printf_float+0x300>)
 8012ce6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012cea:	bf8c      	ite	hi
 8012cec:	4690      	movhi	r8, r2
 8012cee:	4698      	movls	r8, r3
 8012cf0:	2303      	movs	r3, #3
 8012cf2:	f02b 0204 	bic.w	r2, fp, #4
 8012cf6:	6123      	str	r3, [r4, #16]
 8012cf8:	6022      	str	r2, [r4, #0]
 8012cfa:	f04f 0900 	mov.w	r9, #0
 8012cfe:	9700      	str	r7, [sp, #0]
 8012d00:	4633      	mov	r3, r6
 8012d02:	aa0b      	add	r2, sp, #44	; 0x2c
 8012d04:	4621      	mov	r1, r4
 8012d06:	4628      	mov	r0, r5
 8012d08:	f000 f9e6 	bl	80130d8 <_printf_common>
 8012d0c:	3001      	adds	r0, #1
 8012d0e:	f040 808d 	bne.w	8012e2c <_printf_float+0x1d4>
 8012d12:	f04f 30ff 	mov.w	r0, #4294967295
 8012d16:	b00d      	add	sp, #52	; 0x34
 8012d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d1c:	4642      	mov	r2, r8
 8012d1e:	464b      	mov	r3, r9
 8012d20:	4640      	mov	r0, r8
 8012d22:	4649      	mov	r1, r9
 8012d24:	f7ed ff1a 	bl	8000b5c <__aeabi_dcmpun>
 8012d28:	b110      	cbz	r0, 8012d30 <_printf_float+0xd8>
 8012d2a:	4a8c      	ldr	r2, [pc, #560]	; (8012f5c <_printf_float+0x304>)
 8012d2c:	4b8c      	ldr	r3, [pc, #560]	; (8012f60 <_printf_float+0x308>)
 8012d2e:	e7da      	b.n	8012ce6 <_printf_float+0x8e>
 8012d30:	6861      	ldr	r1, [r4, #4]
 8012d32:	1c4b      	adds	r3, r1, #1
 8012d34:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8012d38:	a80a      	add	r0, sp, #40	; 0x28
 8012d3a:	d13e      	bne.n	8012dba <_printf_float+0x162>
 8012d3c:	2306      	movs	r3, #6
 8012d3e:	6063      	str	r3, [r4, #4]
 8012d40:	2300      	movs	r3, #0
 8012d42:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012d46:	ab09      	add	r3, sp, #36	; 0x24
 8012d48:	9300      	str	r3, [sp, #0]
 8012d4a:	ec49 8b10 	vmov	d0, r8, r9
 8012d4e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012d52:	6022      	str	r2, [r4, #0]
 8012d54:	f8cd a004 	str.w	sl, [sp, #4]
 8012d58:	6861      	ldr	r1, [r4, #4]
 8012d5a:	4628      	mov	r0, r5
 8012d5c:	f7ff fee8 	bl	8012b30 <__cvt>
 8012d60:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012d64:	2b47      	cmp	r3, #71	; 0x47
 8012d66:	4680      	mov	r8, r0
 8012d68:	d109      	bne.n	8012d7e <_printf_float+0x126>
 8012d6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d6c:	1cd8      	adds	r0, r3, #3
 8012d6e:	db02      	blt.n	8012d76 <_printf_float+0x11e>
 8012d70:	6862      	ldr	r2, [r4, #4]
 8012d72:	4293      	cmp	r3, r2
 8012d74:	dd47      	ble.n	8012e06 <_printf_float+0x1ae>
 8012d76:	f1aa 0a02 	sub.w	sl, sl, #2
 8012d7a:	fa5f fa8a 	uxtb.w	sl, sl
 8012d7e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012d82:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012d84:	d824      	bhi.n	8012dd0 <_printf_float+0x178>
 8012d86:	3901      	subs	r1, #1
 8012d88:	4652      	mov	r2, sl
 8012d8a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012d8e:	9109      	str	r1, [sp, #36]	; 0x24
 8012d90:	f7ff ff2f 	bl	8012bf2 <__exponent>
 8012d94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012d96:	1813      	adds	r3, r2, r0
 8012d98:	2a01      	cmp	r2, #1
 8012d9a:	4681      	mov	r9, r0
 8012d9c:	6123      	str	r3, [r4, #16]
 8012d9e:	dc02      	bgt.n	8012da6 <_printf_float+0x14e>
 8012da0:	6822      	ldr	r2, [r4, #0]
 8012da2:	07d1      	lsls	r1, r2, #31
 8012da4:	d501      	bpl.n	8012daa <_printf_float+0x152>
 8012da6:	3301      	adds	r3, #1
 8012da8:	6123      	str	r3, [r4, #16]
 8012daa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d0a5      	beq.n	8012cfe <_printf_float+0xa6>
 8012db2:	232d      	movs	r3, #45	; 0x2d
 8012db4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012db8:	e7a1      	b.n	8012cfe <_printf_float+0xa6>
 8012dba:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8012dbe:	f000 8177 	beq.w	80130b0 <_printf_float+0x458>
 8012dc2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012dc6:	d1bb      	bne.n	8012d40 <_printf_float+0xe8>
 8012dc8:	2900      	cmp	r1, #0
 8012dca:	d1b9      	bne.n	8012d40 <_printf_float+0xe8>
 8012dcc:	2301      	movs	r3, #1
 8012dce:	e7b6      	b.n	8012d3e <_printf_float+0xe6>
 8012dd0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8012dd4:	d119      	bne.n	8012e0a <_printf_float+0x1b2>
 8012dd6:	2900      	cmp	r1, #0
 8012dd8:	6863      	ldr	r3, [r4, #4]
 8012dda:	dd0c      	ble.n	8012df6 <_printf_float+0x19e>
 8012ddc:	6121      	str	r1, [r4, #16]
 8012dde:	b913      	cbnz	r3, 8012de6 <_printf_float+0x18e>
 8012de0:	6822      	ldr	r2, [r4, #0]
 8012de2:	07d2      	lsls	r2, r2, #31
 8012de4:	d502      	bpl.n	8012dec <_printf_float+0x194>
 8012de6:	3301      	adds	r3, #1
 8012de8:	440b      	add	r3, r1
 8012dea:	6123      	str	r3, [r4, #16]
 8012dec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012dee:	65a3      	str	r3, [r4, #88]	; 0x58
 8012df0:	f04f 0900 	mov.w	r9, #0
 8012df4:	e7d9      	b.n	8012daa <_printf_float+0x152>
 8012df6:	b913      	cbnz	r3, 8012dfe <_printf_float+0x1a6>
 8012df8:	6822      	ldr	r2, [r4, #0]
 8012dfa:	07d0      	lsls	r0, r2, #31
 8012dfc:	d501      	bpl.n	8012e02 <_printf_float+0x1aa>
 8012dfe:	3302      	adds	r3, #2
 8012e00:	e7f3      	b.n	8012dea <_printf_float+0x192>
 8012e02:	2301      	movs	r3, #1
 8012e04:	e7f1      	b.n	8012dea <_printf_float+0x192>
 8012e06:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8012e0a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012e0e:	4293      	cmp	r3, r2
 8012e10:	db05      	blt.n	8012e1e <_printf_float+0x1c6>
 8012e12:	6822      	ldr	r2, [r4, #0]
 8012e14:	6123      	str	r3, [r4, #16]
 8012e16:	07d1      	lsls	r1, r2, #31
 8012e18:	d5e8      	bpl.n	8012dec <_printf_float+0x194>
 8012e1a:	3301      	adds	r3, #1
 8012e1c:	e7e5      	b.n	8012dea <_printf_float+0x192>
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	bfd4      	ite	le
 8012e22:	f1c3 0302 	rsble	r3, r3, #2
 8012e26:	2301      	movgt	r3, #1
 8012e28:	4413      	add	r3, r2
 8012e2a:	e7de      	b.n	8012dea <_printf_float+0x192>
 8012e2c:	6823      	ldr	r3, [r4, #0]
 8012e2e:	055a      	lsls	r2, r3, #21
 8012e30:	d407      	bmi.n	8012e42 <_printf_float+0x1ea>
 8012e32:	6923      	ldr	r3, [r4, #16]
 8012e34:	4642      	mov	r2, r8
 8012e36:	4631      	mov	r1, r6
 8012e38:	4628      	mov	r0, r5
 8012e3a:	47b8      	blx	r7
 8012e3c:	3001      	adds	r0, #1
 8012e3e:	d12b      	bne.n	8012e98 <_printf_float+0x240>
 8012e40:	e767      	b.n	8012d12 <_printf_float+0xba>
 8012e42:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012e46:	f240 80dc 	bls.w	8013002 <_printf_float+0x3aa>
 8012e4a:	2200      	movs	r2, #0
 8012e4c:	2300      	movs	r3, #0
 8012e4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012e52:	f7ed fe51 	bl	8000af8 <__aeabi_dcmpeq>
 8012e56:	2800      	cmp	r0, #0
 8012e58:	d033      	beq.n	8012ec2 <_printf_float+0x26a>
 8012e5a:	2301      	movs	r3, #1
 8012e5c:	4a41      	ldr	r2, [pc, #260]	; (8012f64 <_printf_float+0x30c>)
 8012e5e:	4631      	mov	r1, r6
 8012e60:	4628      	mov	r0, r5
 8012e62:	47b8      	blx	r7
 8012e64:	3001      	adds	r0, #1
 8012e66:	f43f af54 	beq.w	8012d12 <_printf_float+0xba>
 8012e6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012e6e:	429a      	cmp	r2, r3
 8012e70:	db02      	blt.n	8012e78 <_printf_float+0x220>
 8012e72:	6823      	ldr	r3, [r4, #0]
 8012e74:	07d8      	lsls	r0, r3, #31
 8012e76:	d50f      	bpl.n	8012e98 <_printf_float+0x240>
 8012e78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e7c:	4631      	mov	r1, r6
 8012e7e:	4628      	mov	r0, r5
 8012e80:	47b8      	blx	r7
 8012e82:	3001      	adds	r0, #1
 8012e84:	f43f af45 	beq.w	8012d12 <_printf_float+0xba>
 8012e88:	f04f 0800 	mov.w	r8, #0
 8012e8c:	f104 091a 	add.w	r9, r4, #26
 8012e90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e92:	3b01      	subs	r3, #1
 8012e94:	4543      	cmp	r3, r8
 8012e96:	dc09      	bgt.n	8012eac <_printf_float+0x254>
 8012e98:	6823      	ldr	r3, [r4, #0]
 8012e9a:	079b      	lsls	r3, r3, #30
 8012e9c:	f100 8103 	bmi.w	80130a6 <_printf_float+0x44e>
 8012ea0:	68e0      	ldr	r0, [r4, #12]
 8012ea2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012ea4:	4298      	cmp	r0, r3
 8012ea6:	bfb8      	it	lt
 8012ea8:	4618      	movlt	r0, r3
 8012eaa:	e734      	b.n	8012d16 <_printf_float+0xbe>
 8012eac:	2301      	movs	r3, #1
 8012eae:	464a      	mov	r2, r9
 8012eb0:	4631      	mov	r1, r6
 8012eb2:	4628      	mov	r0, r5
 8012eb4:	47b8      	blx	r7
 8012eb6:	3001      	adds	r0, #1
 8012eb8:	f43f af2b 	beq.w	8012d12 <_printf_float+0xba>
 8012ebc:	f108 0801 	add.w	r8, r8, #1
 8012ec0:	e7e6      	b.n	8012e90 <_printf_float+0x238>
 8012ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	dc2b      	bgt.n	8012f20 <_printf_float+0x2c8>
 8012ec8:	2301      	movs	r3, #1
 8012eca:	4a26      	ldr	r2, [pc, #152]	; (8012f64 <_printf_float+0x30c>)
 8012ecc:	4631      	mov	r1, r6
 8012ece:	4628      	mov	r0, r5
 8012ed0:	47b8      	blx	r7
 8012ed2:	3001      	adds	r0, #1
 8012ed4:	f43f af1d 	beq.w	8012d12 <_printf_float+0xba>
 8012ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012eda:	b923      	cbnz	r3, 8012ee6 <_printf_float+0x28e>
 8012edc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012ede:	b913      	cbnz	r3, 8012ee6 <_printf_float+0x28e>
 8012ee0:	6823      	ldr	r3, [r4, #0]
 8012ee2:	07d9      	lsls	r1, r3, #31
 8012ee4:	d5d8      	bpl.n	8012e98 <_printf_float+0x240>
 8012ee6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012eea:	4631      	mov	r1, r6
 8012eec:	4628      	mov	r0, r5
 8012eee:	47b8      	blx	r7
 8012ef0:	3001      	adds	r0, #1
 8012ef2:	f43f af0e 	beq.w	8012d12 <_printf_float+0xba>
 8012ef6:	f04f 0900 	mov.w	r9, #0
 8012efa:	f104 0a1a 	add.w	sl, r4, #26
 8012efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012f00:	425b      	negs	r3, r3
 8012f02:	454b      	cmp	r3, r9
 8012f04:	dc01      	bgt.n	8012f0a <_printf_float+0x2b2>
 8012f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f08:	e794      	b.n	8012e34 <_printf_float+0x1dc>
 8012f0a:	2301      	movs	r3, #1
 8012f0c:	4652      	mov	r2, sl
 8012f0e:	4631      	mov	r1, r6
 8012f10:	4628      	mov	r0, r5
 8012f12:	47b8      	blx	r7
 8012f14:	3001      	adds	r0, #1
 8012f16:	f43f aefc 	beq.w	8012d12 <_printf_float+0xba>
 8012f1a:	f109 0901 	add.w	r9, r9, #1
 8012f1e:	e7ee      	b.n	8012efe <_printf_float+0x2a6>
 8012f20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012f22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012f24:	429a      	cmp	r2, r3
 8012f26:	bfa8      	it	ge
 8012f28:	461a      	movge	r2, r3
 8012f2a:	2a00      	cmp	r2, #0
 8012f2c:	4691      	mov	r9, r2
 8012f2e:	dd07      	ble.n	8012f40 <_printf_float+0x2e8>
 8012f30:	4613      	mov	r3, r2
 8012f32:	4631      	mov	r1, r6
 8012f34:	4642      	mov	r2, r8
 8012f36:	4628      	mov	r0, r5
 8012f38:	47b8      	blx	r7
 8012f3a:	3001      	adds	r0, #1
 8012f3c:	f43f aee9 	beq.w	8012d12 <_printf_float+0xba>
 8012f40:	f104 031a 	add.w	r3, r4, #26
 8012f44:	f04f 0b00 	mov.w	fp, #0
 8012f48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012f4c:	9306      	str	r3, [sp, #24]
 8012f4e:	e015      	b.n	8012f7c <_printf_float+0x324>
 8012f50:	7fefffff 	.word	0x7fefffff
 8012f54:	080181e0 	.word	0x080181e0
 8012f58:	080181dc 	.word	0x080181dc
 8012f5c:	080181e8 	.word	0x080181e8
 8012f60:	080181e4 	.word	0x080181e4
 8012f64:	0801840b 	.word	0x0801840b
 8012f68:	2301      	movs	r3, #1
 8012f6a:	9a06      	ldr	r2, [sp, #24]
 8012f6c:	4631      	mov	r1, r6
 8012f6e:	4628      	mov	r0, r5
 8012f70:	47b8      	blx	r7
 8012f72:	3001      	adds	r0, #1
 8012f74:	f43f aecd 	beq.w	8012d12 <_printf_float+0xba>
 8012f78:	f10b 0b01 	add.w	fp, fp, #1
 8012f7c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8012f80:	ebaa 0309 	sub.w	r3, sl, r9
 8012f84:	455b      	cmp	r3, fp
 8012f86:	dcef      	bgt.n	8012f68 <_printf_float+0x310>
 8012f88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012f8c:	429a      	cmp	r2, r3
 8012f8e:	44d0      	add	r8, sl
 8012f90:	db15      	blt.n	8012fbe <_printf_float+0x366>
 8012f92:	6823      	ldr	r3, [r4, #0]
 8012f94:	07da      	lsls	r2, r3, #31
 8012f96:	d412      	bmi.n	8012fbe <_printf_float+0x366>
 8012f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012f9c:	eba3 020a 	sub.w	r2, r3, sl
 8012fa0:	eba3 0a01 	sub.w	sl, r3, r1
 8012fa4:	4592      	cmp	sl, r2
 8012fa6:	bfa8      	it	ge
 8012fa8:	4692      	movge	sl, r2
 8012faa:	f1ba 0f00 	cmp.w	sl, #0
 8012fae:	dc0e      	bgt.n	8012fce <_printf_float+0x376>
 8012fb0:	f04f 0800 	mov.w	r8, #0
 8012fb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012fb8:	f104 091a 	add.w	r9, r4, #26
 8012fbc:	e019      	b.n	8012ff2 <_printf_float+0x39a>
 8012fbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012fc2:	4631      	mov	r1, r6
 8012fc4:	4628      	mov	r0, r5
 8012fc6:	47b8      	blx	r7
 8012fc8:	3001      	adds	r0, #1
 8012fca:	d1e5      	bne.n	8012f98 <_printf_float+0x340>
 8012fcc:	e6a1      	b.n	8012d12 <_printf_float+0xba>
 8012fce:	4653      	mov	r3, sl
 8012fd0:	4642      	mov	r2, r8
 8012fd2:	4631      	mov	r1, r6
 8012fd4:	4628      	mov	r0, r5
 8012fd6:	47b8      	blx	r7
 8012fd8:	3001      	adds	r0, #1
 8012fda:	d1e9      	bne.n	8012fb0 <_printf_float+0x358>
 8012fdc:	e699      	b.n	8012d12 <_printf_float+0xba>
 8012fde:	2301      	movs	r3, #1
 8012fe0:	464a      	mov	r2, r9
 8012fe2:	4631      	mov	r1, r6
 8012fe4:	4628      	mov	r0, r5
 8012fe6:	47b8      	blx	r7
 8012fe8:	3001      	adds	r0, #1
 8012fea:	f43f ae92 	beq.w	8012d12 <_printf_float+0xba>
 8012fee:	f108 0801 	add.w	r8, r8, #1
 8012ff2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012ff6:	1a9b      	subs	r3, r3, r2
 8012ff8:	eba3 030a 	sub.w	r3, r3, sl
 8012ffc:	4543      	cmp	r3, r8
 8012ffe:	dcee      	bgt.n	8012fde <_printf_float+0x386>
 8013000:	e74a      	b.n	8012e98 <_printf_float+0x240>
 8013002:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013004:	2a01      	cmp	r2, #1
 8013006:	dc01      	bgt.n	801300c <_printf_float+0x3b4>
 8013008:	07db      	lsls	r3, r3, #31
 801300a:	d53a      	bpl.n	8013082 <_printf_float+0x42a>
 801300c:	2301      	movs	r3, #1
 801300e:	4642      	mov	r2, r8
 8013010:	4631      	mov	r1, r6
 8013012:	4628      	mov	r0, r5
 8013014:	47b8      	blx	r7
 8013016:	3001      	adds	r0, #1
 8013018:	f43f ae7b 	beq.w	8012d12 <_printf_float+0xba>
 801301c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013020:	4631      	mov	r1, r6
 8013022:	4628      	mov	r0, r5
 8013024:	47b8      	blx	r7
 8013026:	3001      	adds	r0, #1
 8013028:	f108 0801 	add.w	r8, r8, #1
 801302c:	f43f ae71 	beq.w	8012d12 <_printf_float+0xba>
 8013030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013032:	2200      	movs	r2, #0
 8013034:	f103 3aff 	add.w	sl, r3, #4294967295
 8013038:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801303c:	2300      	movs	r3, #0
 801303e:	f7ed fd5b 	bl	8000af8 <__aeabi_dcmpeq>
 8013042:	b9c8      	cbnz	r0, 8013078 <_printf_float+0x420>
 8013044:	4653      	mov	r3, sl
 8013046:	4642      	mov	r2, r8
 8013048:	4631      	mov	r1, r6
 801304a:	4628      	mov	r0, r5
 801304c:	47b8      	blx	r7
 801304e:	3001      	adds	r0, #1
 8013050:	d10e      	bne.n	8013070 <_printf_float+0x418>
 8013052:	e65e      	b.n	8012d12 <_printf_float+0xba>
 8013054:	2301      	movs	r3, #1
 8013056:	4652      	mov	r2, sl
 8013058:	4631      	mov	r1, r6
 801305a:	4628      	mov	r0, r5
 801305c:	47b8      	blx	r7
 801305e:	3001      	adds	r0, #1
 8013060:	f43f ae57 	beq.w	8012d12 <_printf_float+0xba>
 8013064:	f108 0801 	add.w	r8, r8, #1
 8013068:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801306a:	3b01      	subs	r3, #1
 801306c:	4543      	cmp	r3, r8
 801306e:	dcf1      	bgt.n	8013054 <_printf_float+0x3fc>
 8013070:	464b      	mov	r3, r9
 8013072:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013076:	e6de      	b.n	8012e36 <_printf_float+0x1de>
 8013078:	f04f 0800 	mov.w	r8, #0
 801307c:	f104 0a1a 	add.w	sl, r4, #26
 8013080:	e7f2      	b.n	8013068 <_printf_float+0x410>
 8013082:	2301      	movs	r3, #1
 8013084:	e7df      	b.n	8013046 <_printf_float+0x3ee>
 8013086:	2301      	movs	r3, #1
 8013088:	464a      	mov	r2, r9
 801308a:	4631      	mov	r1, r6
 801308c:	4628      	mov	r0, r5
 801308e:	47b8      	blx	r7
 8013090:	3001      	adds	r0, #1
 8013092:	f43f ae3e 	beq.w	8012d12 <_printf_float+0xba>
 8013096:	f108 0801 	add.w	r8, r8, #1
 801309a:	68e3      	ldr	r3, [r4, #12]
 801309c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801309e:	1a9b      	subs	r3, r3, r2
 80130a0:	4543      	cmp	r3, r8
 80130a2:	dcf0      	bgt.n	8013086 <_printf_float+0x42e>
 80130a4:	e6fc      	b.n	8012ea0 <_printf_float+0x248>
 80130a6:	f04f 0800 	mov.w	r8, #0
 80130aa:	f104 0919 	add.w	r9, r4, #25
 80130ae:	e7f4      	b.n	801309a <_printf_float+0x442>
 80130b0:	2900      	cmp	r1, #0
 80130b2:	f43f ae8b 	beq.w	8012dcc <_printf_float+0x174>
 80130b6:	2300      	movs	r3, #0
 80130b8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80130bc:	ab09      	add	r3, sp, #36	; 0x24
 80130be:	9300      	str	r3, [sp, #0]
 80130c0:	ec49 8b10 	vmov	d0, r8, r9
 80130c4:	6022      	str	r2, [r4, #0]
 80130c6:	f8cd a004 	str.w	sl, [sp, #4]
 80130ca:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80130ce:	4628      	mov	r0, r5
 80130d0:	f7ff fd2e 	bl	8012b30 <__cvt>
 80130d4:	4680      	mov	r8, r0
 80130d6:	e648      	b.n	8012d6a <_printf_float+0x112>

080130d8 <_printf_common>:
 80130d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80130dc:	4691      	mov	r9, r2
 80130de:	461f      	mov	r7, r3
 80130e0:	688a      	ldr	r2, [r1, #8]
 80130e2:	690b      	ldr	r3, [r1, #16]
 80130e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80130e8:	4293      	cmp	r3, r2
 80130ea:	bfb8      	it	lt
 80130ec:	4613      	movlt	r3, r2
 80130ee:	f8c9 3000 	str.w	r3, [r9]
 80130f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80130f6:	4606      	mov	r6, r0
 80130f8:	460c      	mov	r4, r1
 80130fa:	b112      	cbz	r2, 8013102 <_printf_common+0x2a>
 80130fc:	3301      	adds	r3, #1
 80130fe:	f8c9 3000 	str.w	r3, [r9]
 8013102:	6823      	ldr	r3, [r4, #0]
 8013104:	0699      	lsls	r1, r3, #26
 8013106:	bf42      	ittt	mi
 8013108:	f8d9 3000 	ldrmi.w	r3, [r9]
 801310c:	3302      	addmi	r3, #2
 801310e:	f8c9 3000 	strmi.w	r3, [r9]
 8013112:	6825      	ldr	r5, [r4, #0]
 8013114:	f015 0506 	ands.w	r5, r5, #6
 8013118:	d107      	bne.n	801312a <_printf_common+0x52>
 801311a:	f104 0a19 	add.w	sl, r4, #25
 801311e:	68e3      	ldr	r3, [r4, #12]
 8013120:	f8d9 2000 	ldr.w	r2, [r9]
 8013124:	1a9b      	subs	r3, r3, r2
 8013126:	42ab      	cmp	r3, r5
 8013128:	dc28      	bgt.n	801317c <_printf_common+0xa4>
 801312a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801312e:	6822      	ldr	r2, [r4, #0]
 8013130:	3300      	adds	r3, #0
 8013132:	bf18      	it	ne
 8013134:	2301      	movne	r3, #1
 8013136:	0692      	lsls	r2, r2, #26
 8013138:	d42d      	bmi.n	8013196 <_printf_common+0xbe>
 801313a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801313e:	4639      	mov	r1, r7
 8013140:	4630      	mov	r0, r6
 8013142:	47c0      	blx	r8
 8013144:	3001      	adds	r0, #1
 8013146:	d020      	beq.n	801318a <_printf_common+0xb2>
 8013148:	6823      	ldr	r3, [r4, #0]
 801314a:	68e5      	ldr	r5, [r4, #12]
 801314c:	f8d9 2000 	ldr.w	r2, [r9]
 8013150:	f003 0306 	and.w	r3, r3, #6
 8013154:	2b04      	cmp	r3, #4
 8013156:	bf08      	it	eq
 8013158:	1aad      	subeq	r5, r5, r2
 801315a:	68a3      	ldr	r3, [r4, #8]
 801315c:	6922      	ldr	r2, [r4, #16]
 801315e:	bf0c      	ite	eq
 8013160:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013164:	2500      	movne	r5, #0
 8013166:	4293      	cmp	r3, r2
 8013168:	bfc4      	itt	gt
 801316a:	1a9b      	subgt	r3, r3, r2
 801316c:	18ed      	addgt	r5, r5, r3
 801316e:	f04f 0900 	mov.w	r9, #0
 8013172:	341a      	adds	r4, #26
 8013174:	454d      	cmp	r5, r9
 8013176:	d11a      	bne.n	80131ae <_printf_common+0xd6>
 8013178:	2000      	movs	r0, #0
 801317a:	e008      	b.n	801318e <_printf_common+0xb6>
 801317c:	2301      	movs	r3, #1
 801317e:	4652      	mov	r2, sl
 8013180:	4639      	mov	r1, r7
 8013182:	4630      	mov	r0, r6
 8013184:	47c0      	blx	r8
 8013186:	3001      	adds	r0, #1
 8013188:	d103      	bne.n	8013192 <_printf_common+0xba>
 801318a:	f04f 30ff 	mov.w	r0, #4294967295
 801318e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013192:	3501      	adds	r5, #1
 8013194:	e7c3      	b.n	801311e <_printf_common+0x46>
 8013196:	18e1      	adds	r1, r4, r3
 8013198:	1c5a      	adds	r2, r3, #1
 801319a:	2030      	movs	r0, #48	; 0x30
 801319c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80131a0:	4422      	add	r2, r4
 80131a2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80131a6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80131aa:	3302      	adds	r3, #2
 80131ac:	e7c5      	b.n	801313a <_printf_common+0x62>
 80131ae:	2301      	movs	r3, #1
 80131b0:	4622      	mov	r2, r4
 80131b2:	4639      	mov	r1, r7
 80131b4:	4630      	mov	r0, r6
 80131b6:	47c0      	blx	r8
 80131b8:	3001      	adds	r0, #1
 80131ba:	d0e6      	beq.n	801318a <_printf_common+0xb2>
 80131bc:	f109 0901 	add.w	r9, r9, #1
 80131c0:	e7d8      	b.n	8013174 <_printf_common+0x9c>
	...

080131c4 <_printf_i>:
 80131c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80131c8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80131cc:	460c      	mov	r4, r1
 80131ce:	7e09      	ldrb	r1, [r1, #24]
 80131d0:	b085      	sub	sp, #20
 80131d2:	296e      	cmp	r1, #110	; 0x6e
 80131d4:	4617      	mov	r7, r2
 80131d6:	4606      	mov	r6, r0
 80131d8:	4698      	mov	r8, r3
 80131da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80131dc:	f000 80b3 	beq.w	8013346 <_printf_i+0x182>
 80131e0:	d822      	bhi.n	8013228 <_printf_i+0x64>
 80131e2:	2963      	cmp	r1, #99	; 0x63
 80131e4:	d036      	beq.n	8013254 <_printf_i+0x90>
 80131e6:	d80a      	bhi.n	80131fe <_printf_i+0x3a>
 80131e8:	2900      	cmp	r1, #0
 80131ea:	f000 80b9 	beq.w	8013360 <_printf_i+0x19c>
 80131ee:	2958      	cmp	r1, #88	; 0x58
 80131f0:	f000 8083 	beq.w	80132fa <_printf_i+0x136>
 80131f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80131f8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80131fc:	e032      	b.n	8013264 <_printf_i+0xa0>
 80131fe:	2964      	cmp	r1, #100	; 0x64
 8013200:	d001      	beq.n	8013206 <_printf_i+0x42>
 8013202:	2969      	cmp	r1, #105	; 0x69
 8013204:	d1f6      	bne.n	80131f4 <_printf_i+0x30>
 8013206:	6820      	ldr	r0, [r4, #0]
 8013208:	6813      	ldr	r3, [r2, #0]
 801320a:	0605      	lsls	r5, r0, #24
 801320c:	f103 0104 	add.w	r1, r3, #4
 8013210:	d52a      	bpl.n	8013268 <_printf_i+0xa4>
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	6011      	str	r1, [r2, #0]
 8013216:	2b00      	cmp	r3, #0
 8013218:	da03      	bge.n	8013222 <_printf_i+0x5e>
 801321a:	222d      	movs	r2, #45	; 0x2d
 801321c:	425b      	negs	r3, r3
 801321e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8013222:	486f      	ldr	r0, [pc, #444]	; (80133e0 <_printf_i+0x21c>)
 8013224:	220a      	movs	r2, #10
 8013226:	e039      	b.n	801329c <_printf_i+0xd8>
 8013228:	2973      	cmp	r1, #115	; 0x73
 801322a:	f000 809d 	beq.w	8013368 <_printf_i+0x1a4>
 801322e:	d808      	bhi.n	8013242 <_printf_i+0x7e>
 8013230:	296f      	cmp	r1, #111	; 0x6f
 8013232:	d020      	beq.n	8013276 <_printf_i+0xb2>
 8013234:	2970      	cmp	r1, #112	; 0x70
 8013236:	d1dd      	bne.n	80131f4 <_printf_i+0x30>
 8013238:	6823      	ldr	r3, [r4, #0]
 801323a:	f043 0320 	orr.w	r3, r3, #32
 801323e:	6023      	str	r3, [r4, #0]
 8013240:	e003      	b.n	801324a <_printf_i+0x86>
 8013242:	2975      	cmp	r1, #117	; 0x75
 8013244:	d017      	beq.n	8013276 <_printf_i+0xb2>
 8013246:	2978      	cmp	r1, #120	; 0x78
 8013248:	d1d4      	bne.n	80131f4 <_printf_i+0x30>
 801324a:	2378      	movs	r3, #120	; 0x78
 801324c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013250:	4864      	ldr	r0, [pc, #400]	; (80133e4 <_printf_i+0x220>)
 8013252:	e055      	b.n	8013300 <_printf_i+0x13c>
 8013254:	6813      	ldr	r3, [r2, #0]
 8013256:	1d19      	adds	r1, r3, #4
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	6011      	str	r1, [r2, #0]
 801325c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013260:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013264:	2301      	movs	r3, #1
 8013266:	e08c      	b.n	8013382 <_printf_i+0x1be>
 8013268:	681b      	ldr	r3, [r3, #0]
 801326a:	6011      	str	r1, [r2, #0]
 801326c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013270:	bf18      	it	ne
 8013272:	b21b      	sxthne	r3, r3
 8013274:	e7cf      	b.n	8013216 <_printf_i+0x52>
 8013276:	6813      	ldr	r3, [r2, #0]
 8013278:	6825      	ldr	r5, [r4, #0]
 801327a:	1d18      	adds	r0, r3, #4
 801327c:	6010      	str	r0, [r2, #0]
 801327e:	0628      	lsls	r0, r5, #24
 8013280:	d501      	bpl.n	8013286 <_printf_i+0xc2>
 8013282:	681b      	ldr	r3, [r3, #0]
 8013284:	e002      	b.n	801328c <_printf_i+0xc8>
 8013286:	0668      	lsls	r0, r5, #25
 8013288:	d5fb      	bpl.n	8013282 <_printf_i+0xbe>
 801328a:	881b      	ldrh	r3, [r3, #0]
 801328c:	4854      	ldr	r0, [pc, #336]	; (80133e0 <_printf_i+0x21c>)
 801328e:	296f      	cmp	r1, #111	; 0x6f
 8013290:	bf14      	ite	ne
 8013292:	220a      	movne	r2, #10
 8013294:	2208      	moveq	r2, #8
 8013296:	2100      	movs	r1, #0
 8013298:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801329c:	6865      	ldr	r5, [r4, #4]
 801329e:	60a5      	str	r5, [r4, #8]
 80132a0:	2d00      	cmp	r5, #0
 80132a2:	f2c0 8095 	blt.w	80133d0 <_printf_i+0x20c>
 80132a6:	6821      	ldr	r1, [r4, #0]
 80132a8:	f021 0104 	bic.w	r1, r1, #4
 80132ac:	6021      	str	r1, [r4, #0]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d13d      	bne.n	801332e <_printf_i+0x16a>
 80132b2:	2d00      	cmp	r5, #0
 80132b4:	f040 808e 	bne.w	80133d4 <_printf_i+0x210>
 80132b8:	4665      	mov	r5, ip
 80132ba:	2a08      	cmp	r2, #8
 80132bc:	d10b      	bne.n	80132d6 <_printf_i+0x112>
 80132be:	6823      	ldr	r3, [r4, #0]
 80132c0:	07db      	lsls	r3, r3, #31
 80132c2:	d508      	bpl.n	80132d6 <_printf_i+0x112>
 80132c4:	6923      	ldr	r3, [r4, #16]
 80132c6:	6862      	ldr	r2, [r4, #4]
 80132c8:	429a      	cmp	r2, r3
 80132ca:	bfde      	ittt	le
 80132cc:	2330      	movle	r3, #48	; 0x30
 80132ce:	f805 3c01 	strble.w	r3, [r5, #-1]
 80132d2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80132d6:	ebac 0305 	sub.w	r3, ip, r5
 80132da:	6123      	str	r3, [r4, #16]
 80132dc:	f8cd 8000 	str.w	r8, [sp]
 80132e0:	463b      	mov	r3, r7
 80132e2:	aa03      	add	r2, sp, #12
 80132e4:	4621      	mov	r1, r4
 80132e6:	4630      	mov	r0, r6
 80132e8:	f7ff fef6 	bl	80130d8 <_printf_common>
 80132ec:	3001      	adds	r0, #1
 80132ee:	d14d      	bne.n	801338c <_printf_i+0x1c8>
 80132f0:	f04f 30ff 	mov.w	r0, #4294967295
 80132f4:	b005      	add	sp, #20
 80132f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80132fa:	4839      	ldr	r0, [pc, #228]	; (80133e0 <_printf_i+0x21c>)
 80132fc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013300:	6813      	ldr	r3, [r2, #0]
 8013302:	6821      	ldr	r1, [r4, #0]
 8013304:	1d1d      	adds	r5, r3, #4
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	6015      	str	r5, [r2, #0]
 801330a:	060a      	lsls	r2, r1, #24
 801330c:	d50b      	bpl.n	8013326 <_printf_i+0x162>
 801330e:	07ca      	lsls	r2, r1, #31
 8013310:	bf44      	itt	mi
 8013312:	f041 0120 	orrmi.w	r1, r1, #32
 8013316:	6021      	strmi	r1, [r4, #0]
 8013318:	b91b      	cbnz	r3, 8013322 <_printf_i+0x15e>
 801331a:	6822      	ldr	r2, [r4, #0]
 801331c:	f022 0220 	bic.w	r2, r2, #32
 8013320:	6022      	str	r2, [r4, #0]
 8013322:	2210      	movs	r2, #16
 8013324:	e7b7      	b.n	8013296 <_printf_i+0xd2>
 8013326:	064d      	lsls	r5, r1, #25
 8013328:	bf48      	it	mi
 801332a:	b29b      	uxthmi	r3, r3
 801332c:	e7ef      	b.n	801330e <_printf_i+0x14a>
 801332e:	4665      	mov	r5, ip
 8013330:	fbb3 f1f2 	udiv	r1, r3, r2
 8013334:	fb02 3311 	mls	r3, r2, r1, r3
 8013338:	5cc3      	ldrb	r3, [r0, r3]
 801333a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801333e:	460b      	mov	r3, r1
 8013340:	2900      	cmp	r1, #0
 8013342:	d1f5      	bne.n	8013330 <_printf_i+0x16c>
 8013344:	e7b9      	b.n	80132ba <_printf_i+0xf6>
 8013346:	6813      	ldr	r3, [r2, #0]
 8013348:	6825      	ldr	r5, [r4, #0]
 801334a:	6961      	ldr	r1, [r4, #20]
 801334c:	1d18      	adds	r0, r3, #4
 801334e:	6010      	str	r0, [r2, #0]
 8013350:	0628      	lsls	r0, r5, #24
 8013352:	681b      	ldr	r3, [r3, #0]
 8013354:	d501      	bpl.n	801335a <_printf_i+0x196>
 8013356:	6019      	str	r1, [r3, #0]
 8013358:	e002      	b.n	8013360 <_printf_i+0x19c>
 801335a:	066a      	lsls	r2, r5, #25
 801335c:	d5fb      	bpl.n	8013356 <_printf_i+0x192>
 801335e:	8019      	strh	r1, [r3, #0]
 8013360:	2300      	movs	r3, #0
 8013362:	6123      	str	r3, [r4, #16]
 8013364:	4665      	mov	r5, ip
 8013366:	e7b9      	b.n	80132dc <_printf_i+0x118>
 8013368:	6813      	ldr	r3, [r2, #0]
 801336a:	1d19      	adds	r1, r3, #4
 801336c:	6011      	str	r1, [r2, #0]
 801336e:	681d      	ldr	r5, [r3, #0]
 8013370:	6862      	ldr	r2, [r4, #4]
 8013372:	2100      	movs	r1, #0
 8013374:	4628      	mov	r0, r5
 8013376:	f7ec ff4b 	bl	8000210 <memchr>
 801337a:	b108      	cbz	r0, 8013380 <_printf_i+0x1bc>
 801337c:	1b40      	subs	r0, r0, r5
 801337e:	6060      	str	r0, [r4, #4]
 8013380:	6863      	ldr	r3, [r4, #4]
 8013382:	6123      	str	r3, [r4, #16]
 8013384:	2300      	movs	r3, #0
 8013386:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801338a:	e7a7      	b.n	80132dc <_printf_i+0x118>
 801338c:	6923      	ldr	r3, [r4, #16]
 801338e:	462a      	mov	r2, r5
 8013390:	4639      	mov	r1, r7
 8013392:	4630      	mov	r0, r6
 8013394:	47c0      	blx	r8
 8013396:	3001      	adds	r0, #1
 8013398:	d0aa      	beq.n	80132f0 <_printf_i+0x12c>
 801339a:	6823      	ldr	r3, [r4, #0]
 801339c:	079b      	lsls	r3, r3, #30
 801339e:	d413      	bmi.n	80133c8 <_printf_i+0x204>
 80133a0:	68e0      	ldr	r0, [r4, #12]
 80133a2:	9b03      	ldr	r3, [sp, #12]
 80133a4:	4298      	cmp	r0, r3
 80133a6:	bfb8      	it	lt
 80133a8:	4618      	movlt	r0, r3
 80133aa:	e7a3      	b.n	80132f4 <_printf_i+0x130>
 80133ac:	2301      	movs	r3, #1
 80133ae:	464a      	mov	r2, r9
 80133b0:	4639      	mov	r1, r7
 80133b2:	4630      	mov	r0, r6
 80133b4:	47c0      	blx	r8
 80133b6:	3001      	adds	r0, #1
 80133b8:	d09a      	beq.n	80132f0 <_printf_i+0x12c>
 80133ba:	3501      	adds	r5, #1
 80133bc:	68e3      	ldr	r3, [r4, #12]
 80133be:	9a03      	ldr	r2, [sp, #12]
 80133c0:	1a9b      	subs	r3, r3, r2
 80133c2:	42ab      	cmp	r3, r5
 80133c4:	dcf2      	bgt.n	80133ac <_printf_i+0x1e8>
 80133c6:	e7eb      	b.n	80133a0 <_printf_i+0x1dc>
 80133c8:	2500      	movs	r5, #0
 80133ca:	f104 0919 	add.w	r9, r4, #25
 80133ce:	e7f5      	b.n	80133bc <_printf_i+0x1f8>
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	d1ac      	bne.n	801332e <_printf_i+0x16a>
 80133d4:	7803      	ldrb	r3, [r0, #0]
 80133d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80133da:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80133de:	e76c      	b.n	80132ba <_printf_i+0xf6>
 80133e0:	080181ec 	.word	0x080181ec
 80133e4:	080181fd 	.word	0x080181fd

080133e8 <_scanf_float>:
 80133e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133ec:	469a      	mov	sl, r3
 80133ee:	688b      	ldr	r3, [r1, #8]
 80133f0:	4616      	mov	r6, r2
 80133f2:	1e5a      	subs	r2, r3, #1
 80133f4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80133f8:	b087      	sub	sp, #28
 80133fa:	bf83      	ittte	hi
 80133fc:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8013400:	189b      	addhi	r3, r3, r2
 8013402:	9301      	strhi	r3, [sp, #4]
 8013404:	2300      	movls	r3, #0
 8013406:	bf86      	itte	hi
 8013408:	f240 135d 	movwhi	r3, #349	; 0x15d
 801340c:	608b      	strhi	r3, [r1, #8]
 801340e:	9301      	strls	r3, [sp, #4]
 8013410:	680b      	ldr	r3, [r1, #0]
 8013412:	4688      	mov	r8, r1
 8013414:	f04f 0b00 	mov.w	fp, #0
 8013418:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801341c:	f848 3b1c 	str.w	r3, [r8], #28
 8013420:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8013424:	4607      	mov	r7, r0
 8013426:	460c      	mov	r4, r1
 8013428:	4645      	mov	r5, r8
 801342a:	465a      	mov	r2, fp
 801342c:	46d9      	mov	r9, fp
 801342e:	f8cd b008 	str.w	fp, [sp, #8]
 8013432:	68a1      	ldr	r1, [r4, #8]
 8013434:	b181      	cbz	r1, 8013458 <_scanf_float+0x70>
 8013436:	6833      	ldr	r3, [r6, #0]
 8013438:	781b      	ldrb	r3, [r3, #0]
 801343a:	2b49      	cmp	r3, #73	; 0x49
 801343c:	d071      	beq.n	8013522 <_scanf_float+0x13a>
 801343e:	d84d      	bhi.n	80134dc <_scanf_float+0xf4>
 8013440:	2b39      	cmp	r3, #57	; 0x39
 8013442:	d840      	bhi.n	80134c6 <_scanf_float+0xde>
 8013444:	2b31      	cmp	r3, #49	; 0x31
 8013446:	f080 8088 	bcs.w	801355a <_scanf_float+0x172>
 801344a:	2b2d      	cmp	r3, #45	; 0x2d
 801344c:	f000 8090 	beq.w	8013570 <_scanf_float+0x188>
 8013450:	d815      	bhi.n	801347e <_scanf_float+0x96>
 8013452:	2b2b      	cmp	r3, #43	; 0x2b
 8013454:	f000 808c 	beq.w	8013570 <_scanf_float+0x188>
 8013458:	f1b9 0f00 	cmp.w	r9, #0
 801345c:	d003      	beq.n	8013466 <_scanf_float+0x7e>
 801345e:	6823      	ldr	r3, [r4, #0]
 8013460:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013464:	6023      	str	r3, [r4, #0]
 8013466:	3a01      	subs	r2, #1
 8013468:	2a01      	cmp	r2, #1
 801346a:	f200 80ea 	bhi.w	8013642 <_scanf_float+0x25a>
 801346e:	4545      	cmp	r5, r8
 8013470:	f200 80dc 	bhi.w	801362c <_scanf_float+0x244>
 8013474:	2601      	movs	r6, #1
 8013476:	4630      	mov	r0, r6
 8013478:	b007      	add	sp, #28
 801347a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801347e:	2b2e      	cmp	r3, #46	; 0x2e
 8013480:	f000 809f 	beq.w	80135c2 <_scanf_float+0x1da>
 8013484:	2b30      	cmp	r3, #48	; 0x30
 8013486:	d1e7      	bne.n	8013458 <_scanf_float+0x70>
 8013488:	6820      	ldr	r0, [r4, #0]
 801348a:	f410 7f80 	tst.w	r0, #256	; 0x100
 801348e:	d064      	beq.n	801355a <_scanf_float+0x172>
 8013490:	9b01      	ldr	r3, [sp, #4]
 8013492:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8013496:	6020      	str	r0, [r4, #0]
 8013498:	f109 0901 	add.w	r9, r9, #1
 801349c:	b11b      	cbz	r3, 80134a6 <_scanf_float+0xbe>
 801349e:	3b01      	subs	r3, #1
 80134a0:	3101      	adds	r1, #1
 80134a2:	9301      	str	r3, [sp, #4]
 80134a4:	60a1      	str	r1, [r4, #8]
 80134a6:	68a3      	ldr	r3, [r4, #8]
 80134a8:	3b01      	subs	r3, #1
 80134aa:	60a3      	str	r3, [r4, #8]
 80134ac:	6923      	ldr	r3, [r4, #16]
 80134ae:	3301      	adds	r3, #1
 80134b0:	6123      	str	r3, [r4, #16]
 80134b2:	6873      	ldr	r3, [r6, #4]
 80134b4:	3b01      	subs	r3, #1
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	6073      	str	r3, [r6, #4]
 80134ba:	f340 80ac 	ble.w	8013616 <_scanf_float+0x22e>
 80134be:	6833      	ldr	r3, [r6, #0]
 80134c0:	3301      	adds	r3, #1
 80134c2:	6033      	str	r3, [r6, #0]
 80134c4:	e7b5      	b.n	8013432 <_scanf_float+0x4a>
 80134c6:	2b45      	cmp	r3, #69	; 0x45
 80134c8:	f000 8085 	beq.w	80135d6 <_scanf_float+0x1ee>
 80134cc:	2b46      	cmp	r3, #70	; 0x46
 80134ce:	d06a      	beq.n	80135a6 <_scanf_float+0x1be>
 80134d0:	2b41      	cmp	r3, #65	; 0x41
 80134d2:	d1c1      	bne.n	8013458 <_scanf_float+0x70>
 80134d4:	2a01      	cmp	r2, #1
 80134d6:	d1bf      	bne.n	8013458 <_scanf_float+0x70>
 80134d8:	2202      	movs	r2, #2
 80134da:	e046      	b.n	801356a <_scanf_float+0x182>
 80134dc:	2b65      	cmp	r3, #101	; 0x65
 80134de:	d07a      	beq.n	80135d6 <_scanf_float+0x1ee>
 80134e0:	d818      	bhi.n	8013514 <_scanf_float+0x12c>
 80134e2:	2b54      	cmp	r3, #84	; 0x54
 80134e4:	d066      	beq.n	80135b4 <_scanf_float+0x1cc>
 80134e6:	d811      	bhi.n	801350c <_scanf_float+0x124>
 80134e8:	2b4e      	cmp	r3, #78	; 0x4e
 80134ea:	d1b5      	bne.n	8013458 <_scanf_float+0x70>
 80134ec:	2a00      	cmp	r2, #0
 80134ee:	d146      	bne.n	801357e <_scanf_float+0x196>
 80134f0:	f1b9 0f00 	cmp.w	r9, #0
 80134f4:	d145      	bne.n	8013582 <_scanf_float+0x19a>
 80134f6:	6821      	ldr	r1, [r4, #0]
 80134f8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80134fc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013500:	d13f      	bne.n	8013582 <_scanf_float+0x19a>
 8013502:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013506:	6021      	str	r1, [r4, #0]
 8013508:	2201      	movs	r2, #1
 801350a:	e02e      	b.n	801356a <_scanf_float+0x182>
 801350c:	2b59      	cmp	r3, #89	; 0x59
 801350e:	d01e      	beq.n	801354e <_scanf_float+0x166>
 8013510:	2b61      	cmp	r3, #97	; 0x61
 8013512:	e7de      	b.n	80134d2 <_scanf_float+0xea>
 8013514:	2b6e      	cmp	r3, #110	; 0x6e
 8013516:	d0e9      	beq.n	80134ec <_scanf_float+0x104>
 8013518:	d815      	bhi.n	8013546 <_scanf_float+0x15e>
 801351a:	2b66      	cmp	r3, #102	; 0x66
 801351c:	d043      	beq.n	80135a6 <_scanf_float+0x1be>
 801351e:	2b69      	cmp	r3, #105	; 0x69
 8013520:	d19a      	bne.n	8013458 <_scanf_float+0x70>
 8013522:	f1bb 0f00 	cmp.w	fp, #0
 8013526:	d138      	bne.n	801359a <_scanf_float+0x1b2>
 8013528:	f1b9 0f00 	cmp.w	r9, #0
 801352c:	d197      	bne.n	801345e <_scanf_float+0x76>
 801352e:	6821      	ldr	r1, [r4, #0]
 8013530:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8013534:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013538:	d195      	bne.n	8013466 <_scanf_float+0x7e>
 801353a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801353e:	6021      	str	r1, [r4, #0]
 8013540:	f04f 0b01 	mov.w	fp, #1
 8013544:	e011      	b.n	801356a <_scanf_float+0x182>
 8013546:	2b74      	cmp	r3, #116	; 0x74
 8013548:	d034      	beq.n	80135b4 <_scanf_float+0x1cc>
 801354a:	2b79      	cmp	r3, #121	; 0x79
 801354c:	d184      	bne.n	8013458 <_scanf_float+0x70>
 801354e:	f1bb 0f07 	cmp.w	fp, #7
 8013552:	d181      	bne.n	8013458 <_scanf_float+0x70>
 8013554:	f04f 0b08 	mov.w	fp, #8
 8013558:	e007      	b.n	801356a <_scanf_float+0x182>
 801355a:	eb12 0f0b 	cmn.w	r2, fp
 801355e:	f47f af7b 	bne.w	8013458 <_scanf_float+0x70>
 8013562:	6821      	ldr	r1, [r4, #0]
 8013564:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8013568:	6021      	str	r1, [r4, #0]
 801356a:	702b      	strb	r3, [r5, #0]
 801356c:	3501      	adds	r5, #1
 801356e:	e79a      	b.n	80134a6 <_scanf_float+0xbe>
 8013570:	6821      	ldr	r1, [r4, #0]
 8013572:	0608      	lsls	r0, r1, #24
 8013574:	f57f af70 	bpl.w	8013458 <_scanf_float+0x70>
 8013578:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801357c:	e7f4      	b.n	8013568 <_scanf_float+0x180>
 801357e:	2a02      	cmp	r2, #2
 8013580:	d047      	beq.n	8013612 <_scanf_float+0x22a>
 8013582:	f1bb 0f01 	cmp.w	fp, #1
 8013586:	d003      	beq.n	8013590 <_scanf_float+0x1a8>
 8013588:	f1bb 0f04 	cmp.w	fp, #4
 801358c:	f47f af64 	bne.w	8013458 <_scanf_float+0x70>
 8013590:	f10b 0b01 	add.w	fp, fp, #1
 8013594:	fa5f fb8b 	uxtb.w	fp, fp
 8013598:	e7e7      	b.n	801356a <_scanf_float+0x182>
 801359a:	f1bb 0f03 	cmp.w	fp, #3
 801359e:	d0f7      	beq.n	8013590 <_scanf_float+0x1a8>
 80135a0:	f1bb 0f05 	cmp.w	fp, #5
 80135a4:	e7f2      	b.n	801358c <_scanf_float+0x1a4>
 80135a6:	f1bb 0f02 	cmp.w	fp, #2
 80135aa:	f47f af55 	bne.w	8013458 <_scanf_float+0x70>
 80135ae:	f04f 0b03 	mov.w	fp, #3
 80135b2:	e7da      	b.n	801356a <_scanf_float+0x182>
 80135b4:	f1bb 0f06 	cmp.w	fp, #6
 80135b8:	f47f af4e 	bne.w	8013458 <_scanf_float+0x70>
 80135bc:	f04f 0b07 	mov.w	fp, #7
 80135c0:	e7d3      	b.n	801356a <_scanf_float+0x182>
 80135c2:	6821      	ldr	r1, [r4, #0]
 80135c4:	0588      	lsls	r0, r1, #22
 80135c6:	f57f af47 	bpl.w	8013458 <_scanf_float+0x70>
 80135ca:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80135ce:	6021      	str	r1, [r4, #0]
 80135d0:	f8cd 9008 	str.w	r9, [sp, #8]
 80135d4:	e7c9      	b.n	801356a <_scanf_float+0x182>
 80135d6:	6821      	ldr	r1, [r4, #0]
 80135d8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80135dc:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80135e0:	d006      	beq.n	80135f0 <_scanf_float+0x208>
 80135e2:	0548      	lsls	r0, r1, #21
 80135e4:	f57f af38 	bpl.w	8013458 <_scanf_float+0x70>
 80135e8:	f1b9 0f00 	cmp.w	r9, #0
 80135ec:	f43f af3b 	beq.w	8013466 <_scanf_float+0x7e>
 80135f0:	0588      	lsls	r0, r1, #22
 80135f2:	bf58      	it	pl
 80135f4:	9802      	ldrpl	r0, [sp, #8]
 80135f6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80135fa:	bf58      	it	pl
 80135fc:	eba9 0000 	subpl.w	r0, r9, r0
 8013600:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8013604:	bf58      	it	pl
 8013606:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 801360a:	6021      	str	r1, [r4, #0]
 801360c:	f04f 0900 	mov.w	r9, #0
 8013610:	e7ab      	b.n	801356a <_scanf_float+0x182>
 8013612:	2203      	movs	r2, #3
 8013614:	e7a9      	b.n	801356a <_scanf_float+0x182>
 8013616:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801361a:	9205      	str	r2, [sp, #20]
 801361c:	4631      	mov	r1, r6
 801361e:	4638      	mov	r0, r7
 8013620:	4798      	blx	r3
 8013622:	9a05      	ldr	r2, [sp, #20]
 8013624:	2800      	cmp	r0, #0
 8013626:	f43f af04 	beq.w	8013432 <_scanf_float+0x4a>
 801362a:	e715      	b.n	8013458 <_scanf_float+0x70>
 801362c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013630:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013634:	4632      	mov	r2, r6
 8013636:	4638      	mov	r0, r7
 8013638:	4798      	blx	r3
 801363a:	6923      	ldr	r3, [r4, #16]
 801363c:	3b01      	subs	r3, #1
 801363e:	6123      	str	r3, [r4, #16]
 8013640:	e715      	b.n	801346e <_scanf_float+0x86>
 8013642:	f10b 33ff 	add.w	r3, fp, #4294967295
 8013646:	2b06      	cmp	r3, #6
 8013648:	d80a      	bhi.n	8013660 <_scanf_float+0x278>
 801364a:	f1bb 0f02 	cmp.w	fp, #2
 801364e:	d968      	bls.n	8013722 <_scanf_float+0x33a>
 8013650:	f1ab 0b03 	sub.w	fp, fp, #3
 8013654:	fa5f fb8b 	uxtb.w	fp, fp
 8013658:	eba5 0b0b 	sub.w	fp, r5, fp
 801365c:	455d      	cmp	r5, fp
 801365e:	d14b      	bne.n	80136f8 <_scanf_float+0x310>
 8013660:	6823      	ldr	r3, [r4, #0]
 8013662:	05da      	lsls	r2, r3, #23
 8013664:	d51f      	bpl.n	80136a6 <_scanf_float+0x2be>
 8013666:	055b      	lsls	r3, r3, #21
 8013668:	d468      	bmi.n	801373c <_scanf_float+0x354>
 801366a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801366e:	6923      	ldr	r3, [r4, #16]
 8013670:	2965      	cmp	r1, #101	; 0x65
 8013672:	f103 33ff 	add.w	r3, r3, #4294967295
 8013676:	f105 3bff 	add.w	fp, r5, #4294967295
 801367a:	6123      	str	r3, [r4, #16]
 801367c:	d00d      	beq.n	801369a <_scanf_float+0x2b2>
 801367e:	2945      	cmp	r1, #69	; 0x45
 8013680:	d00b      	beq.n	801369a <_scanf_float+0x2b2>
 8013682:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013686:	4632      	mov	r2, r6
 8013688:	4638      	mov	r0, r7
 801368a:	4798      	blx	r3
 801368c:	6923      	ldr	r3, [r4, #16]
 801368e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8013692:	3b01      	subs	r3, #1
 8013694:	f1a5 0b02 	sub.w	fp, r5, #2
 8013698:	6123      	str	r3, [r4, #16]
 801369a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801369e:	4632      	mov	r2, r6
 80136a0:	4638      	mov	r0, r7
 80136a2:	4798      	blx	r3
 80136a4:	465d      	mov	r5, fp
 80136a6:	6826      	ldr	r6, [r4, #0]
 80136a8:	f016 0610 	ands.w	r6, r6, #16
 80136ac:	d17a      	bne.n	80137a4 <_scanf_float+0x3bc>
 80136ae:	702e      	strb	r6, [r5, #0]
 80136b0:	6823      	ldr	r3, [r4, #0]
 80136b2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80136b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80136ba:	d142      	bne.n	8013742 <_scanf_float+0x35a>
 80136bc:	9b02      	ldr	r3, [sp, #8]
 80136be:	eba9 0303 	sub.w	r3, r9, r3
 80136c2:	425a      	negs	r2, r3
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d149      	bne.n	801375c <_scanf_float+0x374>
 80136c8:	2200      	movs	r2, #0
 80136ca:	4641      	mov	r1, r8
 80136cc:	4638      	mov	r0, r7
 80136ce:	f000 ffdf 	bl	8014690 <_strtod_r>
 80136d2:	6825      	ldr	r5, [r4, #0]
 80136d4:	f8da 3000 	ldr.w	r3, [sl]
 80136d8:	f015 0f02 	tst.w	r5, #2
 80136dc:	f103 0204 	add.w	r2, r3, #4
 80136e0:	ec59 8b10 	vmov	r8, r9, d0
 80136e4:	f8ca 2000 	str.w	r2, [sl]
 80136e8:	d043      	beq.n	8013772 <_scanf_float+0x38a>
 80136ea:	681b      	ldr	r3, [r3, #0]
 80136ec:	e9c3 8900 	strd	r8, r9, [r3]
 80136f0:	68e3      	ldr	r3, [r4, #12]
 80136f2:	3301      	adds	r3, #1
 80136f4:	60e3      	str	r3, [r4, #12]
 80136f6:	e6be      	b.n	8013476 <_scanf_float+0x8e>
 80136f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80136fc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013700:	4632      	mov	r2, r6
 8013702:	4638      	mov	r0, r7
 8013704:	4798      	blx	r3
 8013706:	6923      	ldr	r3, [r4, #16]
 8013708:	3b01      	subs	r3, #1
 801370a:	6123      	str	r3, [r4, #16]
 801370c:	e7a6      	b.n	801365c <_scanf_float+0x274>
 801370e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013712:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013716:	4632      	mov	r2, r6
 8013718:	4638      	mov	r0, r7
 801371a:	4798      	blx	r3
 801371c:	6923      	ldr	r3, [r4, #16]
 801371e:	3b01      	subs	r3, #1
 8013720:	6123      	str	r3, [r4, #16]
 8013722:	4545      	cmp	r5, r8
 8013724:	d8f3      	bhi.n	801370e <_scanf_float+0x326>
 8013726:	e6a5      	b.n	8013474 <_scanf_float+0x8c>
 8013728:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801372c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013730:	4632      	mov	r2, r6
 8013732:	4638      	mov	r0, r7
 8013734:	4798      	blx	r3
 8013736:	6923      	ldr	r3, [r4, #16]
 8013738:	3b01      	subs	r3, #1
 801373a:	6123      	str	r3, [r4, #16]
 801373c:	4545      	cmp	r5, r8
 801373e:	d8f3      	bhi.n	8013728 <_scanf_float+0x340>
 8013740:	e698      	b.n	8013474 <_scanf_float+0x8c>
 8013742:	9b03      	ldr	r3, [sp, #12]
 8013744:	2b00      	cmp	r3, #0
 8013746:	d0bf      	beq.n	80136c8 <_scanf_float+0x2e0>
 8013748:	9904      	ldr	r1, [sp, #16]
 801374a:	230a      	movs	r3, #10
 801374c:	4632      	mov	r2, r6
 801374e:	3101      	adds	r1, #1
 8013750:	4638      	mov	r0, r7
 8013752:	f001 f829 	bl	80147a8 <_strtol_r>
 8013756:	9b03      	ldr	r3, [sp, #12]
 8013758:	9d04      	ldr	r5, [sp, #16]
 801375a:	1ac2      	subs	r2, r0, r3
 801375c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013760:	429d      	cmp	r5, r3
 8013762:	bf28      	it	cs
 8013764:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8013768:	490f      	ldr	r1, [pc, #60]	; (80137a8 <_scanf_float+0x3c0>)
 801376a:	4628      	mov	r0, r5
 801376c:	f000 f8e8 	bl	8013940 <siprintf>
 8013770:	e7aa      	b.n	80136c8 <_scanf_float+0x2e0>
 8013772:	f015 0504 	ands.w	r5, r5, #4
 8013776:	d1b8      	bne.n	80136ea <_scanf_float+0x302>
 8013778:	681f      	ldr	r7, [r3, #0]
 801377a:	ee10 2a10 	vmov	r2, s0
 801377e:	464b      	mov	r3, r9
 8013780:	ee10 0a10 	vmov	r0, s0
 8013784:	4649      	mov	r1, r9
 8013786:	f7ed f9e9 	bl	8000b5c <__aeabi_dcmpun>
 801378a:	b128      	cbz	r0, 8013798 <_scanf_float+0x3b0>
 801378c:	4628      	mov	r0, r5
 801378e:	f000 f89d 	bl	80138cc <nanf>
 8013792:	ed87 0a00 	vstr	s0, [r7]
 8013796:	e7ab      	b.n	80136f0 <_scanf_float+0x308>
 8013798:	4640      	mov	r0, r8
 801379a:	4649      	mov	r1, r9
 801379c:	f7ed fa3c 	bl	8000c18 <__aeabi_d2f>
 80137a0:	6038      	str	r0, [r7, #0]
 80137a2:	e7a5      	b.n	80136f0 <_scanf_float+0x308>
 80137a4:	2600      	movs	r6, #0
 80137a6:	e666      	b.n	8013476 <_scanf_float+0x8e>
 80137a8:	0801820e 	.word	0x0801820e

080137ac <iprintf>:
 80137ac:	b40f      	push	{r0, r1, r2, r3}
 80137ae:	4b0a      	ldr	r3, [pc, #40]	; (80137d8 <iprintf+0x2c>)
 80137b0:	b513      	push	{r0, r1, r4, lr}
 80137b2:	681c      	ldr	r4, [r3, #0]
 80137b4:	b124      	cbz	r4, 80137c0 <iprintf+0x14>
 80137b6:	69a3      	ldr	r3, [r4, #24]
 80137b8:	b913      	cbnz	r3, 80137c0 <iprintf+0x14>
 80137ba:	4620      	mov	r0, r4
 80137bc:	f002 f83c 	bl	8015838 <__sinit>
 80137c0:	ab05      	add	r3, sp, #20
 80137c2:	9a04      	ldr	r2, [sp, #16]
 80137c4:	68a1      	ldr	r1, [r4, #8]
 80137c6:	9301      	str	r3, [sp, #4]
 80137c8:	4620      	mov	r0, r4
 80137ca:	f003 fc7d 	bl	80170c8 <_vfiprintf_r>
 80137ce:	b002      	add	sp, #8
 80137d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80137d4:	b004      	add	sp, #16
 80137d6:	4770      	bx	lr
 80137d8:	2000000c 	.word	0x2000000c

080137dc <putchar>:
 80137dc:	b538      	push	{r3, r4, r5, lr}
 80137de:	4b08      	ldr	r3, [pc, #32]	; (8013800 <putchar+0x24>)
 80137e0:	681c      	ldr	r4, [r3, #0]
 80137e2:	4605      	mov	r5, r0
 80137e4:	b124      	cbz	r4, 80137f0 <putchar+0x14>
 80137e6:	69a3      	ldr	r3, [r4, #24]
 80137e8:	b913      	cbnz	r3, 80137f0 <putchar+0x14>
 80137ea:	4620      	mov	r0, r4
 80137ec:	f002 f824 	bl	8015838 <__sinit>
 80137f0:	68a2      	ldr	r2, [r4, #8]
 80137f2:	4629      	mov	r1, r5
 80137f4:	4620      	mov	r0, r4
 80137f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80137fa:	f003 bed3 	b.w	80175a4 <_putc_r>
 80137fe:	bf00      	nop
 8013800:	2000000c 	.word	0x2000000c

08013804 <_puts_r>:
 8013804:	b570      	push	{r4, r5, r6, lr}
 8013806:	460e      	mov	r6, r1
 8013808:	4605      	mov	r5, r0
 801380a:	b118      	cbz	r0, 8013814 <_puts_r+0x10>
 801380c:	6983      	ldr	r3, [r0, #24]
 801380e:	b90b      	cbnz	r3, 8013814 <_puts_r+0x10>
 8013810:	f002 f812 	bl	8015838 <__sinit>
 8013814:	69ab      	ldr	r3, [r5, #24]
 8013816:	68ac      	ldr	r4, [r5, #8]
 8013818:	b913      	cbnz	r3, 8013820 <_puts_r+0x1c>
 801381a:	4628      	mov	r0, r5
 801381c:	f002 f80c 	bl	8015838 <__sinit>
 8013820:	4b23      	ldr	r3, [pc, #140]	; (80138b0 <_puts_r+0xac>)
 8013822:	429c      	cmp	r4, r3
 8013824:	d117      	bne.n	8013856 <_puts_r+0x52>
 8013826:	686c      	ldr	r4, [r5, #4]
 8013828:	89a3      	ldrh	r3, [r4, #12]
 801382a:	071b      	lsls	r3, r3, #28
 801382c:	d51d      	bpl.n	801386a <_puts_r+0x66>
 801382e:	6923      	ldr	r3, [r4, #16]
 8013830:	b1db      	cbz	r3, 801386a <_puts_r+0x66>
 8013832:	3e01      	subs	r6, #1
 8013834:	68a3      	ldr	r3, [r4, #8]
 8013836:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801383a:	3b01      	subs	r3, #1
 801383c:	60a3      	str	r3, [r4, #8]
 801383e:	b9e9      	cbnz	r1, 801387c <_puts_r+0x78>
 8013840:	2b00      	cmp	r3, #0
 8013842:	da2e      	bge.n	80138a2 <_puts_r+0x9e>
 8013844:	4622      	mov	r2, r4
 8013846:	210a      	movs	r1, #10
 8013848:	4628      	mov	r0, r5
 801384a:	f000 ffdf 	bl	801480c <__swbuf_r>
 801384e:	3001      	adds	r0, #1
 8013850:	d011      	beq.n	8013876 <_puts_r+0x72>
 8013852:	200a      	movs	r0, #10
 8013854:	e011      	b.n	801387a <_puts_r+0x76>
 8013856:	4b17      	ldr	r3, [pc, #92]	; (80138b4 <_puts_r+0xb0>)
 8013858:	429c      	cmp	r4, r3
 801385a:	d101      	bne.n	8013860 <_puts_r+0x5c>
 801385c:	68ac      	ldr	r4, [r5, #8]
 801385e:	e7e3      	b.n	8013828 <_puts_r+0x24>
 8013860:	4b15      	ldr	r3, [pc, #84]	; (80138b8 <_puts_r+0xb4>)
 8013862:	429c      	cmp	r4, r3
 8013864:	bf08      	it	eq
 8013866:	68ec      	ldreq	r4, [r5, #12]
 8013868:	e7de      	b.n	8013828 <_puts_r+0x24>
 801386a:	4621      	mov	r1, r4
 801386c:	4628      	mov	r0, r5
 801386e:	f001 f831 	bl	80148d4 <__swsetup_r>
 8013872:	2800      	cmp	r0, #0
 8013874:	d0dd      	beq.n	8013832 <_puts_r+0x2e>
 8013876:	f04f 30ff 	mov.w	r0, #4294967295
 801387a:	bd70      	pop	{r4, r5, r6, pc}
 801387c:	2b00      	cmp	r3, #0
 801387e:	da04      	bge.n	801388a <_puts_r+0x86>
 8013880:	69a2      	ldr	r2, [r4, #24]
 8013882:	429a      	cmp	r2, r3
 8013884:	dc06      	bgt.n	8013894 <_puts_r+0x90>
 8013886:	290a      	cmp	r1, #10
 8013888:	d004      	beq.n	8013894 <_puts_r+0x90>
 801388a:	6823      	ldr	r3, [r4, #0]
 801388c:	1c5a      	adds	r2, r3, #1
 801388e:	6022      	str	r2, [r4, #0]
 8013890:	7019      	strb	r1, [r3, #0]
 8013892:	e7cf      	b.n	8013834 <_puts_r+0x30>
 8013894:	4622      	mov	r2, r4
 8013896:	4628      	mov	r0, r5
 8013898:	f000 ffb8 	bl	801480c <__swbuf_r>
 801389c:	3001      	adds	r0, #1
 801389e:	d1c9      	bne.n	8013834 <_puts_r+0x30>
 80138a0:	e7e9      	b.n	8013876 <_puts_r+0x72>
 80138a2:	6823      	ldr	r3, [r4, #0]
 80138a4:	200a      	movs	r0, #10
 80138a6:	1c5a      	adds	r2, r3, #1
 80138a8:	6022      	str	r2, [r4, #0]
 80138aa:	7018      	strb	r0, [r3, #0]
 80138ac:	e7e5      	b.n	801387a <_puts_r+0x76>
 80138ae:	bf00      	nop
 80138b0:	08018298 	.word	0x08018298
 80138b4:	080182b8 	.word	0x080182b8
 80138b8:	08018278 	.word	0x08018278

080138bc <puts>:
 80138bc:	4b02      	ldr	r3, [pc, #8]	; (80138c8 <puts+0xc>)
 80138be:	4601      	mov	r1, r0
 80138c0:	6818      	ldr	r0, [r3, #0]
 80138c2:	f7ff bf9f 	b.w	8013804 <_puts_r>
 80138c6:	bf00      	nop
 80138c8:	2000000c 	.word	0x2000000c

080138cc <nanf>:
 80138cc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80138d4 <nanf+0x8>
 80138d0:	4770      	bx	lr
 80138d2:	bf00      	nop
 80138d4:	7fc00000 	.word	0x7fc00000

080138d8 <sniprintf>:
 80138d8:	b40c      	push	{r2, r3}
 80138da:	b530      	push	{r4, r5, lr}
 80138dc:	4b17      	ldr	r3, [pc, #92]	; (801393c <sniprintf+0x64>)
 80138de:	1e0c      	subs	r4, r1, #0
 80138e0:	b09d      	sub	sp, #116	; 0x74
 80138e2:	681d      	ldr	r5, [r3, #0]
 80138e4:	da08      	bge.n	80138f8 <sniprintf+0x20>
 80138e6:	238b      	movs	r3, #139	; 0x8b
 80138e8:	602b      	str	r3, [r5, #0]
 80138ea:	f04f 30ff 	mov.w	r0, #4294967295
 80138ee:	b01d      	add	sp, #116	; 0x74
 80138f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80138f4:	b002      	add	sp, #8
 80138f6:	4770      	bx	lr
 80138f8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80138fc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013900:	bf14      	ite	ne
 8013902:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013906:	4623      	moveq	r3, r4
 8013908:	9304      	str	r3, [sp, #16]
 801390a:	9307      	str	r3, [sp, #28]
 801390c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013910:	9002      	str	r0, [sp, #8]
 8013912:	9006      	str	r0, [sp, #24]
 8013914:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013918:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801391a:	ab21      	add	r3, sp, #132	; 0x84
 801391c:	a902      	add	r1, sp, #8
 801391e:	4628      	mov	r0, r5
 8013920:	9301      	str	r3, [sp, #4]
 8013922:	f003 f905 	bl	8016b30 <_svfiprintf_r>
 8013926:	1c43      	adds	r3, r0, #1
 8013928:	bfbc      	itt	lt
 801392a:	238b      	movlt	r3, #139	; 0x8b
 801392c:	602b      	strlt	r3, [r5, #0]
 801392e:	2c00      	cmp	r4, #0
 8013930:	d0dd      	beq.n	80138ee <sniprintf+0x16>
 8013932:	9b02      	ldr	r3, [sp, #8]
 8013934:	2200      	movs	r2, #0
 8013936:	701a      	strb	r2, [r3, #0]
 8013938:	e7d9      	b.n	80138ee <sniprintf+0x16>
 801393a:	bf00      	nop
 801393c:	2000000c 	.word	0x2000000c

08013940 <siprintf>:
 8013940:	b40e      	push	{r1, r2, r3}
 8013942:	b500      	push	{lr}
 8013944:	b09c      	sub	sp, #112	; 0x70
 8013946:	ab1d      	add	r3, sp, #116	; 0x74
 8013948:	9002      	str	r0, [sp, #8]
 801394a:	9006      	str	r0, [sp, #24]
 801394c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013950:	4809      	ldr	r0, [pc, #36]	; (8013978 <siprintf+0x38>)
 8013952:	9107      	str	r1, [sp, #28]
 8013954:	9104      	str	r1, [sp, #16]
 8013956:	4909      	ldr	r1, [pc, #36]	; (801397c <siprintf+0x3c>)
 8013958:	f853 2b04 	ldr.w	r2, [r3], #4
 801395c:	9105      	str	r1, [sp, #20]
 801395e:	6800      	ldr	r0, [r0, #0]
 8013960:	9301      	str	r3, [sp, #4]
 8013962:	a902      	add	r1, sp, #8
 8013964:	f003 f8e4 	bl	8016b30 <_svfiprintf_r>
 8013968:	9b02      	ldr	r3, [sp, #8]
 801396a:	2200      	movs	r2, #0
 801396c:	701a      	strb	r2, [r3, #0]
 801396e:	b01c      	add	sp, #112	; 0x70
 8013970:	f85d eb04 	ldr.w	lr, [sp], #4
 8013974:	b003      	add	sp, #12
 8013976:	4770      	bx	lr
 8013978:	2000000c 	.word	0x2000000c
 801397c:	ffff0208 	.word	0xffff0208

08013980 <siscanf>:
 8013980:	b40e      	push	{r1, r2, r3}
 8013982:	b530      	push	{r4, r5, lr}
 8013984:	b09c      	sub	sp, #112	; 0x70
 8013986:	ac1f      	add	r4, sp, #124	; 0x7c
 8013988:	f44f 7201 	mov.w	r2, #516	; 0x204
 801398c:	f854 5b04 	ldr.w	r5, [r4], #4
 8013990:	f8ad 2014 	strh.w	r2, [sp, #20]
 8013994:	9002      	str	r0, [sp, #8]
 8013996:	9006      	str	r0, [sp, #24]
 8013998:	f7ec fc32 	bl	8000200 <strlen>
 801399c:	4b0b      	ldr	r3, [pc, #44]	; (80139cc <siscanf+0x4c>)
 801399e:	9003      	str	r0, [sp, #12]
 80139a0:	9007      	str	r0, [sp, #28]
 80139a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80139a4:	480a      	ldr	r0, [pc, #40]	; (80139d0 <siscanf+0x50>)
 80139a6:	9401      	str	r4, [sp, #4]
 80139a8:	2300      	movs	r3, #0
 80139aa:	930f      	str	r3, [sp, #60]	; 0x3c
 80139ac:	9314      	str	r3, [sp, #80]	; 0x50
 80139ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80139b2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80139b6:	462a      	mov	r2, r5
 80139b8:	4623      	mov	r3, r4
 80139ba:	a902      	add	r1, sp, #8
 80139bc:	6800      	ldr	r0, [r0, #0]
 80139be:	f003 fa09 	bl	8016dd4 <__ssvfiscanf_r>
 80139c2:	b01c      	add	sp, #112	; 0x70
 80139c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80139c8:	b003      	add	sp, #12
 80139ca:	4770      	bx	lr
 80139cc:	080139f7 	.word	0x080139f7
 80139d0:	2000000c 	.word	0x2000000c

080139d4 <__sread>:
 80139d4:	b510      	push	{r4, lr}
 80139d6:	460c      	mov	r4, r1
 80139d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80139dc:	f003 fe18 	bl	8017610 <_read_r>
 80139e0:	2800      	cmp	r0, #0
 80139e2:	bfab      	itete	ge
 80139e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80139e6:	89a3      	ldrhlt	r3, [r4, #12]
 80139e8:	181b      	addge	r3, r3, r0
 80139ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80139ee:	bfac      	ite	ge
 80139f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80139f2:	81a3      	strhlt	r3, [r4, #12]
 80139f4:	bd10      	pop	{r4, pc}

080139f6 <__seofread>:
 80139f6:	2000      	movs	r0, #0
 80139f8:	4770      	bx	lr

080139fa <__swrite>:
 80139fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139fe:	461f      	mov	r7, r3
 8013a00:	898b      	ldrh	r3, [r1, #12]
 8013a02:	05db      	lsls	r3, r3, #23
 8013a04:	4605      	mov	r5, r0
 8013a06:	460c      	mov	r4, r1
 8013a08:	4616      	mov	r6, r2
 8013a0a:	d505      	bpl.n	8013a18 <__swrite+0x1e>
 8013a0c:	2302      	movs	r3, #2
 8013a0e:	2200      	movs	r2, #0
 8013a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a14:	f002 fae2 	bl	8015fdc <_lseek_r>
 8013a18:	89a3      	ldrh	r3, [r4, #12]
 8013a1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013a1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013a22:	81a3      	strh	r3, [r4, #12]
 8013a24:	4632      	mov	r2, r6
 8013a26:	463b      	mov	r3, r7
 8013a28:	4628      	mov	r0, r5
 8013a2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013a2e:	f000 bf3f 	b.w	80148b0 <_write_r>

08013a32 <__sseek>:
 8013a32:	b510      	push	{r4, lr}
 8013a34:	460c      	mov	r4, r1
 8013a36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a3a:	f002 facf 	bl	8015fdc <_lseek_r>
 8013a3e:	1c43      	adds	r3, r0, #1
 8013a40:	89a3      	ldrh	r3, [r4, #12]
 8013a42:	bf15      	itete	ne
 8013a44:	6560      	strne	r0, [r4, #84]	; 0x54
 8013a46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013a4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013a4e:	81a3      	strheq	r3, [r4, #12]
 8013a50:	bf18      	it	ne
 8013a52:	81a3      	strhne	r3, [r4, #12]
 8013a54:	bd10      	pop	{r4, pc}

08013a56 <__sclose>:
 8013a56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a5a:	f000 bfa9 	b.w	80149b0 <_close_r>

08013a5e <strcpy>:
 8013a5e:	4603      	mov	r3, r0
 8013a60:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013a64:	f803 2b01 	strb.w	r2, [r3], #1
 8013a68:	2a00      	cmp	r2, #0
 8013a6a:	d1f9      	bne.n	8013a60 <strcpy+0x2>
 8013a6c:	4770      	bx	lr

08013a6e <sulp>:
 8013a6e:	b570      	push	{r4, r5, r6, lr}
 8013a70:	4604      	mov	r4, r0
 8013a72:	460d      	mov	r5, r1
 8013a74:	ec45 4b10 	vmov	d0, r4, r5
 8013a78:	4616      	mov	r6, r2
 8013a7a:	f002 fe15 	bl	80166a8 <__ulp>
 8013a7e:	ec51 0b10 	vmov	r0, r1, d0
 8013a82:	b17e      	cbz	r6, 8013aa4 <sulp+0x36>
 8013a84:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013a88:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	dd09      	ble.n	8013aa4 <sulp+0x36>
 8013a90:	051b      	lsls	r3, r3, #20
 8013a92:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013a96:	2400      	movs	r4, #0
 8013a98:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8013a9c:	4622      	mov	r2, r4
 8013a9e:	462b      	mov	r3, r5
 8013aa0:	f7ec fdc2 	bl	8000628 <__aeabi_dmul>
 8013aa4:	bd70      	pop	{r4, r5, r6, pc}
	...

08013aa8 <_strtod_l>:
 8013aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013aac:	461f      	mov	r7, r3
 8013aae:	b0a1      	sub	sp, #132	; 0x84
 8013ab0:	2300      	movs	r3, #0
 8013ab2:	4681      	mov	r9, r0
 8013ab4:	4638      	mov	r0, r7
 8013ab6:	460e      	mov	r6, r1
 8013ab8:	9217      	str	r2, [sp, #92]	; 0x5c
 8013aba:	931c      	str	r3, [sp, #112]	; 0x70
 8013abc:	f002 fa7e 	bl	8015fbc <__localeconv_l>
 8013ac0:	4680      	mov	r8, r0
 8013ac2:	6800      	ldr	r0, [r0, #0]
 8013ac4:	f7ec fb9c 	bl	8000200 <strlen>
 8013ac8:	f04f 0a00 	mov.w	sl, #0
 8013acc:	4604      	mov	r4, r0
 8013ace:	f04f 0b00 	mov.w	fp, #0
 8013ad2:	961b      	str	r6, [sp, #108]	; 0x6c
 8013ad4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013ad6:	781a      	ldrb	r2, [r3, #0]
 8013ad8:	2a0d      	cmp	r2, #13
 8013ada:	d832      	bhi.n	8013b42 <_strtod_l+0x9a>
 8013adc:	2a09      	cmp	r2, #9
 8013ade:	d236      	bcs.n	8013b4e <_strtod_l+0xa6>
 8013ae0:	2a00      	cmp	r2, #0
 8013ae2:	d03e      	beq.n	8013b62 <_strtod_l+0xba>
 8013ae4:	2300      	movs	r3, #0
 8013ae6:	930d      	str	r3, [sp, #52]	; 0x34
 8013ae8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8013aea:	782b      	ldrb	r3, [r5, #0]
 8013aec:	2b30      	cmp	r3, #48	; 0x30
 8013aee:	f040 80ac 	bne.w	8013c4a <_strtod_l+0x1a2>
 8013af2:	786b      	ldrb	r3, [r5, #1]
 8013af4:	2b58      	cmp	r3, #88	; 0x58
 8013af6:	d001      	beq.n	8013afc <_strtod_l+0x54>
 8013af8:	2b78      	cmp	r3, #120	; 0x78
 8013afa:	d167      	bne.n	8013bcc <_strtod_l+0x124>
 8013afc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013afe:	9301      	str	r3, [sp, #4]
 8013b00:	ab1c      	add	r3, sp, #112	; 0x70
 8013b02:	9300      	str	r3, [sp, #0]
 8013b04:	9702      	str	r7, [sp, #8]
 8013b06:	ab1d      	add	r3, sp, #116	; 0x74
 8013b08:	4a88      	ldr	r2, [pc, #544]	; (8013d2c <_strtod_l+0x284>)
 8013b0a:	a91b      	add	r1, sp, #108	; 0x6c
 8013b0c:	4648      	mov	r0, r9
 8013b0e:	f001 ff6c 	bl	80159ea <__gethex>
 8013b12:	f010 0407 	ands.w	r4, r0, #7
 8013b16:	4606      	mov	r6, r0
 8013b18:	d005      	beq.n	8013b26 <_strtod_l+0x7e>
 8013b1a:	2c06      	cmp	r4, #6
 8013b1c:	d12b      	bne.n	8013b76 <_strtod_l+0xce>
 8013b1e:	3501      	adds	r5, #1
 8013b20:	2300      	movs	r3, #0
 8013b22:	951b      	str	r5, [sp, #108]	; 0x6c
 8013b24:	930d      	str	r3, [sp, #52]	; 0x34
 8013b26:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	f040 859a 	bne.w	8014662 <_strtod_l+0xbba>
 8013b2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013b30:	b1e3      	cbz	r3, 8013b6c <_strtod_l+0xc4>
 8013b32:	4652      	mov	r2, sl
 8013b34:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013b38:	ec43 2b10 	vmov	d0, r2, r3
 8013b3c:	b021      	add	sp, #132	; 0x84
 8013b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b42:	2a2b      	cmp	r2, #43	; 0x2b
 8013b44:	d015      	beq.n	8013b72 <_strtod_l+0xca>
 8013b46:	2a2d      	cmp	r2, #45	; 0x2d
 8013b48:	d004      	beq.n	8013b54 <_strtod_l+0xac>
 8013b4a:	2a20      	cmp	r2, #32
 8013b4c:	d1ca      	bne.n	8013ae4 <_strtod_l+0x3c>
 8013b4e:	3301      	adds	r3, #1
 8013b50:	931b      	str	r3, [sp, #108]	; 0x6c
 8013b52:	e7bf      	b.n	8013ad4 <_strtod_l+0x2c>
 8013b54:	2201      	movs	r2, #1
 8013b56:	920d      	str	r2, [sp, #52]	; 0x34
 8013b58:	1c5a      	adds	r2, r3, #1
 8013b5a:	921b      	str	r2, [sp, #108]	; 0x6c
 8013b5c:	785b      	ldrb	r3, [r3, #1]
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d1c2      	bne.n	8013ae8 <_strtod_l+0x40>
 8013b62:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013b64:	961b      	str	r6, [sp, #108]	; 0x6c
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	f040 8579 	bne.w	801465e <_strtod_l+0xbb6>
 8013b6c:	4652      	mov	r2, sl
 8013b6e:	465b      	mov	r3, fp
 8013b70:	e7e2      	b.n	8013b38 <_strtod_l+0x90>
 8013b72:	2200      	movs	r2, #0
 8013b74:	e7ef      	b.n	8013b56 <_strtod_l+0xae>
 8013b76:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013b78:	b13a      	cbz	r2, 8013b8a <_strtod_l+0xe2>
 8013b7a:	2135      	movs	r1, #53	; 0x35
 8013b7c:	a81e      	add	r0, sp, #120	; 0x78
 8013b7e:	f002 fe8b 	bl	8016898 <__copybits>
 8013b82:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013b84:	4648      	mov	r0, r9
 8013b86:	f002 faf8 	bl	801617a <_Bfree>
 8013b8a:	3c01      	subs	r4, #1
 8013b8c:	2c04      	cmp	r4, #4
 8013b8e:	d806      	bhi.n	8013b9e <_strtod_l+0xf6>
 8013b90:	e8df f004 	tbb	[pc, r4]
 8013b94:	1714030a 	.word	0x1714030a
 8013b98:	0a          	.byte	0x0a
 8013b99:	00          	.byte	0x00
 8013b9a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8013b9e:	0730      	lsls	r0, r6, #28
 8013ba0:	d5c1      	bpl.n	8013b26 <_strtod_l+0x7e>
 8013ba2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8013ba6:	e7be      	b.n	8013b26 <_strtod_l+0x7e>
 8013ba8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8013bac:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8013bae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013bb2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013bb6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8013bba:	e7f0      	b.n	8013b9e <_strtod_l+0xf6>
 8013bbc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8013d30 <_strtod_l+0x288>
 8013bc0:	e7ed      	b.n	8013b9e <_strtod_l+0xf6>
 8013bc2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8013bc6:	f04f 3aff 	mov.w	sl, #4294967295
 8013bca:	e7e8      	b.n	8013b9e <_strtod_l+0xf6>
 8013bcc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013bce:	1c5a      	adds	r2, r3, #1
 8013bd0:	921b      	str	r2, [sp, #108]	; 0x6c
 8013bd2:	785b      	ldrb	r3, [r3, #1]
 8013bd4:	2b30      	cmp	r3, #48	; 0x30
 8013bd6:	d0f9      	beq.n	8013bcc <_strtod_l+0x124>
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d0a4      	beq.n	8013b26 <_strtod_l+0x7e>
 8013bdc:	2301      	movs	r3, #1
 8013bde:	2500      	movs	r5, #0
 8013be0:	9306      	str	r3, [sp, #24]
 8013be2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013be4:	9308      	str	r3, [sp, #32]
 8013be6:	9507      	str	r5, [sp, #28]
 8013be8:	9505      	str	r5, [sp, #20]
 8013bea:	220a      	movs	r2, #10
 8013bec:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8013bee:	7807      	ldrb	r7, [r0, #0]
 8013bf0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8013bf4:	b2d9      	uxtb	r1, r3
 8013bf6:	2909      	cmp	r1, #9
 8013bf8:	d929      	bls.n	8013c4e <_strtod_l+0x1a6>
 8013bfa:	4622      	mov	r2, r4
 8013bfc:	f8d8 1000 	ldr.w	r1, [r8]
 8013c00:	f003 fd5a 	bl	80176b8 <strncmp>
 8013c04:	2800      	cmp	r0, #0
 8013c06:	d031      	beq.n	8013c6c <_strtod_l+0x1c4>
 8013c08:	2000      	movs	r0, #0
 8013c0a:	9c05      	ldr	r4, [sp, #20]
 8013c0c:	9004      	str	r0, [sp, #16]
 8013c0e:	463b      	mov	r3, r7
 8013c10:	4602      	mov	r2, r0
 8013c12:	2b65      	cmp	r3, #101	; 0x65
 8013c14:	d001      	beq.n	8013c1a <_strtod_l+0x172>
 8013c16:	2b45      	cmp	r3, #69	; 0x45
 8013c18:	d114      	bne.n	8013c44 <_strtod_l+0x19c>
 8013c1a:	b924      	cbnz	r4, 8013c26 <_strtod_l+0x17e>
 8013c1c:	b910      	cbnz	r0, 8013c24 <_strtod_l+0x17c>
 8013c1e:	9b06      	ldr	r3, [sp, #24]
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	d09e      	beq.n	8013b62 <_strtod_l+0xba>
 8013c24:	2400      	movs	r4, #0
 8013c26:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8013c28:	1c73      	adds	r3, r6, #1
 8013c2a:	931b      	str	r3, [sp, #108]	; 0x6c
 8013c2c:	7873      	ldrb	r3, [r6, #1]
 8013c2e:	2b2b      	cmp	r3, #43	; 0x2b
 8013c30:	d078      	beq.n	8013d24 <_strtod_l+0x27c>
 8013c32:	2b2d      	cmp	r3, #45	; 0x2d
 8013c34:	d070      	beq.n	8013d18 <_strtod_l+0x270>
 8013c36:	f04f 0c00 	mov.w	ip, #0
 8013c3a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8013c3e:	2f09      	cmp	r7, #9
 8013c40:	d97c      	bls.n	8013d3c <_strtod_l+0x294>
 8013c42:	961b      	str	r6, [sp, #108]	; 0x6c
 8013c44:	f04f 0e00 	mov.w	lr, #0
 8013c48:	e09a      	b.n	8013d80 <_strtod_l+0x2d8>
 8013c4a:	2300      	movs	r3, #0
 8013c4c:	e7c7      	b.n	8013bde <_strtod_l+0x136>
 8013c4e:	9905      	ldr	r1, [sp, #20]
 8013c50:	2908      	cmp	r1, #8
 8013c52:	bfdd      	ittte	le
 8013c54:	9907      	ldrle	r1, [sp, #28]
 8013c56:	fb02 3301 	mlale	r3, r2, r1, r3
 8013c5a:	9307      	strle	r3, [sp, #28]
 8013c5c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8013c60:	9b05      	ldr	r3, [sp, #20]
 8013c62:	3001      	adds	r0, #1
 8013c64:	3301      	adds	r3, #1
 8013c66:	9305      	str	r3, [sp, #20]
 8013c68:	901b      	str	r0, [sp, #108]	; 0x6c
 8013c6a:	e7bf      	b.n	8013bec <_strtod_l+0x144>
 8013c6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013c6e:	191a      	adds	r2, r3, r4
 8013c70:	921b      	str	r2, [sp, #108]	; 0x6c
 8013c72:	9a05      	ldr	r2, [sp, #20]
 8013c74:	5d1b      	ldrb	r3, [r3, r4]
 8013c76:	2a00      	cmp	r2, #0
 8013c78:	d037      	beq.n	8013cea <_strtod_l+0x242>
 8013c7a:	9c05      	ldr	r4, [sp, #20]
 8013c7c:	4602      	mov	r2, r0
 8013c7e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8013c82:	2909      	cmp	r1, #9
 8013c84:	d913      	bls.n	8013cae <_strtod_l+0x206>
 8013c86:	2101      	movs	r1, #1
 8013c88:	9104      	str	r1, [sp, #16]
 8013c8a:	e7c2      	b.n	8013c12 <_strtod_l+0x16a>
 8013c8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013c8e:	1c5a      	adds	r2, r3, #1
 8013c90:	921b      	str	r2, [sp, #108]	; 0x6c
 8013c92:	785b      	ldrb	r3, [r3, #1]
 8013c94:	3001      	adds	r0, #1
 8013c96:	2b30      	cmp	r3, #48	; 0x30
 8013c98:	d0f8      	beq.n	8013c8c <_strtod_l+0x1e4>
 8013c9a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8013c9e:	2a08      	cmp	r2, #8
 8013ca0:	f200 84e4 	bhi.w	801466c <_strtod_l+0xbc4>
 8013ca4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013ca6:	9208      	str	r2, [sp, #32]
 8013ca8:	4602      	mov	r2, r0
 8013caa:	2000      	movs	r0, #0
 8013cac:	4604      	mov	r4, r0
 8013cae:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8013cb2:	f100 0101 	add.w	r1, r0, #1
 8013cb6:	d012      	beq.n	8013cde <_strtod_l+0x236>
 8013cb8:	440a      	add	r2, r1
 8013cba:	eb00 0c04 	add.w	ip, r0, r4
 8013cbe:	4621      	mov	r1, r4
 8013cc0:	270a      	movs	r7, #10
 8013cc2:	458c      	cmp	ip, r1
 8013cc4:	d113      	bne.n	8013cee <_strtod_l+0x246>
 8013cc6:	1821      	adds	r1, r4, r0
 8013cc8:	2908      	cmp	r1, #8
 8013cca:	f104 0401 	add.w	r4, r4, #1
 8013cce:	4404      	add	r4, r0
 8013cd0:	dc19      	bgt.n	8013d06 <_strtod_l+0x25e>
 8013cd2:	9b07      	ldr	r3, [sp, #28]
 8013cd4:	210a      	movs	r1, #10
 8013cd6:	fb01 e303 	mla	r3, r1, r3, lr
 8013cda:	9307      	str	r3, [sp, #28]
 8013cdc:	2100      	movs	r1, #0
 8013cde:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013ce0:	1c58      	adds	r0, r3, #1
 8013ce2:	901b      	str	r0, [sp, #108]	; 0x6c
 8013ce4:	785b      	ldrb	r3, [r3, #1]
 8013ce6:	4608      	mov	r0, r1
 8013ce8:	e7c9      	b.n	8013c7e <_strtod_l+0x1d6>
 8013cea:	9805      	ldr	r0, [sp, #20]
 8013cec:	e7d3      	b.n	8013c96 <_strtod_l+0x1ee>
 8013cee:	2908      	cmp	r1, #8
 8013cf0:	f101 0101 	add.w	r1, r1, #1
 8013cf4:	dc03      	bgt.n	8013cfe <_strtod_l+0x256>
 8013cf6:	9b07      	ldr	r3, [sp, #28]
 8013cf8:	437b      	muls	r3, r7
 8013cfa:	9307      	str	r3, [sp, #28]
 8013cfc:	e7e1      	b.n	8013cc2 <_strtod_l+0x21a>
 8013cfe:	2910      	cmp	r1, #16
 8013d00:	bfd8      	it	le
 8013d02:	437d      	mulle	r5, r7
 8013d04:	e7dd      	b.n	8013cc2 <_strtod_l+0x21a>
 8013d06:	2c10      	cmp	r4, #16
 8013d08:	bfdc      	itt	le
 8013d0a:	210a      	movle	r1, #10
 8013d0c:	fb01 e505 	mlale	r5, r1, r5, lr
 8013d10:	e7e4      	b.n	8013cdc <_strtod_l+0x234>
 8013d12:	2301      	movs	r3, #1
 8013d14:	9304      	str	r3, [sp, #16]
 8013d16:	e781      	b.n	8013c1c <_strtod_l+0x174>
 8013d18:	f04f 0c01 	mov.w	ip, #1
 8013d1c:	1cb3      	adds	r3, r6, #2
 8013d1e:	931b      	str	r3, [sp, #108]	; 0x6c
 8013d20:	78b3      	ldrb	r3, [r6, #2]
 8013d22:	e78a      	b.n	8013c3a <_strtod_l+0x192>
 8013d24:	f04f 0c00 	mov.w	ip, #0
 8013d28:	e7f8      	b.n	8013d1c <_strtod_l+0x274>
 8013d2a:	bf00      	nop
 8013d2c:	08018214 	.word	0x08018214
 8013d30:	7ff00000 	.word	0x7ff00000
 8013d34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013d36:	1c5f      	adds	r7, r3, #1
 8013d38:	971b      	str	r7, [sp, #108]	; 0x6c
 8013d3a:	785b      	ldrb	r3, [r3, #1]
 8013d3c:	2b30      	cmp	r3, #48	; 0x30
 8013d3e:	d0f9      	beq.n	8013d34 <_strtod_l+0x28c>
 8013d40:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8013d44:	2f08      	cmp	r7, #8
 8013d46:	f63f af7d 	bhi.w	8013c44 <_strtod_l+0x19c>
 8013d4a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8013d4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013d50:	930a      	str	r3, [sp, #40]	; 0x28
 8013d52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013d54:	1c5f      	adds	r7, r3, #1
 8013d56:	971b      	str	r7, [sp, #108]	; 0x6c
 8013d58:	785b      	ldrb	r3, [r3, #1]
 8013d5a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8013d5e:	f1b8 0f09 	cmp.w	r8, #9
 8013d62:	d937      	bls.n	8013dd4 <_strtod_l+0x32c>
 8013d64:	990a      	ldr	r1, [sp, #40]	; 0x28
 8013d66:	1a7f      	subs	r7, r7, r1
 8013d68:	2f08      	cmp	r7, #8
 8013d6a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8013d6e:	dc37      	bgt.n	8013de0 <_strtod_l+0x338>
 8013d70:	45be      	cmp	lr, r7
 8013d72:	bfa8      	it	ge
 8013d74:	46be      	movge	lr, r7
 8013d76:	f1bc 0f00 	cmp.w	ip, #0
 8013d7a:	d001      	beq.n	8013d80 <_strtod_l+0x2d8>
 8013d7c:	f1ce 0e00 	rsb	lr, lr, #0
 8013d80:	2c00      	cmp	r4, #0
 8013d82:	d151      	bne.n	8013e28 <_strtod_l+0x380>
 8013d84:	2800      	cmp	r0, #0
 8013d86:	f47f aece 	bne.w	8013b26 <_strtod_l+0x7e>
 8013d8a:	9a06      	ldr	r2, [sp, #24]
 8013d8c:	2a00      	cmp	r2, #0
 8013d8e:	f47f aeca 	bne.w	8013b26 <_strtod_l+0x7e>
 8013d92:	9a04      	ldr	r2, [sp, #16]
 8013d94:	2a00      	cmp	r2, #0
 8013d96:	f47f aee4 	bne.w	8013b62 <_strtod_l+0xba>
 8013d9a:	2b4e      	cmp	r3, #78	; 0x4e
 8013d9c:	d027      	beq.n	8013dee <_strtod_l+0x346>
 8013d9e:	dc21      	bgt.n	8013de4 <_strtod_l+0x33c>
 8013da0:	2b49      	cmp	r3, #73	; 0x49
 8013da2:	f47f aede 	bne.w	8013b62 <_strtod_l+0xba>
 8013da6:	49a0      	ldr	r1, [pc, #640]	; (8014028 <_strtod_l+0x580>)
 8013da8:	a81b      	add	r0, sp, #108	; 0x6c
 8013daa:	f002 f851 	bl	8015e50 <__match>
 8013dae:	2800      	cmp	r0, #0
 8013db0:	f43f aed7 	beq.w	8013b62 <_strtod_l+0xba>
 8013db4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013db6:	499d      	ldr	r1, [pc, #628]	; (801402c <_strtod_l+0x584>)
 8013db8:	3b01      	subs	r3, #1
 8013dba:	a81b      	add	r0, sp, #108	; 0x6c
 8013dbc:	931b      	str	r3, [sp, #108]	; 0x6c
 8013dbe:	f002 f847 	bl	8015e50 <__match>
 8013dc2:	b910      	cbnz	r0, 8013dca <_strtod_l+0x322>
 8013dc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013dc6:	3301      	adds	r3, #1
 8013dc8:	931b      	str	r3, [sp, #108]	; 0x6c
 8013dca:	f8df b274 	ldr.w	fp, [pc, #628]	; 8014040 <_strtod_l+0x598>
 8013dce:	f04f 0a00 	mov.w	sl, #0
 8013dd2:	e6a8      	b.n	8013b26 <_strtod_l+0x7e>
 8013dd4:	210a      	movs	r1, #10
 8013dd6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8013dda:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8013dde:	e7b8      	b.n	8013d52 <_strtod_l+0x2aa>
 8013de0:	46be      	mov	lr, r7
 8013de2:	e7c8      	b.n	8013d76 <_strtod_l+0x2ce>
 8013de4:	2b69      	cmp	r3, #105	; 0x69
 8013de6:	d0de      	beq.n	8013da6 <_strtod_l+0x2fe>
 8013de8:	2b6e      	cmp	r3, #110	; 0x6e
 8013dea:	f47f aeba 	bne.w	8013b62 <_strtod_l+0xba>
 8013dee:	4990      	ldr	r1, [pc, #576]	; (8014030 <_strtod_l+0x588>)
 8013df0:	a81b      	add	r0, sp, #108	; 0x6c
 8013df2:	f002 f82d 	bl	8015e50 <__match>
 8013df6:	2800      	cmp	r0, #0
 8013df8:	f43f aeb3 	beq.w	8013b62 <_strtod_l+0xba>
 8013dfc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013dfe:	781b      	ldrb	r3, [r3, #0]
 8013e00:	2b28      	cmp	r3, #40	; 0x28
 8013e02:	d10e      	bne.n	8013e22 <_strtod_l+0x37a>
 8013e04:	aa1e      	add	r2, sp, #120	; 0x78
 8013e06:	498b      	ldr	r1, [pc, #556]	; (8014034 <_strtod_l+0x58c>)
 8013e08:	a81b      	add	r0, sp, #108	; 0x6c
 8013e0a:	f002 f835 	bl	8015e78 <__hexnan>
 8013e0e:	2805      	cmp	r0, #5
 8013e10:	d107      	bne.n	8013e22 <_strtod_l+0x37a>
 8013e12:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013e14:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8013e18:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8013e1c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8013e20:	e681      	b.n	8013b26 <_strtod_l+0x7e>
 8013e22:	f8df b224 	ldr.w	fp, [pc, #548]	; 8014048 <_strtod_l+0x5a0>
 8013e26:	e7d2      	b.n	8013dce <_strtod_l+0x326>
 8013e28:	ebae 0302 	sub.w	r3, lr, r2
 8013e2c:	9306      	str	r3, [sp, #24]
 8013e2e:	9b05      	ldr	r3, [sp, #20]
 8013e30:	9807      	ldr	r0, [sp, #28]
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	bf08      	it	eq
 8013e36:	4623      	moveq	r3, r4
 8013e38:	2c10      	cmp	r4, #16
 8013e3a:	9305      	str	r3, [sp, #20]
 8013e3c:	46a0      	mov	r8, r4
 8013e3e:	bfa8      	it	ge
 8013e40:	f04f 0810 	movge.w	r8, #16
 8013e44:	f7ec fb76 	bl	8000534 <__aeabi_ui2d>
 8013e48:	2c09      	cmp	r4, #9
 8013e4a:	4682      	mov	sl, r0
 8013e4c:	468b      	mov	fp, r1
 8013e4e:	dc13      	bgt.n	8013e78 <_strtod_l+0x3d0>
 8013e50:	9b06      	ldr	r3, [sp, #24]
 8013e52:	2b00      	cmp	r3, #0
 8013e54:	f43f ae67 	beq.w	8013b26 <_strtod_l+0x7e>
 8013e58:	9b06      	ldr	r3, [sp, #24]
 8013e5a:	dd7a      	ble.n	8013f52 <_strtod_l+0x4aa>
 8013e5c:	2b16      	cmp	r3, #22
 8013e5e:	dc61      	bgt.n	8013f24 <_strtod_l+0x47c>
 8013e60:	4a75      	ldr	r2, [pc, #468]	; (8014038 <_strtod_l+0x590>)
 8013e62:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8013e66:	e9de 0100 	ldrd	r0, r1, [lr]
 8013e6a:	4652      	mov	r2, sl
 8013e6c:	465b      	mov	r3, fp
 8013e6e:	f7ec fbdb 	bl	8000628 <__aeabi_dmul>
 8013e72:	4682      	mov	sl, r0
 8013e74:	468b      	mov	fp, r1
 8013e76:	e656      	b.n	8013b26 <_strtod_l+0x7e>
 8013e78:	4b6f      	ldr	r3, [pc, #444]	; (8014038 <_strtod_l+0x590>)
 8013e7a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013e7e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013e82:	f7ec fbd1 	bl	8000628 <__aeabi_dmul>
 8013e86:	4606      	mov	r6, r0
 8013e88:	4628      	mov	r0, r5
 8013e8a:	460f      	mov	r7, r1
 8013e8c:	f7ec fb52 	bl	8000534 <__aeabi_ui2d>
 8013e90:	4602      	mov	r2, r0
 8013e92:	460b      	mov	r3, r1
 8013e94:	4630      	mov	r0, r6
 8013e96:	4639      	mov	r1, r7
 8013e98:	f7ec fa10 	bl	80002bc <__adddf3>
 8013e9c:	2c0f      	cmp	r4, #15
 8013e9e:	4682      	mov	sl, r0
 8013ea0:	468b      	mov	fp, r1
 8013ea2:	ddd5      	ble.n	8013e50 <_strtod_l+0x3a8>
 8013ea4:	9b06      	ldr	r3, [sp, #24]
 8013ea6:	eba4 0808 	sub.w	r8, r4, r8
 8013eaa:	4498      	add	r8, r3
 8013eac:	f1b8 0f00 	cmp.w	r8, #0
 8013eb0:	f340 8096 	ble.w	8013fe0 <_strtod_l+0x538>
 8013eb4:	f018 030f 	ands.w	r3, r8, #15
 8013eb8:	d00a      	beq.n	8013ed0 <_strtod_l+0x428>
 8013eba:	495f      	ldr	r1, [pc, #380]	; (8014038 <_strtod_l+0x590>)
 8013ebc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013ec0:	4652      	mov	r2, sl
 8013ec2:	465b      	mov	r3, fp
 8013ec4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ec8:	f7ec fbae 	bl	8000628 <__aeabi_dmul>
 8013ecc:	4682      	mov	sl, r0
 8013ece:	468b      	mov	fp, r1
 8013ed0:	f038 080f 	bics.w	r8, r8, #15
 8013ed4:	d073      	beq.n	8013fbe <_strtod_l+0x516>
 8013ed6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8013eda:	dd47      	ble.n	8013f6c <_strtod_l+0x4c4>
 8013edc:	2400      	movs	r4, #0
 8013ede:	46a0      	mov	r8, r4
 8013ee0:	9407      	str	r4, [sp, #28]
 8013ee2:	9405      	str	r4, [sp, #20]
 8013ee4:	2322      	movs	r3, #34	; 0x22
 8013ee6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8014040 <_strtod_l+0x598>
 8013eea:	f8c9 3000 	str.w	r3, [r9]
 8013eee:	f04f 0a00 	mov.w	sl, #0
 8013ef2:	9b07      	ldr	r3, [sp, #28]
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	f43f ae16 	beq.w	8013b26 <_strtod_l+0x7e>
 8013efa:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013efc:	4648      	mov	r0, r9
 8013efe:	f002 f93c 	bl	801617a <_Bfree>
 8013f02:	9905      	ldr	r1, [sp, #20]
 8013f04:	4648      	mov	r0, r9
 8013f06:	f002 f938 	bl	801617a <_Bfree>
 8013f0a:	4641      	mov	r1, r8
 8013f0c:	4648      	mov	r0, r9
 8013f0e:	f002 f934 	bl	801617a <_Bfree>
 8013f12:	9907      	ldr	r1, [sp, #28]
 8013f14:	4648      	mov	r0, r9
 8013f16:	f002 f930 	bl	801617a <_Bfree>
 8013f1a:	4621      	mov	r1, r4
 8013f1c:	4648      	mov	r0, r9
 8013f1e:	f002 f92c 	bl	801617a <_Bfree>
 8013f22:	e600      	b.n	8013b26 <_strtod_l+0x7e>
 8013f24:	9a06      	ldr	r2, [sp, #24]
 8013f26:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8013f2a:	4293      	cmp	r3, r2
 8013f2c:	dbba      	blt.n	8013ea4 <_strtod_l+0x3fc>
 8013f2e:	4d42      	ldr	r5, [pc, #264]	; (8014038 <_strtod_l+0x590>)
 8013f30:	f1c4 040f 	rsb	r4, r4, #15
 8013f34:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8013f38:	4652      	mov	r2, sl
 8013f3a:	465b      	mov	r3, fp
 8013f3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013f40:	f7ec fb72 	bl	8000628 <__aeabi_dmul>
 8013f44:	9b06      	ldr	r3, [sp, #24]
 8013f46:	1b1c      	subs	r4, r3, r4
 8013f48:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8013f4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013f50:	e78d      	b.n	8013e6e <_strtod_l+0x3c6>
 8013f52:	f113 0f16 	cmn.w	r3, #22
 8013f56:	dba5      	blt.n	8013ea4 <_strtod_l+0x3fc>
 8013f58:	4a37      	ldr	r2, [pc, #220]	; (8014038 <_strtod_l+0x590>)
 8013f5a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8013f5e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8013f62:	4650      	mov	r0, sl
 8013f64:	4659      	mov	r1, fp
 8013f66:	f7ec fc89 	bl	800087c <__aeabi_ddiv>
 8013f6a:	e782      	b.n	8013e72 <_strtod_l+0x3ca>
 8013f6c:	2300      	movs	r3, #0
 8013f6e:	4e33      	ldr	r6, [pc, #204]	; (801403c <_strtod_l+0x594>)
 8013f70:	ea4f 1828 	mov.w	r8, r8, asr #4
 8013f74:	4650      	mov	r0, sl
 8013f76:	4659      	mov	r1, fp
 8013f78:	461d      	mov	r5, r3
 8013f7a:	f1b8 0f01 	cmp.w	r8, #1
 8013f7e:	dc21      	bgt.n	8013fc4 <_strtod_l+0x51c>
 8013f80:	b10b      	cbz	r3, 8013f86 <_strtod_l+0x4de>
 8013f82:	4682      	mov	sl, r0
 8013f84:	468b      	mov	fp, r1
 8013f86:	4b2d      	ldr	r3, [pc, #180]	; (801403c <_strtod_l+0x594>)
 8013f88:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8013f8c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8013f90:	4652      	mov	r2, sl
 8013f92:	465b      	mov	r3, fp
 8013f94:	e9d5 0100 	ldrd	r0, r1, [r5]
 8013f98:	f7ec fb46 	bl	8000628 <__aeabi_dmul>
 8013f9c:	4b28      	ldr	r3, [pc, #160]	; (8014040 <_strtod_l+0x598>)
 8013f9e:	460a      	mov	r2, r1
 8013fa0:	400b      	ands	r3, r1
 8013fa2:	4928      	ldr	r1, [pc, #160]	; (8014044 <_strtod_l+0x59c>)
 8013fa4:	428b      	cmp	r3, r1
 8013fa6:	4682      	mov	sl, r0
 8013fa8:	d898      	bhi.n	8013edc <_strtod_l+0x434>
 8013faa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8013fae:	428b      	cmp	r3, r1
 8013fb0:	bf86      	itte	hi
 8013fb2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801404c <_strtod_l+0x5a4>
 8013fb6:	f04f 3aff 	movhi.w	sl, #4294967295
 8013fba:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8013fbe:	2300      	movs	r3, #0
 8013fc0:	9304      	str	r3, [sp, #16]
 8013fc2:	e077      	b.n	80140b4 <_strtod_l+0x60c>
 8013fc4:	f018 0f01 	tst.w	r8, #1
 8013fc8:	d006      	beq.n	8013fd8 <_strtod_l+0x530>
 8013fca:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8013fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fd2:	f7ec fb29 	bl	8000628 <__aeabi_dmul>
 8013fd6:	2301      	movs	r3, #1
 8013fd8:	3501      	adds	r5, #1
 8013fda:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013fde:	e7cc      	b.n	8013f7a <_strtod_l+0x4d2>
 8013fe0:	d0ed      	beq.n	8013fbe <_strtod_l+0x516>
 8013fe2:	f1c8 0800 	rsb	r8, r8, #0
 8013fe6:	f018 020f 	ands.w	r2, r8, #15
 8013fea:	d00a      	beq.n	8014002 <_strtod_l+0x55a>
 8013fec:	4b12      	ldr	r3, [pc, #72]	; (8014038 <_strtod_l+0x590>)
 8013fee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013ff2:	4650      	mov	r0, sl
 8013ff4:	4659      	mov	r1, fp
 8013ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ffa:	f7ec fc3f 	bl	800087c <__aeabi_ddiv>
 8013ffe:	4682      	mov	sl, r0
 8014000:	468b      	mov	fp, r1
 8014002:	ea5f 1828 	movs.w	r8, r8, asr #4
 8014006:	d0da      	beq.n	8013fbe <_strtod_l+0x516>
 8014008:	f1b8 0f1f 	cmp.w	r8, #31
 801400c:	dd20      	ble.n	8014050 <_strtod_l+0x5a8>
 801400e:	2400      	movs	r4, #0
 8014010:	46a0      	mov	r8, r4
 8014012:	9407      	str	r4, [sp, #28]
 8014014:	9405      	str	r4, [sp, #20]
 8014016:	2322      	movs	r3, #34	; 0x22
 8014018:	f04f 0a00 	mov.w	sl, #0
 801401c:	f04f 0b00 	mov.w	fp, #0
 8014020:	f8c9 3000 	str.w	r3, [r9]
 8014024:	e765      	b.n	8013ef2 <_strtod_l+0x44a>
 8014026:	bf00      	nop
 8014028:	080181e1 	.word	0x080181e1
 801402c:	0801826b 	.word	0x0801826b
 8014030:	080181e9 	.word	0x080181e9
 8014034:	08018228 	.word	0x08018228
 8014038:	08018310 	.word	0x08018310
 801403c:	080182e8 	.word	0x080182e8
 8014040:	7ff00000 	.word	0x7ff00000
 8014044:	7ca00000 	.word	0x7ca00000
 8014048:	fff80000 	.word	0xfff80000
 801404c:	7fefffff 	.word	0x7fefffff
 8014050:	f018 0310 	ands.w	r3, r8, #16
 8014054:	bf18      	it	ne
 8014056:	236a      	movne	r3, #106	; 0x6a
 8014058:	4da0      	ldr	r5, [pc, #640]	; (80142dc <_strtod_l+0x834>)
 801405a:	9304      	str	r3, [sp, #16]
 801405c:	4650      	mov	r0, sl
 801405e:	4659      	mov	r1, fp
 8014060:	2300      	movs	r3, #0
 8014062:	f1b8 0f00 	cmp.w	r8, #0
 8014066:	f300 810a 	bgt.w	801427e <_strtod_l+0x7d6>
 801406a:	b10b      	cbz	r3, 8014070 <_strtod_l+0x5c8>
 801406c:	4682      	mov	sl, r0
 801406e:	468b      	mov	fp, r1
 8014070:	9b04      	ldr	r3, [sp, #16]
 8014072:	b1bb      	cbz	r3, 80140a4 <_strtod_l+0x5fc>
 8014074:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8014078:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801407c:	2b00      	cmp	r3, #0
 801407e:	4659      	mov	r1, fp
 8014080:	dd10      	ble.n	80140a4 <_strtod_l+0x5fc>
 8014082:	2b1f      	cmp	r3, #31
 8014084:	f340 8107 	ble.w	8014296 <_strtod_l+0x7ee>
 8014088:	2b34      	cmp	r3, #52	; 0x34
 801408a:	bfde      	ittt	le
 801408c:	3b20      	suble	r3, #32
 801408e:	f04f 32ff 	movle.w	r2, #4294967295
 8014092:	fa02 f303 	lslle.w	r3, r2, r3
 8014096:	f04f 0a00 	mov.w	sl, #0
 801409a:	bfcc      	ite	gt
 801409c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80140a0:	ea03 0b01 	andle.w	fp, r3, r1
 80140a4:	2200      	movs	r2, #0
 80140a6:	2300      	movs	r3, #0
 80140a8:	4650      	mov	r0, sl
 80140aa:	4659      	mov	r1, fp
 80140ac:	f7ec fd24 	bl	8000af8 <__aeabi_dcmpeq>
 80140b0:	2800      	cmp	r0, #0
 80140b2:	d1ac      	bne.n	801400e <_strtod_l+0x566>
 80140b4:	9b07      	ldr	r3, [sp, #28]
 80140b6:	9300      	str	r3, [sp, #0]
 80140b8:	9a05      	ldr	r2, [sp, #20]
 80140ba:	9908      	ldr	r1, [sp, #32]
 80140bc:	4623      	mov	r3, r4
 80140be:	4648      	mov	r0, r9
 80140c0:	f002 f8ad 	bl	801621e <__s2b>
 80140c4:	9007      	str	r0, [sp, #28]
 80140c6:	2800      	cmp	r0, #0
 80140c8:	f43f af08 	beq.w	8013edc <_strtod_l+0x434>
 80140cc:	9a06      	ldr	r2, [sp, #24]
 80140ce:	9b06      	ldr	r3, [sp, #24]
 80140d0:	2a00      	cmp	r2, #0
 80140d2:	f1c3 0300 	rsb	r3, r3, #0
 80140d6:	bfa8      	it	ge
 80140d8:	2300      	movge	r3, #0
 80140da:	930e      	str	r3, [sp, #56]	; 0x38
 80140dc:	2400      	movs	r4, #0
 80140de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80140e2:	9316      	str	r3, [sp, #88]	; 0x58
 80140e4:	46a0      	mov	r8, r4
 80140e6:	9b07      	ldr	r3, [sp, #28]
 80140e8:	4648      	mov	r0, r9
 80140ea:	6859      	ldr	r1, [r3, #4]
 80140ec:	f002 f811 	bl	8016112 <_Balloc>
 80140f0:	9005      	str	r0, [sp, #20]
 80140f2:	2800      	cmp	r0, #0
 80140f4:	f43f aef6 	beq.w	8013ee4 <_strtod_l+0x43c>
 80140f8:	9b07      	ldr	r3, [sp, #28]
 80140fa:	691a      	ldr	r2, [r3, #16]
 80140fc:	3202      	adds	r2, #2
 80140fe:	f103 010c 	add.w	r1, r3, #12
 8014102:	0092      	lsls	r2, r2, #2
 8014104:	300c      	adds	r0, #12
 8014106:	f001 fff9 	bl	80160fc <memcpy>
 801410a:	aa1e      	add	r2, sp, #120	; 0x78
 801410c:	a91d      	add	r1, sp, #116	; 0x74
 801410e:	ec4b ab10 	vmov	d0, sl, fp
 8014112:	4648      	mov	r0, r9
 8014114:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8014118:	f002 fb3c 	bl	8016794 <__d2b>
 801411c:	901c      	str	r0, [sp, #112]	; 0x70
 801411e:	2800      	cmp	r0, #0
 8014120:	f43f aee0 	beq.w	8013ee4 <_strtod_l+0x43c>
 8014124:	2101      	movs	r1, #1
 8014126:	4648      	mov	r0, r9
 8014128:	f002 f905 	bl	8016336 <__i2b>
 801412c:	4680      	mov	r8, r0
 801412e:	2800      	cmp	r0, #0
 8014130:	f43f aed8 	beq.w	8013ee4 <_strtod_l+0x43c>
 8014134:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8014136:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014138:	2e00      	cmp	r6, #0
 801413a:	bfab      	itete	ge
 801413c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801413e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8014140:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8014142:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8014144:	bfac      	ite	ge
 8014146:	18f7      	addge	r7, r6, r3
 8014148:	1b9d      	sublt	r5, r3, r6
 801414a:	9b04      	ldr	r3, [sp, #16]
 801414c:	1af6      	subs	r6, r6, r3
 801414e:	4416      	add	r6, r2
 8014150:	4b63      	ldr	r3, [pc, #396]	; (80142e0 <_strtod_l+0x838>)
 8014152:	3e01      	subs	r6, #1
 8014154:	429e      	cmp	r6, r3
 8014156:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801415a:	f280 80af 	bge.w	80142bc <_strtod_l+0x814>
 801415e:	1b9b      	subs	r3, r3, r6
 8014160:	2b1f      	cmp	r3, #31
 8014162:	eba2 0203 	sub.w	r2, r2, r3
 8014166:	f04f 0101 	mov.w	r1, #1
 801416a:	f300 809b 	bgt.w	80142a4 <_strtod_l+0x7fc>
 801416e:	fa01 f303 	lsl.w	r3, r1, r3
 8014172:	930f      	str	r3, [sp, #60]	; 0x3c
 8014174:	2300      	movs	r3, #0
 8014176:	930a      	str	r3, [sp, #40]	; 0x28
 8014178:	18be      	adds	r6, r7, r2
 801417a:	9b04      	ldr	r3, [sp, #16]
 801417c:	42b7      	cmp	r7, r6
 801417e:	4415      	add	r5, r2
 8014180:	441d      	add	r5, r3
 8014182:	463b      	mov	r3, r7
 8014184:	bfa8      	it	ge
 8014186:	4633      	movge	r3, r6
 8014188:	42ab      	cmp	r3, r5
 801418a:	bfa8      	it	ge
 801418c:	462b      	movge	r3, r5
 801418e:	2b00      	cmp	r3, #0
 8014190:	bfc2      	ittt	gt
 8014192:	1af6      	subgt	r6, r6, r3
 8014194:	1aed      	subgt	r5, r5, r3
 8014196:	1aff      	subgt	r7, r7, r3
 8014198:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801419a:	b1bb      	cbz	r3, 80141cc <_strtod_l+0x724>
 801419c:	4641      	mov	r1, r8
 801419e:	461a      	mov	r2, r3
 80141a0:	4648      	mov	r0, r9
 80141a2:	f002 f967 	bl	8016474 <__pow5mult>
 80141a6:	4680      	mov	r8, r0
 80141a8:	2800      	cmp	r0, #0
 80141aa:	f43f ae9b 	beq.w	8013ee4 <_strtod_l+0x43c>
 80141ae:	4601      	mov	r1, r0
 80141b0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80141b2:	4648      	mov	r0, r9
 80141b4:	f002 f8c8 	bl	8016348 <__multiply>
 80141b8:	900c      	str	r0, [sp, #48]	; 0x30
 80141ba:	2800      	cmp	r0, #0
 80141bc:	f43f ae92 	beq.w	8013ee4 <_strtod_l+0x43c>
 80141c0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80141c2:	4648      	mov	r0, r9
 80141c4:	f001 ffd9 	bl	801617a <_Bfree>
 80141c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80141ca:	931c      	str	r3, [sp, #112]	; 0x70
 80141cc:	2e00      	cmp	r6, #0
 80141ce:	dc7a      	bgt.n	80142c6 <_strtod_l+0x81e>
 80141d0:	9b06      	ldr	r3, [sp, #24]
 80141d2:	2b00      	cmp	r3, #0
 80141d4:	dd08      	ble.n	80141e8 <_strtod_l+0x740>
 80141d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80141d8:	9905      	ldr	r1, [sp, #20]
 80141da:	4648      	mov	r0, r9
 80141dc:	f002 f94a 	bl	8016474 <__pow5mult>
 80141e0:	9005      	str	r0, [sp, #20]
 80141e2:	2800      	cmp	r0, #0
 80141e4:	f43f ae7e 	beq.w	8013ee4 <_strtod_l+0x43c>
 80141e8:	2d00      	cmp	r5, #0
 80141ea:	dd08      	ble.n	80141fe <_strtod_l+0x756>
 80141ec:	462a      	mov	r2, r5
 80141ee:	9905      	ldr	r1, [sp, #20]
 80141f0:	4648      	mov	r0, r9
 80141f2:	f002 f98d 	bl	8016510 <__lshift>
 80141f6:	9005      	str	r0, [sp, #20]
 80141f8:	2800      	cmp	r0, #0
 80141fa:	f43f ae73 	beq.w	8013ee4 <_strtod_l+0x43c>
 80141fe:	2f00      	cmp	r7, #0
 8014200:	dd08      	ble.n	8014214 <_strtod_l+0x76c>
 8014202:	4641      	mov	r1, r8
 8014204:	463a      	mov	r2, r7
 8014206:	4648      	mov	r0, r9
 8014208:	f002 f982 	bl	8016510 <__lshift>
 801420c:	4680      	mov	r8, r0
 801420e:	2800      	cmp	r0, #0
 8014210:	f43f ae68 	beq.w	8013ee4 <_strtod_l+0x43c>
 8014214:	9a05      	ldr	r2, [sp, #20]
 8014216:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014218:	4648      	mov	r0, r9
 801421a:	f002 f9e7 	bl	80165ec <__mdiff>
 801421e:	4604      	mov	r4, r0
 8014220:	2800      	cmp	r0, #0
 8014222:	f43f ae5f 	beq.w	8013ee4 <_strtod_l+0x43c>
 8014226:	68c3      	ldr	r3, [r0, #12]
 8014228:	930c      	str	r3, [sp, #48]	; 0x30
 801422a:	2300      	movs	r3, #0
 801422c:	60c3      	str	r3, [r0, #12]
 801422e:	4641      	mov	r1, r8
 8014230:	f002 f9c2 	bl	80165b8 <__mcmp>
 8014234:	2800      	cmp	r0, #0
 8014236:	da55      	bge.n	80142e4 <_strtod_l+0x83c>
 8014238:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801423a:	b9e3      	cbnz	r3, 8014276 <_strtod_l+0x7ce>
 801423c:	f1ba 0f00 	cmp.w	sl, #0
 8014240:	d119      	bne.n	8014276 <_strtod_l+0x7ce>
 8014242:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014246:	b9b3      	cbnz	r3, 8014276 <_strtod_l+0x7ce>
 8014248:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801424c:	0d1b      	lsrs	r3, r3, #20
 801424e:	051b      	lsls	r3, r3, #20
 8014250:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8014254:	d90f      	bls.n	8014276 <_strtod_l+0x7ce>
 8014256:	6963      	ldr	r3, [r4, #20]
 8014258:	b913      	cbnz	r3, 8014260 <_strtod_l+0x7b8>
 801425a:	6923      	ldr	r3, [r4, #16]
 801425c:	2b01      	cmp	r3, #1
 801425e:	dd0a      	ble.n	8014276 <_strtod_l+0x7ce>
 8014260:	4621      	mov	r1, r4
 8014262:	2201      	movs	r2, #1
 8014264:	4648      	mov	r0, r9
 8014266:	f002 f953 	bl	8016510 <__lshift>
 801426a:	4641      	mov	r1, r8
 801426c:	4604      	mov	r4, r0
 801426e:	f002 f9a3 	bl	80165b8 <__mcmp>
 8014272:	2800      	cmp	r0, #0
 8014274:	dc67      	bgt.n	8014346 <_strtod_l+0x89e>
 8014276:	9b04      	ldr	r3, [sp, #16]
 8014278:	2b00      	cmp	r3, #0
 801427a:	d171      	bne.n	8014360 <_strtod_l+0x8b8>
 801427c:	e63d      	b.n	8013efa <_strtod_l+0x452>
 801427e:	f018 0f01 	tst.w	r8, #1
 8014282:	d004      	beq.n	801428e <_strtod_l+0x7e6>
 8014284:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014288:	f7ec f9ce 	bl	8000628 <__aeabi_dmul>
 801428c:	2301      	movs	r3, #1
 801428e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014292:	3508      	adds	r5, #8
 8014294:	e6e5      	b.n	8014062 <_strtod_l+0x5ba>
 8014296:	f04f 32ff 	mov.w	r2, #4294967295
 801429a:	fa02 f303 	lsl.w	r3, r2, r3
 801429e:	ea03 0a0a 	and.w	sl, r3, sl
 80142a2:	e6ff      	b.n	80140a4 <_strtod_l+0x5fc>
 80142a4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80142a8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80142ac:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80142b0:	36e2      	adds	r6, #226	; 0xe2
 80142b2:	fa01 f306 	lsl.w	r3, r1, r6
 80142b6:	930a      	str	r3, [sp, #40]	; 0x28
 80142b8:	910f      	str	r1, [sp, #60]	; 0x3c
 80142ba:	e75d      	b.n	8014178 <_strtod_l+0x6d0>
 80142bc:	2300      	movs	r3, #0
 80142be:	930a      	str	r3, [sp, #40]	; 0x28
 80142c0:	2301      	movs	r3, #1
 80142c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80142c4:	e758      	b.n	8014178 <_strtod_l+0x6d0>
 80142c6:	4632      	mov	r2, r6
 80142c8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80142ca:	4648      	mov	r0, r9
 80142cc:	f002 f920 	bl	8016510 <__lshift>
 80142d0:	901c      	str	r0, [sp, #112]	; 0x70
 80142d2:	2800      	cmp	r0, #0
 80142d4:	f47f af7c 	bne.w	80141d0 <_strtod_l+0x728>
 80142d8:	e604      	b.n	8013ee4 <_strtod_l+0x43c>
 80142da:	bf00      	nop
 80142dc:	08018240 	.word	0x08018240
 80142e0:	fffffc02 	.word	0xfffffc02
 80142e4:	465d      	mov	r5, fp
 80142e6:	f040 8086 	bne.w	80143f6 <_strtod_l+0x94e>
 80142ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80142ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80142f0:	b32a      	cbz	r2, 801433e <_strtod_l+0x896>
 80142f2:	4aaf      	ldr	r2, [pc, #700]	; (80145b0 <_strtod_l+0xb08>)
 80142f4:	4293      	cmp	r3, r2
 80142f6:	d153      	bne.n	80143a0 <_strtod_l+0x8f8>
 80142f8:	9b04      	ldr	r3, [sp, #16]
 80142fa:	4650      	mov	r0, sl
 80142fc:	b1d3      	cbz	r3, 8014334 <_strtod_l+0x88c>
 80142fe:	4aad      	ldr	r2, [pc, #692]	; (80145b4 <_strtod_l+0xb0c>)
 8014300:	402a      	ands	r2, r5
 8014302:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8014306:	f04f 31ff 	mov.w	r1, #4294967295
 801430a:	d816      	bhi.n	801433a <_strtod_l+0x892>
 801430c:	0d12      	lsrs	r2, r2, #20
 801430e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014312:	fa01 f303 	lsl.w	r3, r1, r3
 8014316:	4298      	cmp	r0, r3
 8014318:	d142      	bne.n	80143a0 <_strtod_l+0x8f8>
 801431a:	4ba7      	ldr	r3, [pc, #668]	; (80145b8 <_strtod_l+0xb10>)
 801431c:	429d      	cmp	r5, r3
 801431e:	d102      	bne.n	8014326 <_strtod_l+0x87e>
 8014320:	3001      	adds	r0, #1
 8014322:	f43f addf 	beq.w	8013ee4 <_strtod_l+0x43c>
 8014326:	4ba3      	ldr	r3, [pc, #652]	; (80145b4 <_strtod_l+0xb0c>)
 8014328:	402b      	ands	r3, r5
 801432a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801432e:	f04f 0a00 	mov.w	sl, #0
 8014332:	e7a0      	b.n	8014276 <_strtod_l+0x7ce>
 8014334:	f04f 33ff 	mov.w	r3, #4294967295
 8014338:	e7ed      	b.n	8014316 <_strtod_l+0x86e>
 801433a:	460b      	mov	r3, r1
 801433c:	e7eb      	b.n	8014316 <_strtod_l+0x86e>
 801433e:	bb7b      	cbnz	r3, 80143a0 <_strtod_l+0x8f8>
 8014340:	f1ba 0f00 	cmp.w	sl, #0
 8014344:	d12c      	bne.n	80143a0 <_strtod_l+0x8f8>
 8014346:	9904      	ldr	r1, [sp, #16]
 8014348:	4a9a      	ldr	r2, [pc, #616]	; (80145b4 <_strtod_l+0xb0c>)
 801434a:	465b      	mov	r3, fp
 801434c:	b1f1      	cbz	r1, 801438c <_strtod_l+0x8e4>
 801434e:	ea02 010b 	and.w	r1, r2, fp
 8014352:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8014356:	dc19      	bgt.n	801438c <_strtod_l+0x8e4>
 8014358:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801435c:	f77f ae5b 	ble.w	8014016 <_strtod_l+0x56e>
 8014360:	4a96      	ldr	r2, [pc, #600]	; (80145bc <_strtod_l+0xb14>)
 8014362:	2300      	movs	r3, #0
 8014364:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014368:	4650      	mov	r0, sl
 801436a:	4659      	mov	r1, fp
 801436c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014370:	f7ec f95a 	bl	8000628 <__aeabi_dmul>
 8014374:	4682      	mov	sl, r0
 8014376:	468b      	mov	fp, r1
 8014378:	2900      	cmp	r1, #0
 801437a:	f47f adbe 	bne.w	8013efa <_strtod_l+0x452>
 801437e:	2800      	cmp	r0, #0
 8014380:	f47f adbb 	bne.w	8013efa <_strtod_l+0x452>
 8014384:	2322      	movs	r3, #34	; 0x22
 8014386:	f8c9 3000 	str.w	r3, [r9]
 801438a:	e5b6      	b.n	8013efa <_strtod_l+0x452>
 801438c:	4013      	ands	r3, r2
 801438e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014392:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014396:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801439a:	f04f 3aff 	mov.w	sl, #4294967295
 801439e:	e76a      	b.n	8014276 <_strtod_l+0x7ce>
 80143a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80143a2:	b193      	cbz	r3, 80143ca <_strtod_l+0x922>
 80143a4:	422b      	tst	r3, r5
 80143a6:	f43f af66 	beq.w	8014276 <_strtod_l+0x7ce>
 80143aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80143ac:	9a04      	ldr	r2, [sp, #16]
 80143ae:	4650      	mov	r0, sl
 80143b0:	4659      	mov	r1, fp
 80143b2:	b173      	cbz	r3, 80143d2 <_strtod_l+0x92a>
 80143b4:	f7ff fb5b 	bl	8013a6e <sulp>
 80143b8:	4602      	mov	r2, r0
 80143ba:	460b      	mov	r3, r1
 80143bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80143c0:	f7eb ff7c 	bl	80002bc <__adddf3>
 80143c4:	4682      	mov	sl, r0
 80143c6:	468b      	mov	fp, r1
 80143c8:	e755      	b.n	8014276 <_strtod_l+0x7ce>
 80143ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80143cc:	ea13 0f0a 	tst.w	r3, sl
 80143d0:	e7e9      	b.n	80143a6 <_strtod_l+0x8fe>
 80143d2:	f7ff fb4c 	bl	8013a6e <sulp>
 80143d6:	4602      	mov	r2, r0
 80143d8:	460b      	mov	r3, r1
 80143da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80143de:	f7eb ff6b 	bl	80002b8 <__aeabi_dsub>
 80143e2:	2200      	movs	r2, #0
 80143e4:	2300      	movs	r3, #0
 80143e6:	4682      	mov	sl, r0
 80143e8:	468b      	mov	fp, r1
 80143ea:	f7ec fb85 	bl	8000af8 <__aeabi_dcmpeq>
 80143ee:	2800      	cmp	r0, #0
 80143f0:	f47f ae11 	bne.w	8014016 <_strtod_l+0x56e>
 80143f4:	e73f      	b.n	8014276 <_strtod_l+0x7ce>
 80143f6:	4641      	mov	r1, r8
 80143f8:	4620      	mov	r0, r4
 80143fa:	f002 fa1a 	bl	8016832 <__ratio>
 80143fe:	ec57 6b10 	vmov	r6, r7, d0
 8014402:	2200      	movs	r2, #0
 8014404:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014408:	ee10 0a10 	vmov	r0, s0
 801440c:	4639      	mov	r1, r7
 801440e:	f7ec fb87 	bl	8000b20 <__aeabi_dcmple>
 8014412:	2800      	cmp	r0, #0
 8014414:	d077      	beq.n	8014506 <_strtod_l+0xa5e>
 8014416:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014418:	2b00      	cmp	r3, #0
 801441a:	d04a      	beq.n	80144b2 <_strtod_l+0xa0a>
 801441c:	4b68      	ldr	r3, [pc, #416]	; (80145c0 <_strtod_l+0xb18>)
 801441e:	2200      	movs	r2, #0
 8014420:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014424:	4f66      	ldr	r7, [pc, #408]	; (80145c0 <_strtod_l+0xb18>)
 8014426:	2600      	movs	r6, #0
 8014428:	4b62      	ldr	r3, [pc, #392]	; (80145b4 <_strtod_l+0xb0c>)
 801442a:	402b      	ands	r3, r5
 801442c:	930f      	str	r3, [sp, #60]	; 0x3c
 801442e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014430:	4b64      	ldr	r3, [pc, #400]	; (80145c4 <_strtod_l+0xb1c>)
 8014432:	429a      	cmp	r2, r3
 8014434:	f040 80ce 	bne.w	80145d4 <_strtod_l+0xb2c>
 8014438:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801443c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014440:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8014444:	ec4b ab10 	vmov	d0, sl, fp
 8014448:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 801444c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014450:	f002 f92a 	bl	80166a8 <__ulp>
 8014454:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014458:	ec53 2b10 	vmov	r2, r3, d0
 801445c:	f7ec f8e4 	bl	8000628 <__aeabi_dmul>
 8014460:	4652      	mov	r2, sl
 8014462:	465b      	mov	r3, fp
 8014464:	f7eb ff2a 	bl	80002bc <__adddf3>
 8014468:	460b      	mov	r3, r1
 801446a:	4952      	ldr	r1, [pc, #328]	; (80145b4 <_strtod_l+0xb0c>)
 801446c:	4a56      	ldr	r2, [pc, #344]	; (80145c8 <_strtod_l+0xb20>)
 801446e:	4019      	ands	r1, r3
 8014470:	4291      	cmp	r1, r2
 8014472:	4682      	mov	sl, r0
 8014474:	d95b      	bls.n	801452e <_strtod_l+0xa86>
 8014476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014478:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801447c:	4293      	cmp	r3, r2
 801447e:	d103      	bne.n	8014488 <_strtod_l+0x9e0>
 8014480:	9b08      	ldr	r3, [sp, #32]
 8014482:	3301      	adds	r3, #1
 8014484:	f43f ad2e 	beq.w	8013ee4 <_strtod_l+0x43c>
 8014488:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80145b8 <_strtod_l+0xb10>
 801448c:	f04f 3aff 	mov.w	sl, #4294967295
 8014490:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014492:	4648      	mov	r0, r9
 8014494:	f001 fe71 	bl	801617a <_Bfree>
 8014498:	9905      	ldr	r1, [sp, #20]
 801449a:	4648      	mov	r0, r9
 801449c:	f001 fe6d 	bl	801617a <_Bfree>
 80144a0:	4641      	mov	r1, r8
 80144a2:	4648      	mov	r0, r9
 80144a4:	f001 fe69 	bl	801617a <_Bfree>
 80144a8:	4621      	mov	r1, r4
 80144aa:	4648      	mov	r0, r9
 80144ac:	f001 fe65 	bl	801617a <_Bfree>
 80144b0:	e619      	b.n	80140e6 <_strtod_l+0x63e>
 80144b2:	f1ba 0f00 	cmp.w	sl, #0
 80144b6:	d11a      	bne.n	80144ee <_strtod_l+0xa46>
 80144b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80144bc:	b9eb      	cbnz	r3, 80144fa <_strtod_l+0xa52>
 80144be:	2200      	movs	r2, #0
 80144c0:	4b3f      	ldr	r3, [pc, #252]	; (80145c0 <_strtod_l+0xb18>)
 80144c2:	4630      	mov	r0, r6
 80144c4:	4639      	mov	r1, r7
 80144c6:	f7ec fb21 	bl	8000b0c <__aeabi_dcmplt>
 80144ca:	b9c8      	cbnz	r0, 8014500 <_strtod_l+0xa58>
 80144cc:	4630      	mov	r0, r6
 80144ce:	4639      	mov	r1, r7
 80144d0:	2200      	movs	r2, #0
 80144d2:	4b3e      	ldr	r3, [pc, #248]	; (80145cc <_strtod_l+0xb24>)
 80144d4:	f7ec f8a8 	bl	8000628 <__aeabi_dmul>
 80144d8:	4606      	mov	r6, r0
 80144da:	460f      	mov	r7, r1
 80144dc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80144e0:	9618      	str	r6, [sp, #96]	; 0x60
 80144e2:	9319      	str	r3, [sp, #100]	; 0x64
 80144e4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80144e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80144ec:	e79c      	b.n	8014428 <_strtod_l+0x980>
 80144ee:	f1ba 0f01 	cmp.w	sl, #1
 80144f2:	d102      	bne.n	80144fa <_strtod_l+0xa52>
 80144f4:	2d00      	cmp	r5, #0
 80144f6:	f43f ad8e 	beq.w	8014016 <_strtod_l+0x56e>
 80144fa:	2200      	movs	r2, #0
 80144fc:	4b34      	ldr	r3, [pc, #208]	; (80145d0 <_strtod_l+0xb28>)
 80144fe:	e78f      	b.n	8014420 <_strtod_l+0x978>
 8014500:	2600      	movs	r6, #0
 8014502:	4f32      	ldr	r7, [pc, #200]	; (80145cc <_strtod_l+0xb24>)
 8014504:	e7ea      	b.n	80144dc <_strtod_l+0xa34>
 8014506:	4b31      	ldr	r3, [pc, #196]	; (80145cc <_strtod_l+0xb24>)
 8014508:	4630      	mov	r0, r6
 801450a:	4639      	mov	r1, r7
 801450c:	2200      	movs	r2, #0
 801450e:	f7ec f88b 	bl	8000628 <__aeabi_dmul>
 8014512:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014514:	4606      	mov	r6, r0
 8014516:	460f      	mov	r7, r1
 8014518:	b933      	cbnz	r3, 8014528 <_strtod_l+0xa80>
 801451a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801451e:	9010      	str	r0, [sp, #64]	; 0x40
 8014520:	9311      	str	r3, [sp, #68]	; 0x44
 8014522:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014526:	e7df      	b.n	80144e8 <_strtod_l+0xa40>
 8014528:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801452c:	e7f9      	b.n	8014522 <_strtod_l+0xa7a>
 801452e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8014532:	9b04      	ldr	r3, [sp, #16]
 8014534:	2b00      	cmp	r3, #0
 8014536:	d1ab      	bne.n	8014490 <_strtod_l+0x9e8>
 8014538:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801453c:	0d1b      	lsrs	r3, r3, #20
 801453e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014540:	051b      	lsls	r3, r3, #20
 8014542:	429a      	cmp	r2, r3
 8014544:	465d      	mov	r5, fp
 8014546:	d1a3      	bne.n	8014490 <_strtod_l+0x9e8>
 8014548:	4639      	mov	r1, r7
 801454a:	4630      	mov	r0, r6
 801454c:	f7ec fb1c 	bl	8000b88 <__aeabi_d2iz>
 8014550:	f7ec f800 	bl	8000554 <__aeabi_i2d>
 8014554:	460b      	mov	r3, r1
 8014556:	4602      	mov	r2, r0
 8014558:	4639      	mov	r1, r7
 801455a:	4630      	mov	r0, r6
 801455c:	f7eb feac 	bl	80002b8 <__aeabi_dsub>
 8014560:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014562:	4606      	mov	r6, r0
 8014564:	460f      	mov	r7, r1
 8014566:	b933      	cbnz	r3, 8014576 <_strtod_l+0xace>
 8014568:	f1ba 0f00 	cmp.w	sl, #0
 801456c:	d103      	bne.n	8014576 <_strtod_l+0xace>
 801456e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8014572:	2d00      	cmp	r5, #0
 8014574:	d06d      	beq.n	8014652 <_strtod_l+0xbaa>
 8014576:	a30a      	add	r3, pc, #40	; (adr r3, 80145a0 <_strtod_l+0xaf8>)
 8014578:	e9d3 2300 	ldrd	r2, r3, [r3]
 801457c:	4630      	mov	r0, r6
 801457e:	4639      	mov	r1, r7
 8014580:	f7ec fac4 	bl	8000b0c <__aeabi_dcmplt>
 8014584:	2800      	cmp	r0, #0
 8014586:	f47f acb8 	bne.w	8013efa <_strtod_l+0x452>
 801458a:	a307      	add	r3, pc, #28	; (adr r3, 80145a8 <_strtod_l+0xb00>)
 801458c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014590:	4630      	mov	r0, r6
 8014592:	4639      	mov	r1, r7
 8014594:	f7ec fad8 	bl	8000b48 <__aeabi_dcmpgt>
 8014598:	2800      	cmp	r0, #0
 801459a:	f43f af79 	beq.w	8014490 <_strtod_l+0x9e8>
 801459e:	e4ac      	b.n	8013efa <_strtod_l+0x452>
 80145a0:	94a03595 	.word	0x94a03595
 80145a4:	3fdfffff 	.word	0x3fdfffff
 80145a8:	35afe535 	.word	0x35afe535
 80145ac:	3fe00000 	.word	0x3fe00000
 80145b0:	000fffff 	.word	0x000fffff
 80145b4:	7ff00000 	.word	0x7ff00000
 80145b8:	7fefffff 	.word	0x7fefffff
 80145bc:	39500000 	.word	0x39500000
 80145c0:	3ff00000 	.word	0x3ff00000
 80145c4:	7fe00000 	.word	0x7fe00000
 80145c8:	7c9fffff 	.word	0x7c9fffff
 80145cc:	3fe00000 	.word	0x3fe00000
 80145d0:	bff00000 	.word	0xbff00000
 80145d4:	9b04      	ldr	r3, [sp, #16]
 80145d6:	b333      	cbz	r3, 8014626 <_strtod_l+0xb7e>
 80145d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80145da:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80145de:	d822      	bhi.n	8014626 <_strtod_l+0xb7e>
 80145e0:	a327      	add	r3, pc, #156	; (adr r3, 8014680 <_strtod_l+0xbd8>)
 80145e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145e6:	4630      	mov	r0, r6
 80145e8:	4639      	mov	r1, r7
 80145ea:	f7ec fa99 	bl	8000b20 <__aeabi_dcmple>
 80145ee:	b1a0      	cbz	r0, 801461a <_strtod_l+0xb72>
 80145f0:	4639      	mov	r1, r7
 80145f2:	4630      	mov	r0, r6
 80145f4:	f7ec faf0 	bl	8000bd8 <__aeabi_d2uiz>
 80145f8:	2800      	cmp	r0, #0
 80145fa:	bf08      	it	eq
 80145fc:	2001      	moveq	r0, #1
 80145fe:	f7eb ff99 	bl	8000534 <__aeabi_ui2d>
 8014602:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014604:	4606      	mov	r6, r0
 8014606:	460f      	mov	r7, r1
 8014608:	bb03      	cbnz	r3, 801464c <_strtod_l+0xba4>
 801460a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801460e:	9012      	str	r0, [sp, #72]	; 0x48
 8014610:	9313      	str	r3, [sp, #76]	; 0x4c
 8014612:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8014616:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801461a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801461c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801461e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8014622:	1a9b      	subs	r3, r3, r2
 8014624:	930b      	str	r3, [sp, #44]	; 0x2c
 8014626:	ed9d 0b08 	vldr	d0, [sp, #32]
 801462a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801462e:	f002 f83b 	bl	80166a8 <__ulp>
 8014632:	4650      	mov	r0, sl
 8014634:	ec53 2b10 	vmov	r2, r3, d0
 8014638:	4659      	mov	r1, fp
 801463a:	f7eb fff5 	bl	8000628 <__aeabi_dmul>
 801463e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014642:	f7eb fe3b 	bl	80002bc <__adddf3>
 8014646:	4682      	mov	sl, r0
 8014648:	468b      	mov	fp, r1
 801464a:	e772      	b.n	8014532 <_strtod_l+0xa8a>
 801464c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8014650:	e7df      	b.n	8014612 <_strtod_l+0xb6a>
 8014652:	a30d      	add	r3, pc, #52	; (adr r3, 8014688 <_strtod_l+0xbe0>)
 8014654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014658:	f7ec fa58 	bl	8000b0c <__aeabi_dcmplt>
 801465c:	e79c      	b.n	8014598 <_strtod_l+0xaf0>
 801465e:	2300      	movs	r3, #0
 8014660:	930d      	str	r3, [sp, #52]	; 0x34
 8014662:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014664:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014666:	6013      	str	r3, [r2, #0]
 8014668:	f7ff ba61 	b.w	8013b2e <_strtod_l+0x86>
 801466c:	2b65      	cmp	r3, #101	; 0x65
 801466e:	f04f 0200 	mov.w	r2, #0
 8014672:	f43f ab4e 	beq.w	8013d12 <_strtod_l+0x26a>
 8014676:	2101      	movs	r1, #1
 8014678:	4614      	mov	r4, r2
 801467a:	9104      	str	r1, [sp, #16]
 801467c:	f7ff bacb 	b.w	8013c16 <_strtod_l+0x16e>
 8014680:	ffc00000 	.word	0xffc00000
 8014684:	41dfffff 	.word	0x41dfffff
 8014688:	94a03595 	.word	0x94a03595
 801468c:	3fcfffff 	.word	0x3fcfffff

08014690 <_strtod_r>:
 8014690:	4b05      	ldr	r3, [pc, #20]	; (80146a8 <_strtod_r+0x18>)
 8014692:	681b      	ldr	r3, [r3, #0]
 8014694:	b410      	push	{r4}
 8014696:	6a1b      	ldr	r3, [r3, #32]
 8014698:	4c04      	ldr	r4, [pc, #16]	; (80146ac <_strtod_r+0x1c>)
 801469a:	2b00      	cmp	r3, #0
 801469c:	bf08      	it	eq
 801469e:	4623      	moveq	r3, r4
 80146a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80146a4:	f7ff ba00 	b.w	8013aa8 <_strtod_l>
 80146a8:	2000000c 	.word	0x2000000c
 80146ac:	20000070 	.word	0x20000070

080146b0 <_strtol_l.isra.0>:
 80146b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80146b4:	4680      	mov	r8, r0
 80146b6:	4689      	mov	r9, r1
 80146b8:	4692      	mov	sl, r2
 80146ba:	461e      	mov	r6, r3
 80146bc:	460f      	mov	r7, r1
 80146be:	463d      	mov	r5, r7
 80146c0:	9808      	ldr	r0, [sp, #32]
 80146c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80146c6:	f001 fc67 	bl	8015f98 <__locale_ctype_ptr_l>
 80146ca:	4420      	add	r0, r4
 80146cc:	7843      	ldrb	r3, [r0, #1]
 80146ce:	f013 0308 	ands.w	r3, r3, #8
 80146d2:	d132      	bne.n	801473a <_strtol_l.isra.0+0x8a>
 80146d4:	2c2d      	cmp	r4, #45	; 0x2d
 80146d6:	d132      	bne.n	801473e <_strtol_l.isra.0+0x8e>
 80146d8:	787c      	ldrb	r4, [r7, #1]
 80146da:	1cbd      	adds	r5, r7, #2
 80146dc:	2201      	movs	r2, #1
 80146de:	2e00      	cmp	r6, #0
 80146e0:	d05d      	beq.n	801479e <_strtol_l.isra.0+0xee>
 80146e2:	2e10      	cmp	r6, #16
 80146e4:	d109      	bne.n	80146fa <_strtol_l.isra.0+0x4a>
 80146e6:	2c30      	cmp	r4, #48	; 0x30
 80146e8:	d107      	bne.n	80146fa <_strtol_l.isra.0+0x4a>
 80146ea:	782b      	ldrb	r3, [r5, #0]
 80146ec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80146f0:	2b58      	cmp	r3, #88	; 0x58
 80146f2:	d14f      	bne.n	8014794 <_strtol_l.isra.0+0xe4>
 80146f4:	786c      	ldrb	r4, [r5, #1]
 80146f6:	2610      	movs	r6, #16
 80146f8:	3502      	adds	r5, #2
 80146fa:	2a00      	cmp	r2, #0
 80146fc:	bf14      	ite	ne
 80146fe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8014702:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8014706:	2700      	movs	r7, #0
 8014708:	fbb1 fcf6 	udiv	ip, r1, r6
 801470c:	4638      	mov	r0, r7
 801470e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8014712:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8014716:	2b09      	cmp	r3, #9
 8014718:	d817      	bhi.n	801474a <_strtol_l.isra.0+0x9a>
 801471a:	461c      	mov	r4, r3
 801471c:	42a6      	cmp	r6, r4
 801471e:	dd23      	ble.n	8014768 <_strtol_l.isra.0+0xb8>
 8014720:	1c7b      	adds	r3, r7, #1
 8014722:	d007      	beq.n	8014734 <_strtol_l.isra.0+0x84>
 8014724:	4584      	cmp	ip, r0
 8014726:	d31c      	bcc.n	8014762 <_strtol_l.isra.0+0xb2>
 8014728:	d101      	bne.n	801472e <_strtol_l.isra.0+0x7e>
 801472a:	45a6      	cmp	lr, r4
 801472c:	db19      	blt.n	8014762 <_strtol_l.isra.0+0xb2>
 801472e:	fb00 4006 	mla	r0, r0, r6, r4
 8014732:	2701      	movs	r7, #1
 8014734:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014738:	e7eb      	b.n	8014712 <_strtol_l.isra.0+0x62>
 801473a:	462f      	mov	r7, r5
 801473c:	e7bf      	b.n	80146be <_strtol_l.isra.0+0xe>
 801473e:	2c2b      	cmp	r4, #43	; 0x2b
 8014740:	bf04      	itt	eq
 8014742:	1cbd      	addeq	r5, r7, #2
 8014744:	787c      	ldrbeq	r4, [r7, #1]
 8014746:	461a      	mov	r2, r3
 8014748:	e7c9      	b.n	80146de <_strtol_l.isra.0+0x2e>
 801474a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 801474e:	2b19      	cmp	r3, #25
 8014750:	d801      	bhi.n	8014756 <_strtol_l.isra.0+0xa6>
 8014752:	3c37      	subs	r4, #55	; 0x37
 8014754:	e7e2      	b.n	801471c <_strtol_l.isra.0+0x6c>
 8014756:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 801475a:	2b19      	cmp	r3, #25
 801475c:	d804      	bhi.n	8014768 <_strtol_l.isra.0+0xb8>
 801475e:	3c57      	subs	r4, #87	; 0x57
 8014760:	e7dc      	b.n	801471c <_strtol_l.isra.0+0x6c>
 8014762:	f04f 37ff 	mov.w	r7, #4294967295
 8014766:	e7e5      	b.n	8014734 <_strtol_l.isra.0+0x84>
 8014768:	1c7b      	adds	r3, r7, #1
 801476a:	d108      	bne.n	801477e <_strtol_l.isra.0+0xce>
 801476c:	2322      	movs	r3, #34	; 0x22
 801476e:	f8c8 3000 	str.w	r3, [r8]
 8014772:	4608      	mov	r0, r1
 8014774:	f1ba 0f00 	cmp.w	sl, #0
 8014778:	d107      	bne.n	801478a <_strtol_l.isra.0+0xda>
 801477a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801477e:	b102      	cbz	r2, 8014782 <_strtol_l.isra.0+0xd2>
 8014780:	4240      	negs	r0, r0
 8014782:	f1ba 0f00 	cmp.w	sl, #0
 8014786:	d0f8      	beq.n	801477a <_strtol_l.isra.0+0xca>
 8014788:	b10f      	cbz	r7, 801478e <_strtol_l.isra.0+0xde>
 801478a:	f105 39ff 	add.w	r9, r5, #4294967295
 801478e:	f8ca 9000 	str.w	r9, [sl]
 8014792:	e7f2      	b.n	801477a <_strtol_l.isra.0+0xca>
 8014794:	2430      	movs	r4, #48	; 0x30
 8014796:	2e00      	cmp	r6, #0
 8014798:	d1af      	bne.n	80146fa <_strtol_l.isra.0+0x4a>
 801479a:	2608      	movs	r6, #8
 801479c:	e7ad      	b.n	80146fa <_strtol_l.isra.0+0x4a>
 801479e:	2c30      	cmp	r4, #48	; 0x30
 80147a0:	d0a3      	beq.n	80146ea <_strtol_l.isra.0+0x3a>
 80147a2:	260a      	movs	r6, #10
 80147a4:	e7a9      	b.n	80146fa <_strtol_l.isra.0+0x4a>
	...

080147a8 <_strtol_r>:
 80147a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80147aa:	4c06      	ldr	r4, [pc, #24]	; (80147c4 <_strtol_r+0x1c>)
 80147ac:	4d06      	ldr	r5, [pc, #24]	; (80147c8 <_strtol_r+0x20>)
 80147ae:	6824      	ldr	r4, [r4, #0]
 80147b0:	6a24      	ldr	r4, [r4, #32]
 80147b2:	2c00      	cmp	r4, #0
 80147b4:	bf08      	it	eq
 80147b6:	462c      	moveq	r4, r5
 80147b8:	9400      	str	r4, [sp, #0]
 80147ba:	f7ff ff79 	bl	80146b0 <_strtol_l.isra.0>
 80147be:	b003      	add	sp, #12
 80147c0:	bd30      	pop	{r4, r5, pc}
 80147c2:	bf00      	nop
 80147c4:	2000000c 	.word	0x2000000c
 80147c8:	20000070 	.word	0x20000070

080147cc <_vsiprintf_r>:
 80147cc:	b500      	push	{lr}
 80147ce:	b09b      	sub	sp, #108	; 0x6c
 80147d0:	9100      	str	r1, [sp, #0]
 80147d2:	9104      	str	r1, [sp, #16]
 80147d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80147d8:	9105      	str	r1, [sp, #20]
 80147da:	9102      	str	r1, [sp, #8]
 80147dc:	4905      	ldr	r1, [pc, #20]	; (80147f4 <_vsiprintf_r+0x28>)
 80147de:	9103      	str	r1, [sp, #12]
 80147e0:	4669      	mov	r1, sp
 80147e2:	f002 f9a5 	bl	8016b30 <_svfiprintf_r>
 80147e6:	9b00      	ldr	r3, [sp, #0]
 80147e8:	2200      	movs	r2, #0
 80147ea:	701a      	strb	r2, [r3, #0]
 80147ec:	b01b      	add	sp, #108	; 0x6c
 80147ee:	f85d fb04 	ldr.w	pc, [sp], #4
 80147f2:	bf00      	nop
 80147f4:	ffff0208 	.word	0xffff0208

080147f8 <vsiprintf>:
 80147f8:	4613      	mov	r3, r2
 80147fa:	460a      	mov	r2, r1
 80147fc:	4601      	mov	r1, r0
 80147fe:	4802      	ldr	r0, [pc, #8]	; (8014808 <vsiprintf+0x10>)
 8014800:	6800      	ldr	r0, [r0, #0]
 8014802:	f7ff bfe3 	b.w	80147cc <_vsiprintf_r>
 8014806:	bf00      	nop
 8014808:	2000000c 	.word	0x2000000c

0801480c <__swbuf_r>:
 801480c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801480e:	460e      	mov	r6, r1
 8014810:	4614      	mov	r4, r2
 8014812:	4605      	mov	r5, r0
 8014814:	b118      	cbz	r0, 801481e <__swbuf_r+0x12>
 8014816:	6983      	ldr	r3, [r0, #24]
 8014818:	b90b      	cbnz	r3, 801481e <__swbuf_r+0x12>
 801481a:	f001 f80d 	bl	8015838 <__sinit>
 801481e:	4b21      	ldr	r3, [pc, #132]	; (80148a4 <__swbuf_r+0x98>)
 8014820:	429c      	cmp	r4, r3
 8014822:	d12a      	bne.n	801487a <__swbuf_r+0x6e>
 8014824:	686c      	ldr	r4, [r5, #4]
 8014826:	69a3      	ldr	r3, [r4, #24]
 8014828:	60a3      	str	r3, [r4, #8]
 801482a:	89a3      	ldrh	r3, [r4, #12]
 801482c:	071a      	lsls	r2, r3, #28
 801482e:	d52e      	bpl.n	801488e <__swbuf_r+0x82>
 8014830:	6923      	ldr	r3, [r4, #16]
 8014832:	b363      	cbz	r3, 801488e <__swbuf_r+0x82>
 8014834:	6923      	ldr	r3, [r4, #16]
 8014836:	6820      	ldr	r0, [r4, #0]
 8014838:	1ac0      	subs	r0, r0, r3
 801483a:	6963      	ldr	r3, [r4, #20]
 801483c:	b2f6      	uxtb	r6, r6
 801483e:	4283      	cmp	r3, r0
 8014840:	4637      	mov	r7, r6
 8014842:	dc04      	bgt.n	801484e <__swbuf_r+0x42>
 8014844:	4621      	mov	r1, r4
 8014846:	4628      	mov	r0, r5
 8014848:	f000 ff8c 	bl	8015764 <_fflush_r>
 801484c:	bb28      	cbnz	r0, 801489a <__swbuf_r+0x8e>
 801484e:	68a3      	ldr	r3, [r4, #8]
 8014850:	3b01      	subs	r3, #1
 8014852:	60a3      	str	r3, [r4, #8]
 8014854:	6823      	ldr	r3, [r4, #0]
 8014856:	1c5a      	adds	r2, r3, #1
 8014858:	6022      	str	r2, [r4, #0]
 801485a:	701e      	strb	r6, [r3, #0]
 801485c:	6963      	ldr	r3, [r4, #20]
 801485e:	3001      	adds	r0, #1
 8014860:	4283      	cmp	r3, r0
 8014862:	d004      	beq.n	801486e <__swbuf_r+0x62>
 8014864:	89a3      	ldrh	r3, [r4, #12]
 8014866:	07db      	lsls	r3, r3, #31
 8014868:	d519      	bpl.n	801489e <__swbuf_r+0x92>
 801486a:	2e0a      	cmp	r6, #10
 801486c:	d117      	bne.n	801489e <__swbuf_r+0x92>
 801486e:	4621      	mov	r1, r4
 8014870:	4628      	mov	r0, r5
 8014872:	f000 ff77 	bl	8015764 <_fflush_r>
 8014876:	b190      	cbz	r0, 801489e <__swbuf_r+0x92>
 8014878:	e00f      	b.n	801489a <__swbuf_r+0x8e>
 801487a:	4b0b      	ldr	r3, [pc, #44]	; (80148a8 <__swbuf_r+0x9c>)
 801487c:	429c      	cmp	r4, r3
 801487e:	d101      	bne.n	8014884 <__swbuf_r+0x78>
 8014880:	68ac      	ldr	r4, [r5, #8]
 8014882:	e7d0      	b.n	8014826 <__swbuf_r+0x1a>
 8014884:	4b09      	ldr	r3, [pc, #36]	; (80148ac <__swbuf_r+0xa0>)
 8014886:	429c      	cmp	r4, r3
 8014888:	bf08      	it	eq
 801488a:	68ec      	ldreq	r4, [r5, #12]
 801488c:	e7cb      	b.n	8014826 <__swbuf_r+0x1a>
 801488e:	4621      	mov	r1, r4
 8014890:	4628      	mov	r0, r5
 8014892:	f000 f81f 	bl	80148d4 <__swsetup_r>
 8014896:	2800      	cmp	r0, #0
 8014898:	d0cc      	beq.n	8014834 <__swbuf_r+0x28>
 801489a:	f04f 37ff 	mov.w	r7, #4294967295
 801489e:	4638      	mov	r0, r7
 80148a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80148a2:	bf00      	nop
 80148a4:	08018298 	.word	0x08018298
 80148a8:	080182b8 	.word	0x080182b8
 80148ac:	08018278 	.word	0x08018278

080148b0 <_write_r>:
 80148b0:	b538      	push	{r3, r4, r5, lr}
 80148b2:	4c07      	ldr	r4, [pc, #28]	; (80148d0 <_write_r+0x20>)
 80148b4:	4605      	mov	r5, r0
 80148b6:	4608      	mov	r0, r1
 80148b8:	4611      	mov	r1, r2
 80148ba:	2200      	movs	r2, #0
 80148bc:	6022      	str	r2, [r4, #0]
 80148be:	461a      	mov	r2, r3
 80148c0:	f7ef f879 	bl	80039b6 <_write>
 80148c4:	1c43      	adds	r3, r0, #1
 80148c6:	d102      	bne.n	80148ce <_write_r+0x1e>
 80148c8:	6823      	ldr	r3, [r4, #0]
 80148ca:	b103      	cbz	r3, 80148ce <_write_r+0x1e>
 80148cc:	602b      	str	r3, [r5, #0]
 80148ce:	bd38      	pop	{r3, r4, r5, pc}
 80148d0:	20023eb0 	.word	0x20023eb0

080148d4 <__swsetup_r>:
 80148d4:	4b32      	ldr	r3, [pc, #200]	; (80149a0 <__swsetup_r+0xcc>)
 80148d6:	b570      	push	{r4, r5, r6, lr}
 80148d8:	681d      	ldr	r5, [r3, #0]
 80148da:	4606      	mov	r6, r0
 80148dc:	460c      	mov	r4, r1
 80148de:	b125      	cbz	r5, 80148ea <__swsetup_r+0x16>
 80148e0:	69ab      	ldr	r3, [r5, #24]
 80148e2:	b913      	cbnz	r3, 80148ea <__swsetup_r+0x16>
 80148e4:	4628      	mov	r0, r5
 80148e6:	f000 ffa7 	bl	8015838 <__sinit>
 80148ea:	4b2e      	ldr	r3, [pc, #184]	; (80149a4 <__swsetup_r+0xd0>)
 80148ec:	429c      	cmp	r4, r3
 80148ee:	d10f      	bne.n	8014910 <__swsetup_r+0x3c>
 80148f0:	686c      	ldr	r4, [r5, #4]
 80148f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148f6:	b29a      	uxth	r2, r3
 80148f8:	0715      	lsls	r5, r2, #28
 80148fa:	d42c      	bmi.n	8014956 <__swsetup_r+0x82>
 80148fc:	06d0      	lsls	r0, r2, #27
 80148fe:	d411      	bmi.n	8014924 <__swsetup_r+0x50>
 8014900:	2209      	movs	r2, #9
 8014902:	6032      	str	r2, [r6, #0]
 8014904:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014908:	81a3      	strh	r3, [r4, #12]
 801490a:	f04f 30ff 	mov.w	r0, #4294967295
 801490e:	e03e      	b.n	801498e <__swsetup_r+0xba>
 8014910:	4b25      	ldr	r3, [pc, #148]	; (80149a8 <__swsetup_r+0xd4>)
 8014912:	429c      	cmp	r4, r3
 8014914:	d101      	bne.n	801491a <__swsetup_r+0x46>
 8014916:	68ac      	ldr	r4, [r5, #8]
 8014918:	e7eb      	b.n	80148f2 <__swsetup_r+0x1e>
 801491a:	4b24      	ldr	r3, [pc, #144]	; (80149ac <__swsetup_r+0xd8>)
 801491c:	429c      	cmp	r4, r3
 801491e:	bf08      	it	eq
 8014920:	68ec      	ldreq	r4, [r5, #12]
 8014922:	e7e6      	b.n	80148f2 <__swsetup_r+0x1e>
 8014924:	0751      	lsls	r1, r2, #29
 8014926:	d512      	bpl.n	801494e <__swsetup_r+0x7a>
 8014928:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801492a:	b141      	cbz	r1, 801493e <__swsetup_r+0x6a>
 801492c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014930:	4299      	cmp	r1, r3
 8014932:	d002      	beq.n	801493a <__swsetup_r+0x66>
 8014934:	4630      	mov	r0, r6
 8014936:	f001 fff9 	bl	801692c <_free_r>
 801493a:	2300      	movs	r3, #0
 801493c:	6363      	str	r3, [r4, #52]	; 0x34
 801493e:	89a3      	ldrh	r3, [r4, #12]
 8014940:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014944:	81a3      	strh	r3, [r4, #12]
 8014946:	2300      	movs	r3, #0
 8014948:	6063      	str	r3, [r4, #4]
 801494a:	6923      	ldr	r3, [r4, #16]
 801494c:	6023      	str	r3, [r4, #0]
 801494e:	89a3      	ldrh	r3, [r4, #12]
 8014950:	f043 0308 	orr.w	r3, r3, #8
 8014954:	81a3      	strh	r3, [r4, #12]
 8014956:	6923      	ldr	r3, [r4, #16]
 8014958:	b94b      	cbnz	r3, 801496e <__swsetup_r+0x9a>
 801495a:	89a3      	ldrh	r3, [r4, #12]
 801495c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014960:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014964:	d003      	beq.n	801496e <__swsetup_r+0x9a>
 8014966:	4621      	mov	r1, r4
 8014968:	4630      	mov	r0, r6
 801496a:	f001 fb6d 	bl	8016048 <__smakebuf_r>
 801496e:	89a2      	ldrh	r2, [r4, #12]
 8014970:	f012 0301 	ands.w	r3, r2, #1
 8014974:	d00c      	beq.n	8014990 <__swsetup_r+0xbc>
 8014976:	2300      	movs	r3, #0
 8014978:	60a3      	str	r3, [r4, #8]
 801497a:	6963      	ldr	r3, [r4, #20]
 801497c:	425b      	negs	r3, r3
 801497e:	61a3      	str	r3, [r4, #24]
 8014980:	6923      	ldr	r3, [r4, #16]
 8014982:	b953      	cbnz	r3, 801499a <__swsetup_r+0xc6>
 8014984:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014988:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801498c:	d1ba      	bne.n	8014904 <__swsetup_r+0x30>
 801498e:	bd70      	pop	{r4, r5, r6, pc}
 8014990:	0792      	lsls	r2, r2, #30
 8014992:	bf58      	it	pl
 8014994:	6963      	ldrpl	r3, [r4, #20]
 8014996:	60a3      	str	r3, [r4, #8]
 8014998:	e7f2      	b.n	8014980 <__swsetup_r+0xac>
 801499a:	2000      	movs	r0, #0
 801499c:	e7f7      	b.n	801498e <__swsetup_r+0xba>
 801499e:	bf00      	nop
 80149a0:	2000000c 	.word	0x2000000c
 80149a4:	08018298 	.word	0x08018298
 80149a8:	080182b8 	.word	0x080182b8
 80149ac:	08018278 	.word	0x08018278

080149b0 <_close_r>:
 80149b0:	b538      	push	{r3, r4, r5, lr}
 80149b2:	4c06      	ldr	r4, [pc, #24]	; (80149cc <_close_r+0x1c>)
 80149b4:	2300      	movs	r3, #0
 80149b6:	4605      	mov	r5, r0
 80149b8:	4608      	mov	r0, r1
 80149ba:	6023      	str	r3, [r4, #0]
 80149bc:	f7f0 feeb 	bl	8005796 <_close>
 80149c0:	1c43      	adds	r3, r0, #1
 80149c2:	d102      	bne.n	80149ca <_close_r+0x1a>
 80149c4:	6823      	ldr	r3, [r4, #0]
 80149c6:	b103      	cbz	r3, 80149ca <_close_r+0x1a>
 80149c8:	602b      	str	r3, [r5, #0]
 80149ca:	bd38      	pop	{r3, r4, r5, pc}
 80149cc:	20023eb0 	.word	0x20023eb0

080149d0 <quorem>:
 80149d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149d4:	6903      	ldr	r3, [r0, #16]
 80149d6:	690c      	ldr	r4, [r1, #16]
 80149d8:	42a3      	cmp	r3, r4
 80149da:	4680      	mov	r8, r0
 80149dc:	f2c0 8082 	blt.w	8014ae4 <quorem+0x114>
 80149e0:	3c01      	subs	r4, #1
 80149e2:	f101 0714 	add.w	r7, r1, #20
 80149e6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80149ea:	f100 0614 	add.w	r6, r0, #20
 80149ee:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80149f2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80149f6:	eb06 030c 	add.w	r3, r6, ip
 80149fa:	3501      	adds	r5, #1
 80149fc:	eb07 090c 	add.w	r9, r7, ip
 8014a00:	9301      	str	r3, [sp, #4]
 8014a02:	fbb0 f5f5 	udiv	r5, r0, r5
 8014a06:	b395      	cbz	r5, 8014a6e <quorem+0x9e>
 8014a08:	f04f 0a00 	mov.w	sl, #0
 8014a0c:	4638      	mov	r0, r7
 8014a0e:	46b6      	mov	lr, r6
 8014a10:	46d3      	mov	fp, sl
 8014a12:	f850 2b04 	ldr.w	r2, [r0], #4
 8014a16:	b293      	uxth	r3, r2
 8014a18:	fb05 a303 	mla	r3, r5, r3, sl
 8014a1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014a20:	b29b      	uxth	r3, r3
 8014a22:	ebab 0303 	sub.w	r3, fp, r3
 8014a26:	0c12      	lsrs	r2, r2, #16
 8014a28:	f8de b000 	ldr.w	fp, [lr]
 8014a2c:	fb05 a202 	mla	r2, r5, r2, sl
 8014a30:	fa13 f38b 	uxtah	r3, r3, fp
 8014a34:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014a38:	fa1f fb82 	uxth.w	fp, r2
 8014a3c:	f8de 2000 	ldr.w	r2, [lr]
 8014a40:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8014a44:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014a48:	b29b      	uxth	r3, r3
 8014a4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014a4e:	4581      	cmp	r9, r0
 8014a50:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8014a54:	f84e 3b04 	str.w	r3, [lr], #4
 8014a58:	d2db      	bcs.n	8014a12 <quorem+0x42>
 8014a5a:	f856 300c 	ldr.w	r3, [r6, ip]
 8014a5e:	b933      	cbnz	r3, 8014a6e <quorem+0x9e>
 8014a60:	9b01      	ldr	r3, [sp, #4]
 8014a62:	3b04      	subs	r3, #4
 8014a64:	429e      	cmp	r6, r3
 8014a66:	461a      	mov	r2, r3
 8014a68:	d330      	bcc.n	8014acc <quorem+0xfc>
 8014a6a:	f8c8 4010 	str.w	r4, [r8, #16]
 8014a6e:	4640      	mov	r0, r8
 8014a70:	f001 fda2 	bl	80165b8 <__mcmp>
 8014a74:	2800      	cmp	r0, #0
 8014a76:	db25      	blt.n	8014ac4 <quorem+0xf4>
 8014a78:	3501      	adds	r5, #1
 8014a7a:	4630      	mov	r0, r6
 8014a7c:	f04f 0c00 	mov.w	ip, #0
 8014a80:	f857 2b04 	ldr.w	r2, [r7], #4
 8014a84:	f8d0 e000 	ldr.w	lr, [r0]
 8014a88:	b293      	uxth	r3, r2
 8014a8a:	ebac 0303 	sub.w	r3, ip, r3
 8014a8e:	0c12      	lsrs	r2, r2, #16
 8014a90:	fa13 f38e 	uxtah	r3, r3, lr
 8014a94:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014a98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014a9c:	b29b      	uxth	r3, r3
 8014a9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014aa2:	45b9      	cmp	r9, r7
 8014aa4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014aa8:	f840 3b04 	str.w	r3, [r0], #4
 8014aac:	d2e8      	bcs.n	8014a80 <quorem+0xb0>
 8014aae:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8014ab2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8014ab6:	b92a      	cbnz	r2, 8014ac4 <quorem+0xf4>
 8014ab8:	3b04      	subs	r3, #4
 8014aba:	429e      	cmp	r6, r3
 8014abc:	461a      	mov	r2, r3
 8014abe:	d30b      	bcc.n	8014ad8 <quorem+0x108>
 8014ac0:	f8c8 4010 	str.w	r4, [r8, #16]
 8014ac4:	4628      	mov	r0, r5
 8014ac6:	b003      	add	sp, #12
 8014ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014acc:	6812      	ldr	r2, [r2, #0]
 8014ace:	3b04      	subs	r3, #4
 8014ad0:	2a00      	cmp	r2, #0
 8014ad2:	d1ca      	bne.n	8014a6a <quorem+0x9a>
 8014ad4:	3c01      	subs	r4, #1
 8014ad6:	e7c5      	b.n	8014a64 <quorem+0x94>
 8014ad8:	6812      	ldr	r2, [r2, #0]
 8014ada:	3b04      	subs	r3, #4
 8014adc:	2a00      	cmp	r2, #0
 8014ade:	d1ef      	bne.n	8014ac0 <quorem+0xf0>
 8014ae0:	3c01      	subs	r4, #1
 8014ae2:	e7ea      	b.n	8014aba <quorem+0xea>
 8014ae4:	2000      	movs	r0, #0
 8014ae6:	e7ee      	b.n	8014ac6 <quorem+0xf6>

08014ae8 <_dtoa_r>:
 8014ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aec:	ec57 6b10 	vmov	r6, r7, d0
 8014af0:	b097      	sub	sp, #92	; 0x5c
 8014af2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014af4:	9106      	str	r1, [sp, #24]
 8014af6:	4604      	mov	r4, r0
 8014af8:	920b      	str	r2, [sp, #44]	; 0x2c
 8014afa:	9312      	str	r3, [sp, #72]	; 0x48
 8014afc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014b00:	e9cd 6700 	strd	r6, r7, [sp]
 8014b04:	b93d      	cbnz	r5, 8014b16 <_dtoa_r+0x2e>
 8014b06:	2010      	movs	r0, #16
 8014b08:	f001 fade 	bl	80160c8 <malloc>
 8014b0c:	6260      	str	r0, [r4, #36]	; 0x24
 8014b0e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014b12:	6005      	str	r5, [r0, #0]
 8014b14:	60c5      	str	r5, [r0, #12]
 8014b16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014b18:	6819      	ldr	r1, [r3, #0]
 8014b1a:	b151      	cbz	r1, 8014b32 <_dtoa_r+0x4a>
 8014b1c:	685a      	ldr	r2, [r3, #4]
 8014b1e:	604a      	str	r2, [r1, #4]
 8014b20:	2301      	movs	r3, #1
 8014b22:	4093      	lsls	r3, r2
 8014b24:	608b      	str	r3, [r1, #8]
 8014b26:	4620      	mov	r0, r4
 8014b28:	f001 fb27 	bl	801617a <_Bfree>
 8014b2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014b2e:	2200      	movs	r2, #0
 8014b30:	601a      	str	r2, [r3, #0]
 8014b32:	1e3b      	subs	r3, r7, #0
 8014b34:	bfbb      	ittet	lt
 8014b36:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014b3a:	9301      	strlt	r3, [sp, #4]
 8014b3c:	2300      	movge	r3, #0
 8014b3e:	2201      	movlt	r2, #1
 8014b40:	bfac      	ite	ge
 8014b42:	f8c8 3000 	strge.w	r3, [r8]
 8014b46:	f8c8 2000 	strlt.w	r2, [r8]
 8014b4a:	4baf      	ldr	r3, [pc, #700]	; (8014e08 <_dtoa_r+0x320>)
 8014b4c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014b50:	ea33 0308 	bics.w	r3, r3, r8
 8014b54:	d114      	bne.n	8014b80 <_dtoa_r+0x98>
 8014b56:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014b58:	f242 730f 	movw	r3, #9999	; 0x270f
 8014b5c:	6013      	str	r3, [r2, #0]
 8014b5e:	9b00      	ldr	r3, [sp, #0]
 8014b60:	b923      	cbnz	r3, 8014b6c <_dtoa_r+0x84>
 8014b62:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8014b66:	2800      	cmp	r0, #0
 8014b68:	f000 8542 	beq.w	80155f0 <_dtoa_r+0xb08>
 8014b6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014b6e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8014e1c <_dtoa_r+0x334>
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	f000 8544 	beq.w	8015600 <_dtoa_r+0xb18>
 8014b78:	f10b 0303 	add.w	r3, fp, #3
 8014b7c:	f000 bd3e 	b.w	80155fc <_dtoa_r+0xb14>
 8014b80:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014b84:	2200      	movs	r2, #0
 8014b86:	2300      	movs	r3, #0
 8014b88:	4630      	mov	r0, r6
 8014b8a:	4639      	mov	r1, r7
 8014b8c:	f7eb ffb4 	bl	8000af8 <__aeabi_dcmpeq>
 8014b90:	4681      	mov	r9, r0
 8014b92:	b168      	cbz	r0, 8014bb0 <_dtoa_r+0xc8>
 8014b94:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014b96:	2301      	movs	r3, #1
 8014b98:	6013      	str	r3, [r2, #0]
 8014b9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	f000 8524 	beq.w	80155ea <_dtoa_r+0xb02>
 8014ba2:	4b9a      	ldr	r3, [pc, #616]	; (8014e0c <_dtoa_r+0x324>)
 8014ba4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014ba6:	f103 3bff 	add.w	fp, r3, #4294967295
 8014baa:	6013      	str	r3, [r2, #0]
 8014bac:	f000 bd28 	b.w	8015600 <_dtoa_r+0xb18>
 8014bb0:	aa14      	add	r2, sp, #80	; 0x50
 8014bb2:	a915      	add	r1, sp, #84	; 0x54
 8014bb4:	ec47 6b10 	vmov	d0, r6, r7
 8014bb8:	4620      	mov	r0, r4
 8014bba:	f001 fdeb 	bl	8016794 <__d2b>
 8014bbe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014bc2:	9004      	str	r0, [sp, #16]
 8014bc4:	2d00      	cmp	r5, #0
 8014bc6:	d07c      	beq.n	8014cc2 <_dtoa_r+0x1da>
 8014bc8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014bcc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8014bd0:	46b2      	mov	sl, r6
 8014bd2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8014bd6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014bda:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8014bde:	2200      	movs	r2, #0
 8014be0:	4b8b      	ldr	r3, [pc, #556]	; (8014e10 <_dtoa_r+0x328>)
 8014be2:	4650      	mov	r0, sl
 8014be4:	4659      	mov	r1, fp
 8014be6:	f7eb fb67 	bl	80002b8 <__aeabi_dsub>
 8014bea:	a381      	add	r3, pc, #516	; (adr r3, 8014df0 <_dtoa_r+0x308>)
 8014bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bf0:	f7eb fd1a 	bl	8000628 <__aeabi_dmul>
 8014bf4:	a380      	add	r3, pc, #512	; (adr r3, 8014df8 <_dtoa_r+0x310>)
 8014bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bfa:	f7eb fb5f 	bl	80002bc <__adddf3>
 8014bfe:	4606      	mov	r6, r0
 8014c00:	4628      	mov	r0, r5
 8014c02:	460f      	mov	r7, r1
 8014c04:	f7eb fca6 	bl	8000554 <__aeabi_i2d>
 8014c08:	a37d      	add	r3, pc, #500	; (adr r3, 8014e00 <_dtoa_r+0x318>)
 8014c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c0e:	f7eb fd0b 	bl	8000628 <__aeabi_dmul>
 8014c12:	4602      	mov	r2, r0
 8014c14:	460b      	mov	r3, r1
 8014c16:	4630      	mov	r0, r6
 8014c18:	4639      	mov	r1, r7
 8014c1a:	f7eb fb4f 	bl	80002bc <__adddf3>
 8014c1e:	4606      	mov	r6, r0
 8014c20:	460f      	mov	r7, r1
 8014c22:	f7eb ffb1 	bl	8000b88 <__aeabi_d2iz>
 8014c26:	2200      	movs	r2, #0
 8014c28:	4682      	mov	sl, r0
 8014c2a:	2300      	movs	r3, #0
 8014c2c:	4630      	mov	r0, r6
 8014c2e:	4639      	mov	r1, r7
 8014c30:	f7eb ff6c 	bl	8000b0c <__aeabi_dcmplt>
 8014c34:	b148      	cbz	r0, 8014c4a <_dtoa_r+0x162>
 8014c36:	4650      	mov	r0, sl
 8014c38:	f7eb fc8c 	bl	8000554 <__aeabi_i2d>
 8014c3c:	4632      	mov	r2, r6
 8014c3e:	463b      	mov	r3, r7
 8014c40:	f7eb ff5a 	bl	8000af8 <__aeabi_dcmpeq>
 8014c44:	b908      	cbnz	r0, 8014c4a <_dtoa_r+0x162>
 8014c46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014c4a:	f1ba 0f16 	cmp.w	sl, #22
 8014c4e:	d859      	bhi.n	8014d04 <_dtoa_r+0x21c>
 8014c50:	4970      	ldr	r1, [pc, #448]	; (8014e14 <_dtoa_r+0x32c>)
 8014c52:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014c56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014c5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014c5e:	f7eb ff73 	bl	8000b48 <__aeabi_dcmpgt>
 8014c62:	2800      	cmp	r0, #0
 8014c64:	d050      	beq.n	8014d08 <_dtoa_r+0x220>
 8014c66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014c6a:	2300      	movs	r3, #0
 8014c6c:	930f      	str	r3, [sp, #60]	; 0x3c
 8014c6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014c70:	1b5d      	subs	r5, r3, r5
 8014c72:	f1b5 0801 	subs.w	r8, r5, #1
 8014c76:	bf49      	itett	mi
 8014c78:	f1c5 0301 	rsbmi	r3, r5, #1
 8014c7c:	2300      	movpl	r3, #0
 8014c7e:	9305      	strmi	r3, [sp, #20]
 8014c80:	f04f 0800 	movmi.w	r8, #0
 8014c84:	bf58      	it	pl
 8014c86:	9305      	strpl	r3, [sp, #20]
 8014c88:	f1ba 0f00 	cmp.w	sl, #0
 8014c8c:	db3e      	blt.n	8014d0c <_dtoa_r+0x224>
 8014c8e:	2300      	movs	r3, #0
 8014c90:	44d0      	add	r8, sl
 8014c92:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8014c96:	9307      	str	r3, [sp, #28]
 8014c98:	9b06      	ldr	r3, [sp, #24]
 8014c9a:	2b09      	cmp	r3, #9
 8014c9c:	f200 8090 	bhi.w	8014dc0 <_dtoa_r+0x2d8>
 8014ca0:	2b05      	cmp	r3, #5
 8014ca2:	bfc4      	itt	gt
 8014ca4:	3b04      	subgt	r3, #4
 8014ca6:	9306      	strgt	r3, [sp, #24]
 8014ca8:	9b06      	ldr	r3, [sp, #24]
 8014caa:	f1a3 0302 	sub.w	r3, r3, #2
 8014cae:	bfcc      	ite	gt
 8014cb0:	2500      	movgt	r5, #0
 8014cb2:	2501      	movle	r5, #1
 8014cb4:	2b03      	cmp	r3, #3
 8014cb6:	f200 808f 	bhi.w	8014dd8 <_dtoa_r+0x2f0>
 8014cba:	e8df f003 	tbb	[pc, r3]
 8014cbe:	7f7d      	.short	0x7f7d
 8014cc0:	7131      	.short	0x7131
 8014cc2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8014cc6:	441d      	add	r5, r3
 8014cc8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014ccc:	2820      	cmp	r0, #32
 8014cce:	dd13      	ble.n	8014cf8 <_dtoa_r+0x210>
 8014cd0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8014cd4:	9b00      	ldr	r3, [sp, #0]
 8014cd6:	fa08 f800 	lsl.w	r8, r8, r0
 8014cda:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014cde:	fa23 f000 	lsr.w	r0, r3, r0
 8014ce2:	ea48 0000 	orr.w	r0, r8, r0
 8014ce6:	f7eb fc25 	bl	8000534 <__aeabi_ui2d>
 8014cea:	2301      	movs	r3, #1
 8014cec:	4682      	mov	sl, r0
 8014cee:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8014cf2:	3d01      	subs	r5, #1
 8014cf4:	9313      	str	r3, [sp, #76]	; 0x4c
 8014cf6:	e772      	b.n	8014bde <_dtoa_r+0xf6>
 8014cf8:	9b00      	ldr	r3, [sp, #0]
 8014cfa:	f1c0 0020 	rsb	r0, r0, #32
 8014cfe:	fa03 f000 	lsl.w	r0, r3, r0
 8014d02:	e7f0      	b.n	8014ce6 <_dtoa_r+0x1fe>
 8014d04:	2301      	movs	r3, #1
 8014d06:	e7b1      	b.n	8014c6c <_dtoa_r+0x184>
 8014d08:	900f      	str	r0, [sp, #60]	; 0x3c
 8014d0a:	e7b0      	b.n	8014c6e <_dtoa_r+0x186>
 8014d0c:	9b05      	ldr	r3, [sp, #20]
 8014d0e:	eba3 030a 	sub.w	r3, r3, sl
 8014d12:	9305      	str	r3, [sp, #20]
 8014d14:	f1ca 0300 	rsb	r3, sl, #0
 8014d18:	9307      	str	r3, [sp, #28]
 8014d1a:	2300      	movs	r3, #0
 8014d1c:	930e      	str	r3, [sp, #56]	; 0x38
 8014d1e:	e7bb      	b.n	8014c98 <_dtoa_r+0x1b0>
 8014d20:	2301      	movs	r3, #1
 8014d22:	930a      	str	r3, [sp, #40]	; 0x28
 8014d24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	dd59      	ble.n	8014dde <_dtoa_r+0x2f6>
 8014d2a:	9302      	str	r3, [sp, #8]
 8014d2c:	4699      	mov	r9, r3
 8014d2e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014d30:	2200      	movs	r2, #0
 8014d32:	6072      	str	r2, [r6, #4]
 8014d34:	2204      	movs	r2, #4
 8014d36:	f102 0014 	add.w	r0, r2, #20
 8014d3a:	4298      	cmp	r0, r3
 8014d3c:	6871      	ldr	r1, [r6, #4]
 8014d3e:	d953      	bls.n	8014de8 <_dtoa_r+0x300>
 8014d40:	4620      	mov	r0, r4
 8014d42:	f001 f9e6 	bl	8016112 <_Balloc>
 8014d46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014d48:	6030      	str	r0, [r6, #0]
 8014d4a:	f1b9 0f0e 	cmp.w	r9, #14
 8014d4e:	f8d3 b000 	ldr.w	fp, [r3]
 8014d52:	f200 80e6 	bhi.w	8014f22 <_dtoa_r+0x43a>
 8014d56:	2d00      	cmp	r5, #0
 8014d58:	f000 80e3 	beq.w	8014f22 <_dtoa_r+0x43a>
 8014d5c:	ed9d 7b00 	vldr	d7, [sp]
 8014d60:	f1ba 0f00 	cmp.w	sl, #0
 8014d64:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014d68:	dd74      	ble.n	8014e54 <_dtoa_r+0x36c>
 8014d6a:	4a2a      	ldr	r2, [pc, #168]	; (8014e14 <_dtoa_r+0x32c>)
 8014d6c:	f00a 030f 	and.w	r3, sl, #15
 8014d70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014d74:	ed93 7b00 	vldr	d7, [r3]
 8014d78:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014d7c:	06f0      	lsls	r0, r6, #27
 8014d7e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8014d82:	d565      	bpl.n	8014e50 <_dtoa_r+0x368>
 8014d84:	4b24      	ldr	r3, [pc, #144]	; (8014e18 <_dtoa_r+0x330>)
 8014d86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014d8a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014d8e:	f7eb fd75 	bl	800087c <__aeabi_ddiv>
 8014d92:	e9cd 0100 	strd	r0, r1, [sp]
 8014d96:	f006 060f 	and.w	r6, r6, #15
 8014d9a:	2503      	movs	r5, #3
 8014d9c:	4f1e      	ldr	r7, [pc, #120]	; (8014e18 <_dtoa_r+0x330>)
 8014d9e:	e04c      	b.n	8014e3a <_dtoa_r+0x352>
 8014da0:	2301      	movs	r3, #1
 8014da2:	930a      	str	r3, [sp, #40]	; 0x28
 8014da4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014da6:	4453      	add	r3, sl
 8014da8:	f103 0901 	add.w	r9, r3, #1
 8014dac:	9302      	str	r3, [sp, #8]
 8014dae:	464b      	mov	r3, r9
 8014db0:	2b01      	cmp	r3, #1
 8014db2:	bfb8      	it	lt
 8014db4:	2301      	movlt	r3, #1
 8014db6:	e7ba      	b.n	8014d2e <_dtoa_r+0x246>
 8014db8:	2300      	movs	r3, #0
 8014dba:	e7b2      	b.n	8014d22 <_dtoa_r+0x23a>
 8014dbc:	2300      	movs	r3, #0
 8014dbe:	e7f0      	b.n	8014da2 <_dtoa_r+0x2ba>
 8014dc0:	2501      	movs	r5, #1
 8014dc2:	2300      	movs	r3, #0
 8014dc4:	9306      	str	r3, [sp, #24]
 8014dc6:	950a      	str	r5, [sp, #40]	; 0x28
 8014dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8014dcc:	9302      	str	r3, [sp, #8]
 8014dce:	4699      	mov	r9, r3
 8014dd0:	2200      	movs	r2, #0
 8014dd2:	2312      	movs	r3, #18
 8014dd4:	920b      	str	r2, [sp, #44]	; 0x2c
 8014dd6:	e7aa      	b.n	8014d2e <_dtoa_r+0x246>
 8014dd8:	2301      	movs	r3, #1
 8014dda:	930a      	str	r3, [sp, #40]	; 0x28
 8014ddc:	e7f4      	b.n	8014dc8 <_dtoa_r+0x2e0>
 8014dde:	2301      	movs	r3, #1
 8014de0:	9302      	str	r3, [sp, #8]
 8014de2:	4699      	mov	r9, r3
 8014de4:	461a      	mov	r2, r3
 8014de6:	e7f5      	b.n	8014dd4 <_dtoa_r+0x2ec>
 8014de8:	3101      	adds	r1, #1
 8014dea:	6071      	str	r1, [r6, #4]
 8014dec:	0052      	lsls	r2, r2, #1
 8014dee:	e7a2      	b.n	8014d36 <_dtoa_r+0x24e>
 8014df0:	636f4361 	.word	0x636f4361
 8014df4:	3fd287a7 	.word	0x3fd287a7
 8014df8:	8b60c8b3 	.word	0x8b60c8b3
 8014dfc:	3fc68a28 	.word	0x3fc68a28
 8014e00:	509f79fb 	.word	0x509f79fb
 8014e04:	3fd34413 	.word	0x3fd34413
 8014e08:	7ff00000 	.word	0x7ff00000
 8014e0c:	0801840c 	.word	0x0801840c
 8014e10:	3ff80000 	.word	0x3ff80000
 8014e14:	08018310 	.word	0x08018310
 8014e18:	080182e8 	.word	0x080182e8
 8014e1c:	08018271 	.word	0x08018271
 8014e20:	07f1      	lsls	r1, r6, #31
 8014e22:	d508      	bpl.n	8014e36 <_dtoa_r+0x34e>
 8014e24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014e28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014e2c:	f7eb fbfc 	bl	8000628 <__aeabi_dmul>
 8014e30:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014e34:	3501      	adds	r5, #1
 8014e36:	1076      	asrs	r6, r6, #1
 8014e38:	3708      	adds	r7, #8
 8014e3a:	2e00      	cmp	r6, #0
 8014e3c:	d1f0      	bne.n	8014e20 <_dtoa_r+0x338>
 8014e3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014e42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014e46:	f7eb fd19 	bl	800087c <__aeabi_ddiv>
 8014e4a:	e9cd 0100 	strd	r0, r1, [sp]
 8014e4e:	e01a      	b.n	8014e86 <_dtoa_r+0x39e>
 8014e50:	2502      	movs	r5, #2
 8014e52:	e7a3      	b.n	8014d9c <_dtoa_r+0x2b4>
 8014e54:	f000 80a0 	beq.w	8014f98 <_dtoa_r+0x4b0>
 8014e58:	f1ca 0600 	rsb	r6, sl, #0
 8014e5c:	4b9f      	ldr	r3, [pc, #636]	; (80150dc <_dtoa_r+0x5f4>)
 8014e5e:	4fa0      	ldr	r7, [pc, #640]	; (80150e0 <_dtoa_r+0x5f8>)
 8014e60:	f006 020f 	and.w	r2, r6, #15
 8014e64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014e70:	f7eb fbda 	bl	8000628 <__aeabi_dmul>
 8014e74:	e9cd 0100 	strd	r0, r1, [sp]
 8014e78:	1136      	asrs	r6, r6, #4
 8014e7a:	2300      	movs	r3, #0
 8014e7c:	2502      	movs	r5, #2
 8014e7e:	2e00      	cmp	r6, #0
 8014e80:	d17f      	bne.n	8014f82 <_dtoa_r+0x49a>
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d1e1      	bne.n	8014e4a <_dtoa_r+0x362>
 8014e86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014e88:	2b00      	cmp	r3, #0
 8014e8a:	f000 8087 	beq.w	8014f9c <_dtoa_r+0x4b4>
 8014e8e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014e92:	2200      	movs	r2, #0
 8014e94:	4b93      	ldr	r3, [pc, #588]	; (80150e4 <_dtoa_r+0x5fc>)
 8014e96:	4630      	mov	r0, r6
 8014e98:	4639      	mov	r1, r7
 8014e9a:	f7eb fe37 	bl	8000b0c <__aeabi_dcmplt>
 8014e9e:	2800      	cmp	r0, #0
 8014ea0:	d07c      	beq.n	8014f9c <_dtoa_r+0x4b4>
 8014ea2:	f1b9 0f00 	cmp.w	r9, #0
 8014ea6:	d079      	beq.n	8014f9c <_dtoa_r+0x4b4>
 8014ea8:	9b02      	ldr	r3, [sp, #8]
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	dd35      	ble.n	8014f1a <_dtoa_r+0x432>
 8014eae:	f10a 33ff 	add.w	r3, sl, #4294967295
 8014eb2:	9308      	str	r3, [sp, #32]
 8014eb4:	4639      	mov	r1, r7
 8014eb6:	2200      	movs	r2, #0
 8014eb8:	4b8b      	ldr	r3, [pc, #556]	; (80150e8 <_dtoa_r+0x600>)
 8014eba:	4630      	mov	r0, r6
 8014ebc:	f7eb fbb4 	bl	8000628 <__aeabi_dmul>
 8014ec0:	e9cd 0100 	strd	r0, r1, [sp]
 8014ec4:	9f02      	ldr	r7, [sp, #8]
 8014ec6:	3501      	adds	r5, #1
 8014ec8:	4628      	mov	r0, r5
 8014eca:	f7eb fb43 	bl	8000554 <__aeabi_i2d>
 8014ece:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014ed2:	f7eb fba9 	bl	8000628 <__aeabi_dmul>
 8014ed6:	2200      	movs	r2, #0
 8014ed8:	4b84      	ldr	r3, [pc, #528]	; (80150ec <_dtoa_r+0x604>)
 8014eda:	f7eb f9ef 	bl	80002bc <__adddf3>
 8014ede:	4605      	mov	r5, r0
 8014ee0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8014ee4:	2f00      	cmp	r7, #0
 8014ee6:	d15d      	bne.n	8014fa4 <_dtoa_r+0x4bc>
 8014ee8:	2200      	movs	r2, #0
 8014eea:	4b81      	ldr	r3, [pc, #516]	; (80150f0 <_dtoa_r+0x608>)
 8014eec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ef0:	f7eb f9e2 	bl	80002b8 <__aeabi_dsub>
 8014ef4:	462a      	mov	r2, r5
 8014ef6:	4633      	mov	r3, r6
 8014ef8:	e9cd 0100 	strd	r0, r1, [sp]
 8014efc:	f7eb fe24 	bl	8000b48 <__aeabi_dcmpgt>
 8014f00:	2800      	cmp	r0, #0
 8014f02:	f040 8288 	bne.w	8015416 <_dtoa_r+0x92e>
 8014f06:	462a      	mov	r2, r5
 8014f08:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8014f0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014f10:	f7eb fdfc 	bl	8000b0c <__aeabi_dcmplt>
 8014f14:	2800      	cmp	r0, #0
 8014f16:	f040 827c 	bne.w	8015412 <_dtoa_r+0x92a>
 8014f1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014f1e:	e9cd 2300 	strd	r2, r3, [sp]
 8014f22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014f24:	2b00      	cmp	r3, #0
 8014f26:	f2c0 8150 	blt.w	80151ca <_dtoa_r+0x6e2>
 8014f2a:	f1ba 0f0e 	cmp.w	sl, #14
 8014f2e:	f300 814c 	bgt.w	80151ca <_dtoa_r+0x6e2>
 8014f32:	4b6a      	ldr	r3, [pc, #424]	; (80150dc <_dtoa_r+0x5f4>)
 8014f34:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014f38:	ed93 7b00 	vldr	d7, [r3]
 8014f3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014f3e:	2b00      	cmp	r3, #0
 8014f40:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014f44:	f280 80d8 	bge.w	80150f8 <_dtoa_r+0x610>
 8014f48:	f1b9 0f00 	cmp.w	r9, #0
 8014f4c:	f300 80d4 	bgt.w	80150f8 <_dtoa_r+0x610>
 8014f50:	f040 825e 	bne.w	8015410 <_dtoa_r+0x928>
 8014f54:	2200      	movs	r2, #0
 8014f56:	4b66      	ldr	r3, [pc, #408]	; (80150f0 <_dtoa_r+0x608>)
 8014f58:	ec51 0b17 	vmov	r0, r1, d7
 8014f5c:	f7eb fb64 	bl	8000628 <__aeabi_dmul>
 8014f60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014f64:	f7eb fde6 	bl	8000b34 <__aeabi_dcmpge>
 8014f68:	464f      	mov	r7, r9
 8014f6a:	464e      	mov	r6, r9
 8014f6c:	2800      	cmp	r0, #0
 8014f6e:	f040 8234 	bne.w	80153da <_dtoa_r+0x8f2>
 8014f72:	2331      	movs	r3, #49	; 0x31
 8014f74:	f10b 0501 	add.w	r5, fp, #1
 8014f78:	f88b 3000 	strb.w	r3, [fp]
 8014f7c:	f10a 0a01 	add.w	sl, sl, #1
 8014f80:	e22f      	b.n	80153e2 <_dtoa_r+0x8fa>
 8014f82:	07f2      	lsls	r2, r6, #31
 8014f84:	d505      	bpl.n	8014f92 <_dtoa_r+0x4aa>
 8014f86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014f8a:	f7eb fb4d 	bl	8000628 <__aeabi_dmul>
 8014f8e:	3501      	adds	r5, #1
 8014f90:	2301      	movs	r3, #1
 8014f92:	1076      	asrs	r6, r6, #1
 8014f94:	3708      	adds	r7, #8
 8014f96:	e772      	b.n	8014e7e <_dtoa_r+0x396>
 8014f98:	2502      	movs	r5, #2
 8014f9a:	e774      	b.n	8014e86 <_dtoa_r+0x39e>
 8014f9c:	f8cd a020 	str.w	sl, [sp, #32]
 8014fa0:	464f      	mov	r7, r9
 8014fa2:	e791      	b.n	8014ec8 <_dtoa_r+0x3e0>
 8014fa4:	4b4d      	ldr	r3, [pc, #308]	; (80150dc <_dtoa_r+0x5f4>)
 8014fa6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014faa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8014fae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014fb0:	2b00      	cmp	r3, #0
 8014fb2:	d047      	beq.n	8015044 <_dtoa_r+0x55c>
 8014fb4:	4602      	mov	r2, r0
 8014fb6:	460b      	mov	r3, r1
 8014fb8:	2000      	movs	r0, #0
 8014fba:	494e      	ldr	r1, [pc, #312]	; (80150f4 <_dtoa_r+0x60c>)
 8014fbc:	f7eb fc5e 	bl	800087c <__aeabi_ddiv>
 8014fc0:	462a      	mov	r2, r5
 8014fc2:	4633      	mov	r3, r6
 8014fc4:	f7eb f978 	bl	80002b8 <__aeabi_dsub>
 8014fc8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014fcc:	465d      	mov	r5, fp
 8014fce:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014fd2:	f7eb fdd9 	bl	8000b88 <__aeabi_d2iz>
 8014fd6:	4606      	mov	r6, r0
 8014fd8:	f7eb fabc 	bl	8000554 <__aeabi_i2d>
 8014fdc:	4602      	mov	r2, r0
 8014fde:	460b      	mov	r3, r1
 8014fe0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014fe4:	f7eb f968 	bl	80002b8 <__aeabi_dsub>
 8014fe8:	3630      	adds	r6, #48	; 0x30
 8014fea:	f805 6b01 	strb.w	r6, [r5], #1
 8014fee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014ff2:	e9cd 0100 	strd	r0, r1, [sp]
 8014ff6:	f7eb fd89 	bl	8000b0c <__aeabi_dcmplt>
 8014ffa:	2800      	cmp	r0, #0
 8014ffc:	d163      	bne.n	80150c6 <_dtoa_r+0x5de>
 8014ffe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015002:	2000      	movs	r0, #0
 8015004:	4937      	ldr	r1, [pc, #220]	; (80150e4 <_dtoa_r+0x5fc>)
 8015006:	f7eb f957 	bl	80002b8 <__aeabi_dsub>
 801500a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801500e:	f7eb fd7d 	bl	8000b0c <__aeabi_dcmplt>
 8015012:	2800      	cmp	r0, #0
 8015014:	f040 80b7 	bne.w	8015186 <_dtoa_r+0x69e>
 8015018:	eba5 030b 	sub.w	r3, r5, fp
 801501c:	429f      	cmp	r7, r3
 801501e:	f77f af7c 	ble.w	8014f1a <_dtoa_r+0x432>
 8015022:	2200      	movs	r2, #0
 8015024:	4b30      	ldr	r3, [pc, #192]	; (80150e8 <_dtoa_r+0x600>)
 8015026:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801502a:	f7eb fafd 	bl	8000628 <__aeabi_dmul>
 801502e:	2200      	movs	r2, #0
 8015030:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015034:	4b2c      	ldr	r3, [pc, #176]	; (80150e8 <_dtoa_r+0x600>)
 8015036:	e9dd 0100 	ldrd	r0, r1, [sp]
 801503a:	f7eb faf5 	bl	8000628 <__aeabi_dmul>
 801503e:	e9cd 0100 	strd	r0, r1, [sp]
 8015042:	e7c4      	b.n	8014fce <_dtoa_r+0x4e6>
 8015044:	462a      	mov	r2, r5
 8015046:	4633      	mov	r3, r6
 8015048:	f7eb faee 	bl	8000628 <__aeabi_dmul>
 801504c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015050:	eb0b 0507 	add.w	r5, fp, r7
 8015054:	465e      	mov	r6, fp
 8015056:	e9dd 0100 	ldrd	r0, r1, [sp]
 801505a:	f7eb fd95 	bl	8000b88 <__aeabi_d2iz>
 801505e:	4607      	mov	r7, r0
 8015060:	f7eb fa78 	bl	8000554 <__aeabi_i2d>
 8015064:	3730      	adds	r7, #48	; 0x30
 8015066:	4602      	mov	r2, r0
 8015068:	460b      	mov	r3, r1
 801506a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801506e:	f7eb f923 	bl	80002b8 <__aeabi_dsub>
 8015072:	f806 7b01 	strb.w	r7, [r6], #1
 8015076:	42ae      	cmp	r6, r5
 8015078:	e9cd 0100 	strd	r0, r1, [sp]
 801507c:	f04f 0200 	mov.w	r2, #0
 8015080:	d126      	bne.n	80150d0 <_dtoa_r+0x5e8>
 8015082:	4b1c      	ldr	r3, [pc, #112]	; (80150f4 <_dtoa_r+0x60c>)
 8015084:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015088:	f7eb f918 	bl	80002bc <__adddf3>
 801508c:	4602      	mov	r2, r0
 801508e:	460b      	mov	r3, r1
 8015090:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015094:	f7eb fd58 	bl	8000b48 <__aeabi_dcmpgt>
 8015098:	2800      	cmp	r0, #0
 801509a:	d174      	bne.n	8015186 <_dtoa_r+0x69e>
 801509c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80150a0:	2000      	movs	r0, #0
 80150a2:	4914      	ldr	r1, [pc, #80]	; (80150f4 <_dtoa_r+0x60c>)
 80150a4:	f7eb f908 	bl	80002b8 <__aeabi_dsub>
 80150a8:	4602      	mov	r2, r0
 80150aa:	460b      	mov	r3, r1
 80150ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80150b0:	f7eb fd2c 	bl	8000b0c <__aeabi_dcmplt>
 80150b4:	2800      	cmp	r0, #0
 80150b6:	f43f af30 	beq.w	8014f1a <_dtoa_r+0x432>
 80150ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80150be:	2b30      	cmp	r3, #48	; 0x30
 80150c0:	f105 32ff 	add.w	r2, r5, #4294967295
 80150c4:	d002      	beq.n	80150cc <_dtoa_r+0x5e4>
 80150c6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80150ca:	e04a      	b.n	8015162 <_dtoa_r+0x67a>
 80150cc:	4615      	mov	r5, r2
 80150ce:	e7f4      	b.n	80150ba <_dtoa_r+0x5d2>
 80150d0:	4b05      	ldr	r3, [pc, #20]	; (80150e8 <_dtoa_r+0x600>)
 80150d2:	f7eb faa9 	bl	8000628 <__aeabi_dmul>
 80150d6:	e9cd 0100 	strd	r0, r1, [sp]
 80150da:	e7bc      	b.n	8015056 <_dtoa_r+0x56e>
 80150dc:	08018310 	.word	0x08018310
 80150e0:	080182e8 	.word	0x080182e8
 80150e4:	3ff00000 	.word	0x3ff00000
 80150e8:	40240000 	.word	0x40240000
 80150ec:	401c0000 	.word	0x401c0000
 80150f0:	40140000 	.word	0x40140000
 80150f4:	3fe00000 	.word	0x3fe00000
 80150f8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80150fc:	465d      	mov	r5, fp
 80150fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015102:	4630      	mov	r0, r6
 8015104:	4639      	mov	r1, r7
 8015106:	f7eb fbb9 	bl	800087c <__aeabi_ddiv>
 801510a:	f7eb fd3d 	bl	8000b88 <__aeabi_d2iz>
 801510e:	4680      	mov	r8, r0
 8015110:	f7eb fa20 	bl	8000554 <__aeabi_i2d>
 8015114:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015118:	f7eb fa86 	bl	8000628 <__aeabi_dmul>
 801511c:	4602      	mov	r2, r0
 801511e:	460b      	mov	r3, r1
 8015120:	4630      	mov	r0, r6
 8015122:	4639      	mov	r1, r7
 8015124:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8015128:	f7eb f8c6 	bl	80002b8 <__aeabi_dsub>
 801512c:	f805 6b01 	strb.w	r6, [r5], #1
 8015130:	eba5 060b 	sub.w	r6, r5, fp
 8015134:	45b1      	cmp	r9, r6
 8015136:	4602      	mov	r2, r0
 8015138:	460b      	mov	r3, r1
 801513a:	d139      	bne.n	80151b0 <_dtoa_r+0x6c8>
 801513c:	f7eb f8be 	bl	80002bc <__adddf3>
 8015140:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015144:	4606      	mov	r6, r0
 8015146:	460f      	mov	r7, r1
 8015148:	f7eb fcfe 	bl	8000b48 <__aeabi_dcmpgt>
 801514c:	b9c8      	cbnz	r0, 8015182 <_dtoa_r+0x69a>
 801514e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015152:	4630      	mov	r0, r6
 8015154:	4639      	mov	r1, r7
 8015156:	f7eb fccf 	bl	8000af8 <__aeabi_dcmpeq>
 801515a:	b110      	cbz	r0, 8015162 <_dtoa_r+0x67a>
 801515c:	f018 0f01 	tst.w	r8, #1
 8015160:	d10f      	bne.n	8015182 <_dtoa_r+0x69a>
 8015162:	9904      	ldr	r1, [sp, #16]
 8015164:	4620      	mov	r0, r4
 8015166:	f001 f808 	bl	801617a <_Bfree>
 801516a:	2300      	movs	r3, #0
 801516c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801516e:	702b      	strb	r3, [r5, #0]
 8015170:	f10a 0301 	add.w	r3, sl, #1
 8015174:	6013      	str	r3, [r2, #0]
 8015176:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015178:	2b00      	cmp	r3, #0
 801517a:	f000 8241 	beq.w	8015600 <_dtoa_r+0xb18>
 801517e:	601d      	str	r5, [r3, #0]
 8015180:	e23e      	b.n	8015600 <_dtoa_r+0xb18>
 8015182:	f8cd a020 	str.w	sl, [sp, #32]
 8015186:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801518a:	2a39      	cmp	r2, #57	; 0x39
 801518c:	f105 33ff 	add.w	r3, r5, #4294967295
 8015190:	d108      	bne.n	80151a4 <_dtoa_r+0x6bc>
 8015192:	459b      	cmp	fp, r3
 8015194:	d10a      	bne.n	80151ac <_dtoa_r+0x6c4>
 8015196:	9b08      	ldr	r3, [sp, #32]
 8015198:	3301      	adds	r3, #1
 801519a:	9308      	str	r3, [sp, #32]
 801519c:	2330      	movs	r3, #48	; 0x30
 801519e:	f88b 3000 	strb.w	r3, [fp]
 80151a2:	465b      	mov	r3, fp
 80151a4:	781a      	ldrb	r2, [r3, #0]
 80151a6:	3201      	adds	r2, #1
 80151a8:	701a      	strb	r2, [r3, #0]
 80151aa:	e78c      	b.n	80150c6 <_dtoa_r+0x5de>
 80151ac:	461d      	mov	r5, r3
 80151ae:	e7ea      	b.n	8015186 <_dtoa_r+0x69e>
 80151b0:	2200      	movs	r2, #0
 80151b2:	4b9b      	ldr	r3, [pc, #620]	; (8015420 <_dtoa_r+0x938>)
 80151b4:	f7eb fa38 	bl	8000628 <__aeabi_dmul>
 80151b8:	2200      	movs	r2, #0
 80151ba:	2300      	movs	r3, #0
 80151bc:	4606      	mov	r6, r0
 80151be:	460f      	mov	r7, r1
 80151c0:	f7eb fc9a 	bl	8000af8 <__aeabi_dcmpeq>
 80151c4:	2800      	cmp	r0, #0
 80151c6:	d09a      	beq.n	80150fe <_dtoa_r+0x616>
 80151c8:	e7cb      	b.n	8015162 <_dtoa_r+0x67a>
 80151ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80151cc:	2a00      	cmp	r2, #0
 80151ce:	f000 808b 	beq.w	80152e8 <_dtoa_r+0x800>
 80151d2:	9a06      	ldr	r2, [sp, #24]
 80151d4:	2a01      	cmp	r2, #1
 80151d6:	dc6e      	bgt.n	80152b6 <_dtoa_r+0x7ce>
 80151d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80151da:	2a00      	cmp	r2, #0
 80151dc:	d067      	beq.n	80152ae <_dtoa_r+0x7c6>
 80151de:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80151e2:	9f07      	ldr	r7, [sp, #28]
 80151e4:	9d05      	ldr	r5, [sp, #20]
 80151e6:	9a05      	ldr	r2, [sp, #20]
 80151e8:	2101      	movs	r1, #1
 80151ea:	441a      	add	r2, r3
 80151ec:	4620      	mov	r0, r4
 80151ee:	9205      	str	r2, [sp, #20]
 80151f0:	4498      	add	r8, r3
 80151f2:	f001 f8a0 	bl	8016336 <__i2b>
 80151f6:	4606      	mov	r6, r0
 80151f8:	2d00      	cmp	r5, #0
 80151fa:	dd0c      	ble.n	8015216 <_dtoa_r+0x72e>
 80151fc:	f1b8 0f00 	cmp.w	r8, #0
 8015200:	dd09      	ble.n	8015216 <_dtoa_r+0x72e>
 8015202:	4545      	cmp	r5, r8
 8015204:	9a05      	ldr	r2, [sp, #20]
 8015206:	462b      	mov	r3, r5
 8015208:	bfa8      	it	ge
 801520a:	4643      	movge	r3, r8
 801520c:	1ad2      	subs	r2, r2, r3
 801520e:	9205      	str	r2, [sp, #20]
 8015210:	1aed      	subs	r5, r5, r3
 8015212:	eba8 0803 	sub.w	r8, r8, r3
 8015216:	9b07      	ldr	r3, [sp, #28]
 8015218:	b1eb      	cbz	r3, 8015256 <_dtoa_r+0x76e>
 801521a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801521c:	2b00      	cmp	r3, #0
 801521e:	d067      	beq.n	80152f0 <_dtoa_r+0x808>
 8015220:	b18f      	cbz	r7, 8015246 <_dtoa_r+0x75e>
 8015222:	4631      	mov	r1, r6
 8015224:	463a      	mov	r2, r7
 8015226:	4620      	mov	r0, r4
 8015228:	f001 f924 	bl	8016474 <__pow5mult>
 801522c:	9a04      	ldr	r2, [sp, #16]
 801522e:	4601      	mov	r1, r0
 8015230:	4606      	mov	r6, r0
 8015232:	4620      	mov	r0, r4
 8015234:	f001 f888 	bl	8016348 <__multiply>
 8015238:	9904      	ldr	r1, [sp, #16]
 801523a:	9008      	str	r0, [sp, #32]
 801523c:	4620      	mov	r0, r4
 801523e:	f000 ff9c 	bl	801617a <_Bfree>
 8015242:	9b08      	ldr	r3, [sp, #32]
 8015244:	9304      	str	r3, [sp, #16]
 8015246:	9b07      	ldr	r3, [sp, #28]
 8015248:	1bda      	subs	r2, r3, r7
 801524a:	d004      	beq.n	8015256 <_dtoa_r+0x76e>
 801524c:	9904      	ldr	r1, [sp, #16]
 801524e:	4620      	mov	r0, r4
 8015250:	f001 f910 	bl	8016474 <__pow5mult>
 8015254:	9004      	str	r0, [sp, #16]
 8015256:	2101      	movs	r1, #1
 8015258:	4620      	mov	r0, r4
 801525a:	f001 f86c 	bl	8016336 <__i2b>
 801525e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015260:	4607      	mov	r7, r0
 8015262:	2b00      	cmp	r3, #0
 8015264:	f000 81d0 	beq.w	8015608 <_dtoa_r+0xb20>
 8015268:	461a      	mov	r2, r3
 801526a:	4601      	mov	r1, r0
 801526c:	4620      	mov	r0, r4
 801526e:	f001 f901 	bl	8016474 <__pow5mult>
 8015272:	9b06      	ldr	r3, [sp, #24]
 8015274:	2b01      	cmp	r3, #1
 8015276:	4607      	mov	r7, r0
 8015278:	dc40      	bgt.n	80152fc <_dtoa_r+0x814>
 801527a:	9b00      	ldr	r3, [sp, #0]
 801527c:	2b00      	cmp	r3, #0
 801527e:	d139      	bne.n	80152f4 <_dtoa_r+0x80c>
 8015280:	9b01      	ldr	r3, [sp, #4]
 8015282:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015286:	2b00      	cmp	r3, #0
 8015288:	d136      	bne.n	80152f8 <_dtoa_r+0x810>
 801528a:	9b01      	ldr	r3, [sp, #4]
 801528c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015290:	0d1b      	lsrs	r3, r3, #20
 8015292:	051b      	lsls	r3, r3, #20
 8015294:	b12b      	cbz	r3, 80152a2 <_dtoa_r+0x7ba>
 8015296:	9b05      	ldr	r3, [sp, #20]
 8015298:	3301      	adds	r3, #1
 801529a:	9305      	str	r3, [sp, #20]
 801529c:	f108 0801 	add.w	r8, r8, #1
 80152a0:	2301      	movs	r3, #1
 80152a2:	9307      	str	r3, [sp, #28]
 80152a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80152a6:	2b00      	cmp	r3, #0
 80152a8:	d12a      	bne.n	8015300 <_dtoa_r+0x818>
 80152aa:	2001      	movs	r0, #1
 80152ac:	e030      	b.n	8015310 <_dtoa_r+0x828>
 80152ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80152b0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80152b4:	e795      	b.n	80151e2 <_dtoa_r+0x6fa>
 80152b6:	9b07      	ldr	r3, [sp, #28]
 80152b8:	f109 37ff 	add.w	r7, r9, #4294967295
 80152bc:	42bb      	cmp	r3, r7
 80152be:	bfbf      	itttt	lt
 80152c0:	9b07      	ldrlt	r3, [sp, #28]
 80152c2:	9707      	strlt	r7, [sp, #28]
 80152c4:	1afa      	sublt	r2, r7, r3
 80152c6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80152c8:	bfbb      	ittet	lt
 80152ca:	189b      	addlt	r3, r3, r2
 80152cc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80152ce:	1bdf      	subge	r7, r3, r7
 80152d0:	2700      	movlt	r7, #0
 80152d2:	f1b9 0f00 	cmp.w	r9, #0
 80152d6:	bfb5      	itete	lt
 80152d8:	9b05      	ldrlt	r3, [sp, #20]
 80152da:	9d05      	ldrge	r5, [sp, #20]
 80152dc:	eba3 0509 	sublt.w	r5, r3, r9
 80152e0:	464b      	movge	r3, r9
 80152e2:	bfb8      	it	lt
 80152e4:	2300      	movlt	r3, #0
 80152e6:	e77e      	b.n	80151e6 <_dtoa_r+0x6fe>
 80152e8:	9f07      	ldr	r7, [sp, #28]
 80152ea:	9d05      	ldr	r5, [sp, #20]
 80152ec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80152ee:	e783      	b.n	80151f8 <_dtoa_r+0x710>
 80152f0:	9a07      	ldr	r2, [sp, #28]
 80152f2:	e7ab      	b.n	801524c <_dtoa_r+0x764>
 80152f4:	2300      	movs	r3, #0
 80152f6:	e7d4      	b.n	80152a2 <_dtoa_r+0x7ba>
 80152f8:	9b00      	ldr	r3, [sp, #0]
 80152fa:	e7d2      	b.n	80152a2 <_dtoa_r+0x7ba>
 80152fc:	2300      	movs	r3, #0
 80152fe:	9307      	str	r3, [sp, #28]
 8015300:	693b      	ldr	r3, [r7, #16]
 8015302:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8015306:	6918      	ldr	r0, [r3, #16]
 8015308:	f000 ffc7 	bl	801629a <__hi0bits>
 801530c:	f1c0 0020 	rsb	r0, r0, #32
 8015310:	4440      	add	r0, r8
 8015312:	f010 001f 	ands.w	r0, r0, #31
 8015316:	d047      	beq.n	80153a8 <_dtoa_r+0x8c0>
 8015318:	f1c0 0320 	rsb	r3, r0, #32
 801531c:	2b04      	cmp	r3, #4
 801531e:	dd3b      	ble.n	8015398 <_dtoa_r+0x8b0>
 8015320:	9b05      	ldr	r3, [sp, #20]
 8015322:	f1c0 001c 	rsb	r0, r0, #28
 8015326:	4403      	add	r3, r0
 8015328:	9305      	str	r3, [sp, #20]
 801532a:	4405      	add	r5, r0
 801532c:	4480      	add	r8, r0
 801532e:	9b05      	ldr	r3, [sp, #20]
 8015330:	2b00      	cmp	r3, #0
 8015332:	dd05      	ble.n	8015340 <_dtoa_r+0x858>
 8015334:	461a      	mov	r2, r3
 8015336:	9904      	ldr	r1, [sp, #16]
 8015338:	4620      	mov	r0, r4
 801533a:	f001 f8e9 	bl	8016510 <__lshift>
 801533e:	9004      	str	r0, [sp, #16]
 8015340:	f1b8 0f00 	cmp.w	r8, #0
 8015344:	dd05      	ble.n	8015352 <_dtoa_r+0x86a>
 8015346:	4639      	mov	r1, r7
 8015348:	4642      	mov	r2, r8
 801534a:	4620      	mov	r0, r4
 801534c:	f001 f8e0 	bl	8016510 <__lshift>
 8015350:	4607      	mov	r7, r0
 8015352:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015354:	b353      	cbz	r3, 80153ac <_dtoa_r+0x8c4>
 8015356:	4639      	mov	r1, r7
 8015358:	9804      	ldr	r0, [sp, #16]
 801535a:	f001 f92d 	bl	80165b8 <__mcmp>
 801535e:	2800      	cmp	r0, #0
 8015360:	da24      	bge.n	80153ac <_dtoa_r+0x8c4>
 8015362:	2300      	movs	r3, #0
 8015364:	220a      	movs	r2, #10
 8015366:	9904      	ldr	r1, [sp, #16]
 8015368:	4620      	mov	r0, r4
 801536a:	f000 ff1d 	bl	80161a8 <__multadd>
 801536e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015370:	9004      	str	r0, [sp, #16]
 8015372:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015376:	2b00      	cmp	r3, #0
 8015378:	f000 814d 	beq.w	8015616 <_dtoa_r+0xb2e>
 801537c:	2300      	movs	r3, #0
 801537e:	4631      	mov	r1, r6
 8015380:	220a      	movs	r2, #10
 8015382:	4620      	mov	r0, r4
 8015384:	f000 ff10 	bl	80161a8 <__multadd>
 8015388:	9b02      	ldr	r3, [sp, #8]
 801538a:	2b00      	cmp	r3, #0
 801538c:	4606      	mov	r6, r0
 801538e:	dc4f      	bgt.n	8015430 <_dtoa_r+0x948>
 8015390:	9b06      	ldr	r3, [sp, #24]
 8015392:	2b02      	cmp	r3, #2
 8015394:	dd4c      	ble.n	8015430 <_dtoa_r+0x948>
 8015396:	e011      	b.n	80153bc <_dtoa_r+0x8d4>
 8015398:	d0c9      	beq.n	801532e <_dtoa_r+0x846>
 801539a:	9a05      	ldr	r2, [sp, #20]
 801539c:	331c      	adds	r3, #28
 801539e:	441a      	add	r2, r3
 80153a0:	9205      	str	r2, [sp, #20]
 80153a2:	441d      	add	r5, r3
 80153a4:	4498      	add	r8, r3
 80153a6:	e7c2      	b.n	801532e <_dtoa_r+0x846>
 80153a8:	4603      	mov	r3, r0
 80153aa:	e7f6      	b.n	801539a <_dtoa_r+0x8b2>
 80153ac:	f1b9 0f00 	cmp.w	r9, #0
 80153b0:	dc38      	bgt.n	8015424 <_dtoa_r+0x93c>
 80153b2:	9b06      	ldr	r3, [sp, #24]
 80153b4:	2b02      	cmp	r3, #2
 80153b6:	dd35      	ble.n	8015424 <_dtoa_r+0x93c>
 80153b8:	f8cd 9008 	str.w	r9, [sp, #8]
 80153bc:	9b02      	ldr	r3, [sp, #8]
 80153be:	b963      	cbnz	r3, 80153da <_dtoa_r+0x8f2>
 80153c0:	4639      	mov	r1, r7
 80153c2:	2205      	movs	r2, #5
 80153c4:	4620      	mov	r0, r4
 80153c6:	f000 feef 	bl	80161a8 <__multadd>
 80153ca:	4601      	mov	r1, r0
 80153cc:	4607      	mov	r7, r0
 80153ce:	9804      	ldr	r0, [sp, #16]
 80153d0:	f001 f8f2 	bl	80165b8 <__mcmp>
 80153d4:	2800      	cmp	r0, #0
 80153d6:	f73f adcc 	bgt.w	8014f72 <_dtoa_r+0x48a>
 80153da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80153dc:	465d      	mov	r5, fp
 80153de:	ea6f 0a03 	mvn.w	sl, r3
 80153e2:	f04f 0900 	mov.w	r9, #0
 80153e6:	4639      	mov	r1, r7
 80153e8:	4620      	mov	r0, r4
 80153ea:	f000 fec6 	bl	801617a <_Bfree>
 80153ee:	2e00      	cmp	r6, #0
 80153f0:	f43f aeb7 	beq.w	8015162 <_dtoa_r+0x67a>
 80153f4:	f1b9 0f00 	cmp.w	r9, #0
 80153f8:	d005      	beq.n	8015406 <_dtoa_r+0x91e>
 80153fa:	45b1      	cmp	r9, r6
 80153fc:	d003      	beq.n	8015406 <_dtoa_r+0x91e>
 80153fe:	4649      	mov	r1, r9
 8015400:	4620      	mov	r0, r4
 8015402:	f000 feba 	bl	801617a <_Bfree>
 8015406:	4631      	mov	r1, r6
 8015408:	4620      	mov	r0, r4
 801540a:	f000 feb6 	bl	801617a <_Bfree>
 801540e:	e6a8      	b.n	8015162 <_dtoa_r+0x67a>
 8015410:	2700      	movs	r7, #0
 8015412:	463e      	mov	r6, r7
 8015414:	e7e1      	b.n	80153da <_dtoa_r+0x8f2>
 8015416:	f8dd a020 	ldr.w	sl, [sp, #32]
 801541a:	463e      	mov	r6, r7
 801541c:	e5a9      	b.n	8014f72 <_dtoa_r+0x48a>
 801541e:	bf00      	nop
 8015420:	40240000 	.word	0x40240000
 8015424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015426:	f8cd 9008 	str.w	r9, [sp, #8]
 801542a:	2b00      	cmp	r3, #0
 801542c:	f000 80fa 	beq.w	8015624 <_dtoa_r+0xb3c>
 8015430:	2d00      	cmp	r5, #0
 8015432:	dd05      	ble.n	8015440 <_dtoa_r+0x958>
 8015434:	4631      	mov	r1, r6
 8015436:	462a      	mov	r2, r5
 8015438:	4620      	mov	r0, r4
 801543a:	f001 f869 	bl	8016510 <__lshift>
 801543e:	4606      	mov	r6, r0
 8015440:	9b07      	ldr	r3, [sp, #28]
 8015442:	2b00      	cmp	r3, #0
 8015444:	d04c      	beq.n	80154e0 <_dtoa_r+0x9f8>
 8015446:	6871      	ldr	r1, [r6, #4]
 8015448:	4620      	mov	r0, r4
 801544a:	f000 fe62 	bl	8016112 <_Balloc>
 801544e:	6932      	ldr	r2, [r6, #16]
 8015450:	3202      	adds	r2, #2
 8015452:	4605      	mov	r5, r0
 8015454:	0092      	lsls	r2, r2, #2
 8015456:	f106 010c 	add.w	r1, r6, #12
 801545a:	300c      	adds	r0, #12
 801545c:	f000 fe4e 	bl	80160fc <memcpy>
 8015460:	2201      	movs	r2, #1
 8015462:	4629      	mov	r1, r5
 8015464:	4620      	mov	r0, r4
 8015466:	f001 f853 	bl	8016510 <__lshift>
 801546a:	9b00      	ldr	r3, [sp, #0]
 801546c:	f8cd b014 	str.w	fp, [sp, #20]
 8015470:	f003 0301 	and.w	r3, r3, #1
 8015474:	46b1      	mov	r9, r6
 8015476:	9307      	str	r3, [sp, #28]
 8015478:	4606      	mov	r6, r0
 801547a:	4639      	mov	r1, r7
 801547c:	9804      	ldr	r0, [sp, #16]
 801547e:	f7ff faa7 	bl	80149d0 <quorem>
 8015482:	4649      	mov	r1, r9
 8015484:	4605      	mov	r5, r0
 8015486:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801548a:	9804      	ldr	r0, [sp, #16]
 801548c:	f001 f894 	bl	80165b8 <__mcmp>
 8015490:	4632      	mov	r2, r6
 8015492:	9000      	str	r0, [sp, #0]
 8015494:	4639      	mov	r1, r7
 8015496:	4620      	mov	r0, r4
 8015498:	f001 f8a8 	bl	80165ec <__mdiff>
 801549c:	68c3      	ldr	r3, [r0, #12]
 801549e:	4602      	mov	r2, r0
 80154a0:	bb03      	cbnz	r3, 80154e4 <_dtoa_r+0x9fc>
 80154a2:	4601      	mov	r1, r0
 80154a4:	9008      	str	r0, [sp, #32]
 80154a6:	9804      	ldr	r0, [sp, #16]
 80154a8:	f001 f886 	bl	80165b8 <__mcmp>
 80154ac:	9a08      	ldr	r2, [sp, #32]
 80154ae:	4603      	mov	r3, r0
 80154b0:	4611      	mov	r1, r2
 80154b2:	4620      	mov	r0, r4
 80154b4:	9308      	str	r3, [sp, #32]
 80154b6:	f000 fe60 	bl	801617a <_Bfree>
 80154ba:	9b08      	ldr	r3, [sp, #32]
 80154bc:	b9a3      	cbnz	r3, 80154e8 <_dtoa_r+0xa00>
 80154be:	9a06      	ldr	r2, [sp, #24]
 80154c0:	b992      	cbnz	r2, 80154e8 <_dtoa_r+0xa00>
 80154c2:	9a07      	ldr	r2, [sp, #28]
 80154c4:	b982      	cbnz	r2, 80154e8 <_dtoa_r+0xa00>
 80154c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80154ca:	d029      	beq.n	8015520 <_dtoa_r+0xa38>
 80154cc:	9b00      	ldr	r3, [sp, #0]
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	dd01      	ble.n	80154d6 <_dtoa_r+0x9ee>
 80154d2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80154d6:	9b05      	ldr	r3, [sp, #20]
 80154d8:	1c5d      	adds	r5, r3, #1
 80154da:	f883 8000 	strb.w	r8, [r3]
 80154de:	e782      	b.n	80153e6 <_dtoa_r+0x8fe>
 80154e0:	4630      	mov	r0, r6
 80154e2:	e7c2      	b.n	801546a <_dtoa_r+0x982>
 80154e4:	2301      	movs	r3, #1
 80154e6:	e7e3      	b.n	80154b0 <_dtoa_r+0x9c8>
 80154e8:	9a00      	ldr	r2, [sp, #0]
 80154ea:	2a00      	cmp	r2, #0
 80154ec:	db04      	blt.n	80154f8 <_dtoa_r+0xa10>
 80154ee:	d125      	bne.n	801553c <_dtoa_r+0xa54>
 80154f0:	9a06      	ldr	r2, [sp, #24]
 80154f2:	bb1a      	cbnz	r2, 801553c <_dtoa_r+0xa54>
 80154f4:	9a07      	ldr	r2, [sp, #28]
 80154f6:	bb0a      	cbnz	r2, 801553c <_dtoa_r+0xa54>
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	ddec      	ble.n	80154d6 <_dtoa_r+0x9ee>
 80154fc:	2201      	movs	r2, #1
 80154fe:	9904      	ldr	r1, [sp, #16]
 8015500:	4620      	mov	r0, r4
 8015502:	f001 f805 	bl	8016510 <__lshift>
 8015506:	4639      	mov	r1, r7
 8015508:	9004      	str	r0, [sp, #16]
 801550a:	f001 f855 	bl	80165b8 <__mcmp>
 801550e:	2800      	cmp	r0, #0
 8015510:	dc03      	bgt.n	801551a <_dtoa_r+0xa32>
 8015512:	d1e0      	bne.n	80154d6 <_dtoa_r+0x9ee>
 8015514:	f018 0f01 	tst.w	r8, #1
 8015518:	d0dd      	beq.n	80154d6 <_dtoa_r+0x9ee>
 801551a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801551e:	d1d8      	bne.n	80154d2 <_dtoa_r+0x9ea>
 8015520:	9b05      	ldr	r3, [sp, #20]
 8015522:	9a05      	ldr	r2, [sp, #20]
 8015524:	1c5d      	adds	r5, r3, #1
 8015526:	2339      	movs	r3, #57	; 0x39
 8015528:	7013      	strb	r3, [r2, #0]
 801552a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801552e:	2b39      	cmp	r3, #57	; 0x39
 8015530:	f105 32ff 	add.w	r2, r5, #4294967295
 8015534:	d04f      	beq.n	80155d6 <_dtoa_r+0xaee>
 8015536:	3301      	adds	r3, #1
 8015538:	7013      	strb	r3, [r2, #0]
 801553a:	e754      	b.n	80153e6 <_dtoa_r+0x8fe>
 801553c:	9a05      	ldr	r2, [sp, #20]
 801553e:	2b00      	cmp	r3, #0
 8015540:	f102 0501 	add.w	r5, r2, #1
 8015544:	dd06      	ble.n	8015554 <_dtoa_r+0xa6c>
 8015546:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801554a:	d0e9      	beq.n	8015520 <_dtoa_r+0xa38>
 801554c:	f108 0801 	add.w	r8, r8, #1
 8015550:	9b05      	ldr	r3, [sp, #20]
 8015552:	e7c2      	b.n	80154da <_dtoa_r+0x9f2>
 8015554:	9a02      	ldr	r2, [sp, #8]
 8015556:	f805 8c01 	strb.w	r8, [r5, #-1]
 801555a:	eba5 030b 	sub.w	r3, r5, fp
 801555e:	4293      	cmp	r3, r2
 8015560:	d021      	beq.n	80155a6 <_dtoa_r+0xabe>
 8015562:	2300      	movs	r3, #0
 8015564:	220a      	movs	r2, #10
 8015566:	9904      	ldr	r1, [sp, #16]
 8015568:	4620      	mov	r0, r4
 801556a:	f000 fe1d 	bl	80161a8 <__multadd>
 801556e:	45b1      	cmp	r9, r6
 8015570:	9004      	str	r0, [sp, #16]
 8015572:	f04f 0300 	mov.w	r3, #0
 8015576:	f04f 020a 	mov.w	r2, #10
 801557a:	4649      	mov	r1, r9
 801557c:	4620      	mov	r0, r4
 801557e:	d105      	bne.n	801558c <_dtoa_r+0xaa4>
 8015580:	f000 fe12 	bl	80161a8 <__multadd>
 8015584:	4681      	mov	r9, r0
 8015586:	4606      	mov	r6, r0
 8015588:	9505      	str	r5, [sp, #20]
 801558a:	e776      	b.n	801547a <_dtoa_r+0x992>
 801558c:	f000 fe0c 	bl	80161a8 <__multadd>
 8015590:	4631      	mov	r1, r6
 8015592:	4681      	mov	r9, r0
 8015594:	2300      	movs	r3, #0
 8015596:	220a      	movs	r2, #10
 8015598:	4620      	mov	r0, r4
 801559a:	f000 fe05 	bl	80161a8 <__multadd>
 801559e:	4606      	mov	r6, r0
 80155a0:	e7f2      	b.n	8015588 <_dtoa_r+0xaa0>
 80155a2:	f04f 0900 	mov.w	r9, #0
 80155a6:	2201      	movs	r2, #1
 80155a8:	9904      	ldr	r1, [sp, #16]
 80155aa:	4620      	mov	r0, r4
 80155ac:	f000 ffb0 	bl	8016510 <__lshift>
 80155b0:	4639      	mov	r1, r7
 80155b2:	9004      	str	r0, [sp, #16]
 80155b4:	f001 f800 	bl	80165b8 <__mcmp>
 80155b8:	2800      	cmp	r0, #0
 80155ba:	dcb6      	bgt.n	801552a <_dtoa_r+0xa42>
 80155bc:	d102      	bne.n	80155c4 <_dtoa_r+0xadc>
 80155be:	f018 0f01 	tst.w	r8, #1
 80155c2:	d1b2      	bne.n	801552a <_dtoa_r+0xa42>
 80155c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80155c8:	2b30      	cmp	r3, #48	; 0x30
 80155ca:	f105 32ff 	add.w	r2, r5, #4294967295
 80155ce:	f47f af0a 	bne.w	80153e6 <_dtoa_r+0x8fe>
 80155d2:	4615      	mov	r5, r2
 80155d4:	e7f6      	b.n	80155c4 <_dtoa_r+0xadc>
 80155d6:	4593      	cmp	fp, r2
 80155d8:	d105      	bne.n	80155e6 <_dtoa_r+0xafe>
 80155da:	2331      	movs	r3, #49	; 0x31
 80155dc:	f10a 0a01 	add.w	sl, sl, #1
 80155e0:	f88b 3000 	strb.w	r3, [fp]
 80155e4:	e6ff      	b.n	80153e6 <_dtoa_r+0x8fe>
 80155e6:	4615      	mov	r5, r2
 80155e8:	e79f      	b.n	801552a <_dtoa_r+0xa42>
 80155ea:	f8df b064 	ldr.w	fp, [pc, #100]	; 8015650 <_dtoa_r+0xb68>
 80155ee:	e007      	b.n	8015600 <_dtoa_r+0xb18>
 80155f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80155f2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8015654 <_dtoa_r+0xb6c>
 80155f6:	b11b      	cbz	r3, 8015600 <_dtoa_r+0xb18>
 80155f8:	f10b 0308 	add.w	r3, fp, #8
 80155fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80155fe:	6013      	str	r3, [r2, #0]
 8015600:	4658      	mov	r0, fp
 8015602:	b017      	add	sp, #92	; 0x5c
 8015604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015608:	9b06      	ldr	r3, [sp, #24]
 801560a:	2b01      	cmp	r3, #1
 801560c:	f77f ae35 	ble.w	801527a <_dtoa_r+0x792>
 8015610:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015612:	9307      	str	r3, [sp, #28]
 8015614:	e649      	b.n	80152aa <_dtoa_r+0x7c2>
 8015616:	9b02      	ldr	r3, [sp, #8]
 8015618:	2b00      	cmp	r3, #0
 801561a:	dc03      	bgt.n	8015624 <_dtoa_r+0xb3c>
 801561c:	9b06      	ldr	r3, [sp, #24]
 801561e:	2b02      	cmp	r3, #2
 8015620:	f73f aecc 	bgt.w	80153bc <_dtoa_r+0x8d4>
 8015624:	465d      	mov	r5, fp
 8015626:	4639      	mov	r1, r7
 8015628:	9804      	ldr	r0, [sp, #16]
 801562a:	f7ff f9d1 	bl	80149d0 <quorem>
 801562e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015632:	f805 8b01 	strb.w	r8, [r5], #1
 8015636:	9a02      	ldr	r2, [sp, #8]
 8015638:	eba5 030b 	sub.w	r3, r5, fp
 801563c:	429a      	cmp	r2, r3
 801563e:	ddb0      	ble.n	80155a2 <_dtoa_r+0xaba>
 8015640:	2300      	movs	r3, #0
 8015642:	220a      	movs	r2, #10
 8015644:	9904      	ldr	r1, [sp, #16]
 8015646:	4620      	mov	r0, r4
 8015648:	f000 fdae 	bl	80161a8 <__multadd>
 801564c:	9004      	str	r0, [sp, #16]
 801564e:	e7ea      	b.n	8015626 <_dtoa_r+0xb3e>
 8015650:	0801840b 	.word	0x0801840b
 8015654:	08018268 	.word	0x08018268

08015658 <__sflush_r>:
 8015658:	898a      	ldrh	r2, [r1, #12]
 801565a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801565e:	4605      	mov	r5, r0
 8015660:	0710      	lsls	r0, r2, #28
 8015662:	460c      	mov	r4, r1
 8015664:	d458      	bmi.n	8015718 <__sflush_r+0xc0>
 8015666:	684b      	ldr	r3, [r1, #4]
 8015668:	2b00      	cmp	r3, #0
 801566a:	dc05      	bgt.n	8015678 <__sflush_r+0x20>
 801566c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801566e:	2b00      	cmp	r3, #0
 8015670:	dc02      	bgt.n	8015678 <__sflush_r+0x20>
 8015672:	2000      	movs	r0, #0
 8015674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015678:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801567a:	2e00      	cmp	r6, #0
 801567c:	d0f9      	beq.n	8015672 <__sflush_r+0x1a>
 801567e:	2300      	movs	r3, #0
 8015680:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015684:	682f      	ldr	r7, [r5, #0]
 8015686:	6a21      	ldr	r1, [r4, #32]
 8015688:	602b      	str	r3, [r5, #0]
 801568a:	d032      	beq.n	80156f2 <__sflush_r+0x9a>
 801568c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801568e:	89a3      	ldrh	r3, [r4, #12]
 8015690:	075a      	lsls	r2, r3, #29
 8015692:	d505      	bpl.n	80156a0 <__sflush_r+0x48>
 8015694:	6863      	ldr	r3, [r4, #4]
 8015696:	1ac0      	subs	r0, r0, r3
 8015698:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801569a:	b10b      	cbz	r3, 80156a0 <__sflush_r+0x48>
 801569c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801569e:	1ac0      	subs	r0, r0, r3
 80156a0:	2300      	movs	r3, #0
 80156a2:	4602      	mov	r2, r0
 80156a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80156a6:	6a21      	ldr	r1, [r4, #32]
 80156a8:	4628      	mov	r0, r5
 80156aa:	47b0      	blx	r6
 80156ac:	1c43      	adds	r3, r0, #1
 80156ae:	89a3      	ldrh	r3, [r4, #12]
 80156b0:	d106      	bne.n	80156c0 <__sflush_r+0x68>
 80156b2:	6829      	ldr	r1, [r5, #0]
 80156b4:	291d      	cmp	r1, #29
 80156b6:	d848      	bhi.n	801574a <__sflush_r+0xf2>
 80156b8:	4a29      	ldr	r2, [pc, #164]	; (8015760 <__sflush_r+0x108>)
 80156ba:	40ca      	lsrs	r2, r1
 80156bc:	07d6      	lsls	r6, r2, #31
 80156be:	d544      	bpl.n	801574a <__sflush_r+0xf2>
 80156c0:	2200      	movs	r2, #0
 80156c2:	6062      	str	r2, [r4, #4]
 80156c4:	04d9      	lsls	r1, r3, #19
 80156c6:	6922      	ldr	r2, [r4, #16]
 80156c8:	6022      	str	r2, [r4, #0]
 80156ca:	d504      	bpl.n	80156d6 <__sflush_r+0x7e>
 80156cc:	1c42      	adds	r2, r0, #1
 80156ce:	d101      	bne.n	80156d4 <__sflush_r+0x7c>
 80156d0:	682b      	ldr	r3, [r5, #0]
 80156d2:	b903      	cbnz	r3, 80156d6 <__sflush_r+0x7e>
 80156d4:	6560      	str	r0, [r4, #84]	; 0x54
 80156d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80156d8:	602f      	str	r7, [r5, #0]
 80156da:	2900      	cmp	r1, #0
 80156dc:	d0c9      	beq.n	8015672 <__sflush_r+0x1a>
 80156de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80156e2:	4299      	cmp	r1, r3
 80156e4:	d002      	beq.n	80156ec <__sflush_r+0x94>
 80156e6:	4628      	mov	r0, r5
 80156e8:	f001 f920 	bl	801692c <_free_r>
 80156ec:	2000      	movs	r0, #0
 80156ee:	6360      	str	r0, [r4, #52]	; 0x34
 80156f0:	e7c0      	b.n	8015674 <__sflush_r+0x1c>
 80156f2:	2301      	movs	r3, #1
 80156f4:	4628      	mov	r0, r5
 80156f6:	47b0      	blx	r6
 80156f8:	1c41      	adds	r1, r0, #1
 80156fa:	d1c8      	bne.n	801568e <__sflush_r+0x36>
 80156fc:	682b      	ldr	r3, [r5, #0]
 80156fe:	2b00      	cmp	r3, #0
 8015700:	d0c5      	beq.n	801568e <__sflush_r+0x36>
 8015702:	2b1d      	cmp	r3, #29
 8015704:	d001      	beq.n	801570a <__sflush_r+0xb2>
 8015706:	2b16      	cmp	r3, #22
 8015708:	d101      	bne.n	801570e <__sflush_r+0xb6>
 801570a:	602f      	str	r7, [r5, #0]
 801570c:	e7b1      	b.n	8015672 <__sflush_r+0x1a>
 801570e:	89a3      	ldrh	r3, [r4, #12]
 8015710:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015714:	81a3      	strh	r3, [r4, #12]
 8015716:	e7ad      	b.n	8015674 <__sflush_r+0x1c>
 8015718:	690f      	ldr	r7, [r1, #16]
 801571a:	2f00      	cmp	r7, #0
 801571c:	d0a9      	beq.n	8015672 <__sflush_r+0x1a>
 801571e:	0793      	lsls	r3, r2, #30
 8015720:	680e      	ldr	r6, [r1, #0]
 8015722:	bf08      	it	eq
 8015724:	694b      	ldreq	r3, [r1, #20]
 8015726:	600f      	str	r7, [r1, #0]
 8015728:	bf18      	it	ne
 801572a:	2300      	movne	r3, #0
 801572c:	eba6 0807 	sub.w	r8, r6, r7
 8015730:	608b      	str	r3, [r1, #8]
 8015732:	f1b8 0f00 	cmp.w	r8, #0
 8015736:	dd9c      	ble.n	8015672 <__sflush_r+0x1a>
 8015738:	4643      	mov	r3, r8
 801573a:	463a      	mov	r2, r7
 801573c:	6a21      	ldr	r1, [r4, #32]
 801573e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015740:	4628      	mov	r0, r5
 8015742:	47b0      	blx	r6
 8015744:	2800      	cmp	r0, #0
 8015746:	dc06      	bgt.n	8015756 <__sflush_r+0xfe>
 8015748:	89a3      	ldrh	r3, [r4, #12]
 801574a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801574e:	81a3      	strh	r3, [r4, #12]
 8015750:	f04f 30ff 	mov.w	r0, #4294967295
 8015754:	e78e      	b.n	8015674 <__sflush_r+0x1c>
 8015756:	4407      	add	r7, r0
 8015758:	eba8 0800 	sub.w	r8, r8, r0
 801575c:	e7e9      	b.n	8015732 <__sflush_r+0xda>
 801575e:	bf00      	nop
 8015760:	20400001 	.word	0x20400001

08015764 <_fflush_r>:
 8015764:	b538      	push	{r3, r4, r5, lr}
 8015766:	690b      	ldr	r3, [r1, #16]
 8015768:	4605      	mov	r5, r0
 801576a:	460c      	mov	r4, r1
 801576c:	b1db      	cbz	r3, 80157a6 <_fflush_r+0x42>
 801576e:	b118      	cbz	r0, 8015778 <_fflush_r+0x14>
 8015770:	6983      	ldr	r3, [r0, #24]
 8015772:	b90b      	cbnz	r3, 8015778 <_fflush_r+0x14>
 8015774:	f000 f860 	bl	8015838 <__sinit>
 8015778:	4b0c      	ldr	r3, [pc, #48]	; (80157ac <_fflush_r+0x48>)
 801577a:	429c      	cmp	r4, r3
 801577c:	d109      	bne.n	8015792 <_fflush_r+0x2e>
 801577e:	686c      	ldr	r4, [r5, #4]
 8015780:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015784:	b17b      	cbz	r3, 80157a6 <_fflush_r+0x42>
 8015786:	4621      	mov	r1, r4
 8015788:	4628      	mov	r0, r5
 801578a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801578e:	f7ff bf63 	b.w	8015658 <__sflush_r>
 8015792:	4b07      	ldr	r3, [pc, #28]	; (80157b0 <_fflush_r+0x4c>)
 8015794:	429c      	cmp	r4, r3
 8015796:	d101      	bne.n	801579c <_fflush_r+0x38>
 8015798:	68ac      	ldr	r4, [r5, #8]
 801579a:	e7f1      	b.n	8015780 <_fflush_r+0x1c>
 801579c:	4b05      	ldr	r3, [pc, #20]	; (80157b4 <_fflush_r+0x50>)
 801579e:	429c      	cmp	r4, r3
 80157a0:	bf08      	it	eq
 80157a2:	68ec      	ldreq	r4, [r5, #12]
 80157a4:	e7ec      	b.n	8015780 <_fflush_r+0x1c>
 80157a6:	2000      	movs	r0, #0
 80157a8:	bd38      	pop	{r3, r4, r5, pc}
 80157aa:	bf00      	nop
 80157ac:	08018298 	.word	0x08018298
 80157b0:	080182b8 	.word	0x080182b8
 80157b4:	08018278 	.word	0x08018278

080157b8 <std>:
 80157b8:	2300      	movs	r3, #0
 80157ba:	b510      	push	{r4, lr}
 80157bc:	4604      	mov	r4, r0
 80157be:	e9c0 3300 	strd	r3, r3, [r0]
 80157c2:	6083      	str	r3, [r0, #8]
 80157c4:	8181      	strh	r1, [r0, #12]
 80157c6:	6643      	str	r3, [r0, #100]	; 0x64
 80157c8:	81c2      	strh	r2, [r0, #14]
 80157ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80157ce:	6183      	str	r3, [r0, #24]
 80157d0:	4619      	mov	r1, r3
 80157d2:	2208      	movs	r2, #8
 80157d4:	305c      	adds	r0, #92	; 0x5c
 80157d6:	f7fd f9a3 	bl	8012b20 <memset>
 80157da:	4b05      	ldr	r3, [pc, #20]	; (80157f0 <std+0x38>)
 80157dc:	6263      	str	r3, [r4, #36]	; 0x24
 80157de:	4b05      	ldr	r3, [pc, #20]	; (80157f4 <std+0x3c>)
 80157e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80157e2:	4b05      	ldr	r3, [pc, #20]	; (80157f8 <std+0x40>)
 80157e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80157e6:	4b05      	ldr	r3, [pc, #20]	; (80157fc <std+0x44>)
 80157e8:	6224      	str	r4, [r4, #32]
 80157ea:	6323      	str	r3, [r4, #48]	; 0x30
 80157ec:	bd10      	pop	{r4, pc}
 80157ee:	bf00      	nop
 80157f0:	080139d5 	.word	0x080139d5
 80157f4:	080139fb 	.word	0x080139fb
 80157f8:	08013a33 	.word	0x08013a33
 80157fc:	08013a57 	.word	0x08013a57

08015800 <_cleanup_r>:
 8015800:	4901      	ldr	r1, [pc, #4]	; (8015808 <_cleanup_r+0x8>)
 8015802:	f000 b885 	b.w	8015910 <_fwalk_reent>
 8015806:	bf00      	nop
 8015808:	08015765 	.word	0x08015765

0801580c <__sfmoreglue>:
 801580c:	b570      	push	{r4, r5, r6, lr}
 801580e:	1e4a      	subs	r2, r1, #1
 8015810:	2568      	movs	r5, #104	; 0x68
 8015812:	4355      	muls	r5, r2
 8015814:	460e      	mov	r6, r1
 8015816:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801581a:	f001 f8d5 	bl	80169c8 <_malloc_r>
 801581e:	4604      	mov	r4, r0
 8015820:	b140      	cbz	r0, 8015834 <__sfmoreglue+0x28>
 8015822:	2100      	movs	r1, #0
 8015824:	e9c0 1600 	strd	r1, r6, [r0]
 8015828:	300c      	adds	r0, #12
 801582a:	60a0      	str	r0, [r4, #8]
 801582c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015830:	f7fd f976 	bl	8012b20 <memset>
 8015834:	4620      	mov	r0, r4
 8015836:	bd70      	pop	{r4, r5, r6, pc}

08015838 <__sinit>:
 8015838:	6983      	ldr	r3, [r0, #24]
 801583a:	b510      	push	{r4, lr}
 801583c:	4604      	mov	r4, r0
 801583e:	bb33      	cbnz	r3, 801588e <__sinit+0x56>
 8015840:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8015844:	6503      	str	r3, [r0, #80]	; 0x50
 8015846:	4b12      	ldr	r3, [pc, #72]	; (8015890 <__sinit+0x58>)
 8015848:	4a12      	ldr	r2, [pc, #72]	; (8015894 <__sinit+0x5c>)
 801584a:	681b      	ldr	r3, [r3, #0]
 801584c:	6282      	str	r2, [r0, #40]	; 0x28
 801584e:	4298      	cmp	r0, r3
 8015850:	bf04      	itt	eq
 8015852:	2301      	moveq	r3, #1
 8015854:	6183      	streq	r3, [r0, #24]
 8015856:	f000 f81f 	bl	8015898 <__sfp>
 801585a:	6060      	str	r0, [r4, #4]
 801585c:	4620      	mov	r0, r4
 801585e:	f000 f81b 	bl	8015898 <__sfp>
 8015862:	60a0      	str	r0, [r4, #8]
 8015864:	4620      	mov	r0, r4
 8015866:	f000 f817 	bl	8015898 <__sfp>
 801586a:	2200      	movs	r2, #0
 801586c:	60e0      	str	r0, [r4, #12]
 801586e:	2104      	movs	r1, #4
 8015870:	6860      	ldr	r0, [r4, #4]
 8015872:	f7ff ffa1 	bl	80157b8 <std>
 8015876:	2201      	movs	r2, #1
 8015878:	2109      	movs	r1, #9
 801587a:	68a0      	ldr	r0, [r4, #8]
 801587c:	f7ff ff9c 	bl	80157b8 <std>
 8015880:	2202      	movs	r2, #2
 8015882:	2112      	movs	r1, #18
 8015884:	68e0      	ldr	r0, [r4, #12]
 8015886:	f7ff ff97 	bl	80157b8 <std>
 801588a:	2301      	movs	r3, #1
 801588c:	61a3      	str	r3, [r4, #24]
 801588e:	bd10      	pop	{r4, pc}
 8015890:	080181d8 	.word	0x080181d8
 8015894:	08015801 	.word	0x08015801

08015898 <__sfp>:
 8015898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801589a:	4b1b      	ldr	r3, [pc, #108]	; (8015908 <__sfp+0x70>)
 801589c:	681e      	ldr	r6, [r3, #0]
 801589e:	69b3      	ldr	r3, [r6, #24]
 80158a0:	4607      	mov	r7, r0
 80158a2:	b913      	cbnz	r3, 80158aa <__sfp+0x12>
 80158a4:	4630      	mov	r0, r6
 80158a6:	f7ff ffc7 	bl	8015838 <__sinit>
 80158aa:	3648      	adds	r6, #72	; 0x48
 80158ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80158b0:	3b01      	subs	r3, #1
 80158b2:	d503      	bpl.n	80158bc <__sfp+0x24>
 80158b4:	6833      	ldr	r3, [r6, #0]
 80158b6:	b133      	cbz	r3, 80158c6 <__sfp+0x2e>
 80158b8:	6836      	ldr	r6, [r6, #0]
 80158ba:	e7f7      	b.n	80158ac <__sfp+0x14>
 80158bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80158c0:	b16d      	cbz	r5, 80158de <__sfp+0x46>
 80158c2:	3468      	adds	r4, #104	; 0x68
 80158c4:	e7f4      	b.n	80158b0 <__sfp+0x18>
 80158c6:	2104      	movs	r1, #4
 80158c8:	4638      	mov	r0, r7
 80158ca:	f7ff ff9f 	bl	801580c <__sfmoreglue>
 80158ce:	6030      	str	r0, [r6, #0]
 80158d0:	2800      	cmp	r0, #0
 80158d2:	d1f1      	bne.n	80158b8 <__sfp+0x20>
 80158d4:	230c      	movs	r3, #12
 80158d6:	603b      	str	r3, [r7, #0]
 80158d8:	4604      	mov	r4, r0
 80158da:	4620      	mov	r0, r4
 80158dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80158de:	4b0b      	ldr	r3, [pc, #44]	; (801590c <__sfp+0x74>)
 80158e0:	6665      	str	r5, [r4, #100]	; 0x64
 80158e2:	e9c4 5500 	strd	r5, r5, [r4]
 80158e6:	60a5      	str	r5, [r4, #8]
 80158e8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80158ec:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80158f0:	2208      	movs	r2, #8
 80158f2:	4629      	mov	r1, r5
 80158f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80158f8:	f7fd f912 	bl	8012b20 <memset>
 80158fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8015900:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8015904:	e7e9      	b.n	80158da <__sfp+0x42>
 8015906:	bf00      	nop
 8015908:	080181d8 	.word	0x080181d8
 801590c:	ffff0001 	.word	0xffff0001

08015910 <_fwalk_reent>:
 8015910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015914:	4680      	mov	r8, r0
 8015916:	4689      	mov	r9, r1
 8015918:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801591c:	2600      	movs	r6, #0
 801591e:	b914      	cbnz	r4, 8015926 <_fwalk_reent+0x16>
 8015920:	4630      	mov	r0, r6
 8015922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015926:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801592a:	3f01      	subs	r7, #1
 801592c:	d501      	bpl.n	8015932 <_fwalk_reent+0x22>
 801592e:	6824      	ldr	r4, [r4, #0]
 8015930:	e7f5      	b.n	801591e <_fwalk_reent+0xe>
 8015932:	89ab      	ldrh	r3, [r5, #12]
 8015934:	2b01      	cmp	r3, #1
 8015936:	d907      	bls.n	8015948 <_fwalk_reent+0x38>
 8015938:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801593c:	3301      	adds	r3, #1
 801593e:	d003      	beq.n	8015948 <_fwalk_reent+0x38>
 8015940:	4629      	mov	r1, r5
 8015942:	4640      	mov	r0, r8
 8015944:	47c8      	blx	r9
 8015946:	4306      	orrs	r6, r0
 8015948:	3568      	adds	r5, #104	; 0x68
 801594a:	e7ee      	b.n	801592a <_fwalk_reent+0x1a>

0801594c <rshift>:
 801594c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801594e:	6906      	ldr	r6, [r0, #16]
 8015950:	114b      	asrs	r3, r1, #5
 8015952:	429e      	cmp	r6, r3
 8015954:	f100 0414 	add.w	r4, r0, #20
 8015958:	dd30      	ble.n	80159bc <rshift+0x70>
 801595a:	f011 011f 	ands.w	r1, r1, #31
 801595e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8015962:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8015966:	d108      	bne.n	801597a <rshift+0x2e>
 8015968:	4621      	mov	r1, r4
 801596a:	42b2      	cmp	r2, r6
 801596c:	460b      	mov	r3, r1
 801596e:	d211      	bcs.n	8015994 <rshift+0x48>
 8015970:	f852 3b04 	ldr.w	r3, [r2], #4
 8015974:	f841 3b04 	str.w	r3, [r1], #4
 8015978:	e7f7      	b.n	801596a <rshift+0x1e>
 801597a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 801597e:	f1c1 0c20 	rsb	ip, r1, #32
 8015982:	40cd      	lsrs	r5, r1
 8015984:	3204      	adds	r2, #4
 8015986:	4623      	mov	r3, r4
 8015988:	42b2      	cmp	r2, r6
 801598a:	4617      	mov	r7, r2
 801598c:	d30c      	bcc.n	80159a8 <rshift+0x5c>
 801598e:	601d      	str	r5, [r3, #0]
 8015990:	b105      	cbz	r5, 8015994 <rshift+0x48>
 8015992:	3304      	adds	r3, #4
 8015994:	1b1a      	subs	r2, r3, r4
 8015996:	42a3      	cmp	r3, r4
 8015998:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801599c:	bf08      	it	eq
 801599e:	2300      	moveq	r3, #0
 80159a0:	6102      	str	r2, [r0, #16]
 80159a2:	bf08      	it	eq
 80159a4:	6143      	streq	r3, [r0, #20]
 80159a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80159a8:	683f      	ldr	r7, [r7, #0]
 80159aa:	fa07 f70c 	lsl.w	r7, r7, ip
 80159ae:	433d      	orrs	r5, r7
 80159b0:	f843 5b04 	str.w	r5, [r3], #4
 80159b4:	f852 5b04 	ldr.w	r5, [r2], #4
 80159b8:	40cd      	lsrs	r5, r1
 80159ba:	e7e5      	b.n	8015988 <rshift+0x3c>
 80159bc:	4623      	mov	r3, r4
 80159be:	e7e9      	b.n	8015994 <rshift+0x48>

080159c0 <__hexdig_fun>:
 80159c0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80159c4:	2b09      	cmp	r3, #9
 80159c6:	d802      	bhi.n	80159ce <__hexdig_fun+0xe>
 80159c8:	3820      	subs	r0, #32
 80159ca:	b2c0      	uxtb	r0, r0
 80159cc:	4770      	bx	lr
 80159ce:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80159d2:	2b05      	cmp	r3, #5
 80159d4:	d801      	bhi.n	80159da <__hexdig_fun+0x1a>
 80159d6:	3847      	subs	r0, #71	; 0x47
 80159d8:	e7f7      	b.n	80159ca <__hexdig_fun+0xa>
 80159da:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80159de:	2b05      	cmp	r3, #5
 80159e0:	d801      	bhi.n	80159e6 <__hexdig_fun+0x26>
 80159e2:	3827      	subs	r0, #39	; 0x27
 80159e4:	e7f1      	b.n	80159ca <__hexdig_fun+0xa>
 80159e6:	2000      	movs	r0, #0
 80159e8:	4770      	bx	lr

080159ea <__gethex>:
 80159ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159ee:	b08b      	sub	sp, #44	; 0x2c
 80159f0:	468a      	mov	sl, r1
 80159f2:	9002      	str	r0, [sp, #8]
 80159f4:	9816      	ldr	r0, [sp, #88]	; 0x58
 80159f6:	9306      	str	r3, [sp, #24]
 80159f8:	4690      	mov	r8, r2
 80159fa:	f000 fadf 	bl	8015fbc <__localeconv_l>
 80159fe:	6803      	ldr	r3, [r0, #0]
 8015a00:	9303      	str	r3, [sp, #12]
 8015a02:	4618      	mov	r0, r3
 8015a04:	f7ea fbfc 	bl	8000200 <strlen>
 8015a08:	9b03      	ldr	r3, [sp, #12]
 8015a0a:	9001      	str	r0, [sp, #4]
 8015a0c:	4403      	add	r3, r0
 8015a0e:	f04f 0b00 	mov.w	fp, #0
 8015a12:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8015a16:	9307      	str	r3, [sp, #28]
 8015a18:	f8da 3000 	ldr.w	r3, [sl]
 8015a1c:	3302      	adds	r3, #2
 8015a1e:	461f      	mov	r7, r3
 8015a20:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015a24:	2830      	cmp	r0, #48	; 0x30
 8015a26:	d06c      	beq.n	8015b02 <__gethex+0x118>
 8015a28:	f7ff ffca 	bl	80159c0 <__hexdig_fun>
 8015a2c:	4604      	mov	r4, r0
 8015a2e:	2800      	cmp	r0, #0
 8015a30:	d16a      	bne.n	8015b08 <__gethex+0x11e>
 8015a32:	9a01      	ldr	r2, [sp, #4]
 8015a34:	9903      	ldr	r1, [sp, #12]
 8015a36:	4638      	mov	r0, r7
 8015a38:	f001 fe3e 	bl	80176b8 <strncmp>
 8015a3c:	2800      	cmp	r0, #0
 8015a3e:	d166      	bne.n	8015b0e <__gethex+0x124>
 8015a40:	9b01      	ldr	r3, [sp, #4]
 8015a42:	5cf8      	ldrb	r0, [r7, r3]
 8015a44:	18fe      	adds	r6, r7, r3
 8015a46:	f7ff ffbb 	bl	80159c0 <__hexdig_fun>
 8015a4a:	2800      	cmp	r0, #0
 8015a4c:	d062      	beq.n	8015b14 <__gethex+0x12a>
 8015a4e:	4633      	mov	r3, r6
 8015a50:	7818      	ldrb	r0, [r3, #0]
 8015a52:	2830      	cmp	r0, #48	; 0x30
 8015a54:	461f      	mov	r7, r3
 8015a56:	f103 0301 	add.w	r3, r3, #1
 8015a5a:	d0f9      	beq.n	8015a50 <__gethex+0x66>
 8015a5c:	f7ff ffb0 	bl	80159c0 <__hexdig_fun>
 8015a60:	fab0 f580 	clz	r5, r0
 8015a64:	096d      	lsrs	r5, r5, #5
 8015a66:	4634      	mov	r4, r6
 8015a68:	f04f 0b01 	mov.w	fp, #1
 8015a6c:	463a      	mov	r2, r7
 8015a6e:	4616      	mov	r6, r2
 8015a70:	3201      	adds	r2, #1
 8015a72:	7830      	ldrb	r0, [r6, #0]
 8015a74:	f7ff ffa4 	bl	80159c0 <__hexdig_fun>
 8015a78:	2800      	cmp	r0, #0
 8015a7a:	d1f8      	bne.n	8015a6e <__gethex+0x84>
 8015a7c:	9a01      	ldr	r2, [sp, #4]
 8015a7e:	9903      	ldr	r1, [sp, #12]
 8015a80:	4630      	mov	r0, r6
 8015a82:	f001 fe19 	bl	80176b8 <strncmp>
 8015a86:	b950      	cbnz	r0, 8015a9e <__gethex+0xb4>
 8015a88:	b954      	cbnz	r4, 8015aa0 <__gethex+0xb6>
 8015a8a:	9b01      	ldr	r3, [sp, #4]
 8015a8c:	18f4      	adds	r4, r6, r3
 8015a8e:	4622      	mov	r2, r4
 8015a90:	4616      	mov	r6, r2
 8015a92:	3201      	adds	r2, #1
 8015a94:	7830      	ldrb	r0, [r6, #0]
 8015a96:	f7ff ff93 	bl	80159c0 <__hexdig_fun>
 8015a9a:	2800      	cmp	r0, #0
 8015a9c:	d1f8      	bne.n	8015a90 <__gethex+0xa6>
 8015a9e:	b10c      	cbz	r4, 8015aa4 <__gethex+0xba>
 8015aa0:	1ba4      	subs	r4, r4, r6
 8015aa2:	00a4      	lsls	r4, r4, #2
 8015aa4:	7833      	ldrb	r3, [r6, #0]
 8015aa6:	2b50      	cmp	r3, #80	; 0x50
 8015aa8:	d001      	beq.n	8015aae <__gethex+0xc4>
 8015aaa:	2b70      	cmp	r3, #112	; 0x70
 8015aac:	d140      	bne.n	8015b30 <__gethex+0x146>
 8015aae:	7873      	ldrb	r3, [r6, #1]
 8015ab0:	2b2b      	cmp	r3, #43	; 0x2b
 8015ab2:	d031      	beq.n	8015b18 <__gethex+0x12e>
 8015ab4:	2b2d      	cmp	r3, #45	; 0x2d
 8015ab6:	d033      	beq.n	8015b20 <__gethex+0x136>
 8015ab8:	1c71      	adds	r1, r6, #1
 8015aba:	f04f 0900 	mov.w	r9, #0
 8015abe:	7808      	ldrb	r0, [r1, #0]
 8015ac0:	f7ff ff7e 	bl	80159c0 <__hexdig_fun>
 8015ac4:	1e43      	subs	r3, r0, #1
 8015ac6:	b2db      	uxtb	r3, r3
 8015ac8:	2b18      	cmp	r3, #24
 8015aca:	d831      	bhi.n	8015b30 <__gethex+0x146>
 8015acc:	f1a0 0210 	sub.w	r2, r0, #16
 8015ad0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015ad4:	f7ff ff74 	bl	80159c0 <__hexdig_fun>
 8015ad8:	1e43      	subs	r3, r0, #1
 8015ada:	b2db      	uxtb	r3, r3
 8015adc:	2b18      	cmp	r3, #24
 8015ade:	d922      	bls.n	8015b26 <__gethex+0x13c>
 8015ae0:	f1b9 0f00 	cmp.w	r9, #0
 8015ae4:	d000      	beq.n	8015ae8 <__gethex+0xfe>
 8015ae6:	4252      	negs	r2, r2
 8015ae8:	4414      	add	r4, r2
 8015aea:	f8ca 1000 	str.w	r1, [sl]
 8015aee:	b30d      	cbz	r5, 8015b34 <__gethex+0x14a>
 8015af0:	f1bb 0f00 	cmp.w	fp, #0
 8015af4:	bf0c      	ite	eq
 8015af6:	2706      	moveq	r7, #6
 8015af8:	2700      	movne	r7, #0
 8015afa:	4638      	mov	r0, r7
 8015afc:	b00b      	add	sp, #44	; 0x2c
 8015afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b02:	f10b 0b01 	add.w	fp, fp, #1
 8015b06:	e78a      	b.n	8015a1e <__gethex+0x34>
 8015b08:	2500      	movs	r5, #0
 8015b0a:	462c      	mov	r4, r5
 8015b0c:	e7ae      	b.n	8015a6c <__gethex+0x82>
 8015b0e:	463e      	mov	r6, r7
 8015b10:	2501      	movs	r5, #1
 8015b12:	e7c7      	b.n	8015aa4 <__gethex+0xba>
 8015b14:	4604      	mov	r4, r0
 8015b16:	e7fb      	b.n	8015b10 <__gethex+0x126>
 8015b18:	f04f 0900 	mov.w	r9, #0
 8015b1c:	1cb1      	adds	r1, r6, #2
 8015b1e:	e7ce      	b.n	8015abe <__gethex+0xd4>
 8015b20:	f04f 0901 	mov.w	r9, #1
 8015b24:	e7fa      	b.n	8015b1c <__gethex+0x132>
 8015b26:	230a      	movs	r3, #10
 8015b28:	fb03 0202 	mla	r2, r3, r2, r0
 8015b2c:	3a10      	subs	r2, #16
 8015b2e:	e7cf      	b.n	8015ad0 <__gethex+0xe6>
 8015b30:	4631      	mov	r1, r6
 8015b32:	e7da      	b.n	8015aea <__gethex+0x100>
 8015b34:	1bf3      	subs	r3, r6, r7
 8015b36:	3b01      	subs	r3, #1
 8015b38:	4629      	mov	r1, r5
 8015b3a:	2b07      	cmp	r3, #7
 8015b3c:	dc49      	bgt.n	8015bd2 <__gethex+0x1e8>
 8015b3e:	9802      	ldr	r0, [sp, #8]
 8015b40:	f000 fae7 	bl	8016112 <_Balloc>
 8015b44:	9b01      	ldr	r3, [sp, #4]
 8015b46:	f100 0914 	add.w	r9, r0, #20
 8015b4a:	f04f 0b00 	mov.w	fp, #0
 8015b4e:	f1c3 0301 	rsb	r3, r3, #1
 8015b52:	4605      	mov	r5, r0
 8015b54:	f8cd 9010 	str.w	r9, [sp, #16]
 8015b58:	46da      	mov	sl, fp
 8015b5a:	9308      	str	r3, [sp, #32]
 8015b5c:	42b7      	cmp	r7, r6
 8015b5e:	d33b      	bcc.n	8015bd8 <__gethex+0x1ee>
 8015b60:	9804      	ldr	r0, [sp, #16]
 8015b62:	f840 ab04 	str.w	sl, [r0], #4
 8015b66:	eba0 0009 	sub.w	r0, r0, r9
 8015b6a:	1080      	asrs	r0, r0, #2
 8015b6c:	6128      	str	r0, [r5, #16]
 8015b6e:	0147      	lsls	r7, r0, #5
 8015b70:	4650      	mov	r0, sl
 8015b72:	f000 fb92 	bl	801629a <__hi0bits>
 8015b76:	f8d8 6000 	ldr.w	r6, [r8]
 8015b7a:	1a3f      	subs	r7, r7, r0
 8015b7c:	42b7      	cmp	r7, r6
 8015b7e:	dd64      	ble.n	8015c4a <__gethex+0x260>
 8015b80:	1bbf      	subs	r7, r7, r6
 8015b82:	4639      	mov	r1, r7
 8015b84:	4628      	mov	r0, r5
 8015b86:	f000 fea1 	bl	80168cc <__any_on>
 8015b8a:	4682      	mov	sl, r0
 8015b8c:	b178      	cbz	r0, 8015bae <__gethex+0x1c4>
 8015b8e:	1e7b      	subs	r3, r7, #1
 8015b90:	1159      	asrs	r1, r3, #5
 8015b92:	f003 021f 	and.w	r2, r3, #31
 8015b96:	f04f 0a01 	mov.w	sl, #1
 8015b9a:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015b9e:	fa0a f202 	lsl.w	r2, sl, r2
 8015ba2:	420a      	tst	r2, r1
 8015ba4:	d003      	beq.n	8015bae <__gethex+0x1c4>
 8015ba6:	4553      	cmp	r3, sl
 8015ba8:	dc46      	bgt.n	8015c38 <__gethex+0x24e>
 8015baa:	f04f 0a02 	mov.w	sl, #2
 8015bae:	4639      	mov	r1, r7
 8015bb0:	4628      	mov	r0, r5
 8015bb2:	f7ff fecb 	bl	801594c <rshift>
 8015bb6:	443c      	add	r4, r7
 8015bb8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015bbc:	42a3      	cmp	r3, r4
 8015bbe:	da52      	bge.n	8015c66 <__gethex+0x27c>
 8015bc0:	4629      	mov	r1, r5
 8015bc2:	9802      	ldr	r0, [sp, #8]
 8015bc4:	f000 fad9 	bl	801617a <_Bfree>
 8015bc8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015bca:	2300      	movs	r3, #0
 8015bcc:	6013      	str	r3, [r2, #0]
 8015bce:	27a3      	movs	r7, #163	; 0xa3
 8015bd0:	e793      	b.n	8015afa <__gethex+0x110>
 8015bd2:	3101      	adds	r1, #1
 8015bd4:	105b      	asrs	r3, r3, #1
 8015bd6:	e7b0      	b.n	8015b3a <__gethex+0x150>
 8015bd8:	1e73      	subs	r3, r6, #1
 8015bda:	9305      	str	r3, [sp, #20]
 8015bdc:	9a07      	ldr	r2, [sp, #28]
 8015bde:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015be2:	4293      	cmp	r3, r2
 8015be4:	d018      	beq.n	8015c18 <__gethex+0x22e>
 8015be6:	f1bb 0f20 	cmp.w	fp, #32
 8015bea:	d107      	bne.n	8015bfc <__gethex+0x212>
 8015bec:	9b04      	ldr	r3, [sp, #16]
 8015bee:	f8c3 a000 	str.w	sl, [r3]
 8015bf2:	3304      	adds	r3, #4
 8015bf4:	f04f 0a00 	mov.w	sl, #0
 8015bf8:	9304      	str	r3, [sp, #16]
 8015bfa:	46d3      	mov	fp, sl
 8015bfc:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015c00:	f7ff fede 	bl	80159c0 <__hexdig_fun>
 8015c04:	f000 000f 	and.w	r0, r0, #15
 8015c08:	fa00 f00b 	lsl.w	r0, r0, fp
 8015c0c:	ea4a 0a00 	orr.w	sl, sl, r0
 8015c10:	f10b 0b04 	add.w	fp, fp, #4
 8015c14:	9b05      	ldr	r3, [sp, #20]
 8015c16:	e00d      	b.n	8015c34 <__gethex+0x24a>
 8015c18:	9b05      	ldr	r3, [sp, #20]
 8015c1a:	9a08      	ldr	r2, [sp, #32]
 8015c1c:	4413      	add	r3, r2
 8015c1e:	42bb      	cmp	r3, r7
 8015c20:	d3e1      	bcc.n	8015be6 <__gethex+0x1fc>
 8015c22:	4618      	mov	r0, r3
 8015c24:	9a01      	ldr	r2, [sp, #4]
 8015c26:	9903      	ldr	r1, [sp, #12]
 8015c28:	9309      	str	r3, [sp, #36]	; 0x24
 8015c2a:	f001 fd45 	bl	80176b8 <strncmp>
 8015c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015c30:	2800      	cmp	r0, #0
 8015c32:	d1d8      	bne.n	8015be6 <__gethex+0x1fc>
 8015c34:	461e      	mov	r6, r3
 8015c36:	e791      	b.n	8015b5c <__gethex+0x172>
 8015c38:	1eb9      	subs	r1, r7, #2
 8015c3a:	4628      	mov	r0, r5
 8015c3c:	f000 fe46 	bl	80168cc <__any_on>
 8015c40:	2800      	cmp	r0, #0
 8015c42:	d0b2      	beq.n	8015baa <__gethex+0x1c0>
 8015c44:	f04f 0a03 	mov.w	sl, #3
 8015c48:	e7b1      	b.n	8015bae <__gethex+0x1c4>
 8015c4a:	da09      	bge.n	8015c60 <__gethex+0x276>
 8015c4c:	1bf7      	subs	r7, r6, r7
 8015c4e:	4629      	mov	r1, r5
 8015c50:	463a      	mov	r2, r7
 8015c52:	9802      	ldr	r0, [sp, #8]
 8015c54:	f000 fc5c 	bl	8016510 <__lshift>
 8015c58:	1be4      	subs	r4, r4, r7
 8015c5a:	4605      	mov	r5, r0
 8015c5c:	f100 0914 	add.w	r9, r0, #20
 8015c60:	f04f 0a00 	mov.w	sl, #0
 8015c64:	e7a8      	b.n	8015bb8 <__gethex+0x1ce>
 8015c66:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015c6a:	42a0      	cmp	r0, r4
 8015c6c:	dd6a      	ble.n	8015d44 <__gethex+0x35a>
 8015c6e:	1b04      	subs	r4, r0, r4
 8015c70:	42a6      	cmp	r6, r4
 8015c72:	dc2e      	bgt.n	8015cd2 <__gethex+0x2e8>
 8015c74:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015c78:	2b02      	cmp	r3, #2
 8015c7a:	d022      	beq.n	8015cc2 <__gethex+0x2d8>
 8015c7c:	2b03      	cmp	r3, #3
 8015c7e:	d024      	beq.n	8015cca <__gethex+0x2e0>
 8015c80:	2b01      	cmp	r3, #1
 8015c82:	d115      	bne.n	8015cb0 <__gethex+0x2c6>
 8015c84:	42a6      	cmp	r6, r4
 8015c86:	d113      	bne.n	8015cb0 <__gethex+0x2c6>
 8015c88:	2e01      	cmp	r6, #1
 8015c8a:	dc0b      	bgt.n	8015ca4 <__gethex+0x2ba>
 8015c8c:	9a06      	ldr	r2, [sp, #24]
 8015c8e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015c92:	6013      	str	r3, [r2, #0]
 8015c94:	2301      	movs	r3, #1
 8015c96:	612b      	str	r3, [r5, #16]
 8015c98:	f8c9 3000 	str.w	r3, [r9]
 8015c9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015c9e:	2762      	movs	r7, #98	; 0x62
 8015ca0:	601d      	str	r5, [r3, #0]
 8015ca2:	e72a      	b.n	8015afa <__gethex+0x110>
 8015ca4:	1e71      	subs	r1, r6, #1
 8015ca6:	4628      	mov	r0, r5
 8015ca8:	f000 fe10 	bl	80168cc <__any_on>
 8015cac:	2800      	cmp	r0, #0
 8015cae:	d1ed      	bne.n	8015c8c <__gethex+0x2a2>
 8015cb0:	4629      	mov	r1, r5
 8015cb2:	9802      	ldr	r0, [sp, #8]
 8015cb4:	f000 fa61 	bl	801617a <_Bfree>
 8015cb8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015cba:	2300      	movs	r3, #0
 8015cbc:	6013      	str	r3, [r2, #0]
 8015cbe:	2750      	movs	r7, #80	; 0x50
 8015cc0:	e71b      	b.n	8015afa <__gethex+0x110>
 8015cc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015cc4:	2b00      	cmp	r3, #0
 8015cc6:	d0e1      	beq.n	8015c8c <__gethex+0x2a2>
 8015cc8:	e7f2      	b.n	8015cb0 <__gethex+0x2c6>
 8015cca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	d1dd      	bne.n	8015c8c <__gethex+0x2a2>
 8015cd0:	e7ee      	b.n	8015cb0 <__gethex+0x2c6>
 8015cd2:	1e67      	subs	r7, r4, #1
 8015cd4:	f1ba 0f00 	cmp.w	sl, #0
 8015cd8:	d131      	bne.n	8015d3e <__gethex+0x354>
 8015cda:	b127      	cbz	r7, 8015ce6 <__gethex+0x2fc>
 8015cdc:	4639      	mov	r1, r7
 8015cde:	4628      	mov	r0, r5
 8015ce0:	f000 fdf4 	bl	80168cc <__any_on>
 8015ce4:	4682      	mov	sl, r0
 8015ce6:	117a      	asrs	r2, r7, #5
 8015ce8:	2301      	movs	r3, #1
 8015cea:	f007 071f 	and.w	r7, r7, #31
 8015cee:	fa03 f707 	lsl.w	r7, r3, r7
 8015cf2:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8015cf6:	4621      	mov	r1, r4
 8015cf8:	421f      	tst	r7, r3
 8015cfa:	4628      	mov	r0, r5
 8015cfc:	bf18      	it	ne
 8015cfe:	f04a 0a02 	orrne.w	sl, sl, #2
 8015d02:	1b36      	subs	r6, r6, r4
 8015d04:	f7ff fe22 	bl	801594c <rshift>
 8015d08:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8015d0c:	2702      	movs	r7, #2
 8015d0e:	f1ba 0f00 	cmp.w	sl, #0
 8015d12:	d048      	beq.n	8015da6 <__gethex+0x3bc>
 8015d14:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015d18:	2b02      	cmp	r3, #2
 8015d1a:	d015      	beq.n	8015d48 <__gethex+0x35e>
 8015d1c:	2b03      	cmp	r3, #3
 8015d1e:	d017      	beq.n	8015d50 <__gethex+0x366>
 8015d20:	2b01      	cmp	r3, #1
 8015d22:	d109      	bne.n	8015d38 <__gethex+0x34e>
 8015d24:	f01a 0f02 	tst.w	sl, #2
 8015d28:	d006      	beq.n	8015d38 <__gethex+0x34e>
 8015d2a:	f8d9 3000 	ldr.w	r3, [r9]
 8015d2e:	ea4a 0a03 	orr.w	sl, sl, r3
 8015d32:	f01a 0f01 	tst.w	sl, #1
 8015d36:	d10e      	bne.n	8015d56 <__gethex+0x36c>
 8015d38:	f047 0710 	orr.w	r7, r7, #16
 8015d3c:	e033      	b.n	8015da6 <__gethex+0x3bc>
 8015d3e:	f04f 0a01 	mov.w	sl, #1
 8015d42:	e7d0      	b.n	8015ce6 <__gethex+0x2fc>
 8015d44:	2701      	movs	r7, #1
 8015d46:	e7e2      	b.n	8015d0e <__gethex+0x324>
 8015d48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015d4a:	f1c3 0301 	rsb	r3, r3, #1
 8015d4e:	9315      	str	r3, [sp, #84]	; 0x54
 8015d50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015d52:	2b00      	cmp	r3, #0
 8015d54:	d0f0      	beq.n	8015d38 <__gethex+0x34e>
 8015d56:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8015d5a:	f105 0314 	add.w	r3, r5, #20
 8015d5e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8015d62:	eb03 010a 	add.w	r1, r3, sl
 8015d66:	f04f 0c00 	mov.w	ip, #0
 8015d6a:	4618      	mov	r0, r3
 8015d6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015d70:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015d74:	d01c      	beq.n	8015db0 <__gethex+0x3c6>
 8015d76:	3201      	adds	r2, #1
 8015d78:	6002      	str	r2, [r0, #0]
 8015d7a:	2f02      	cmp	r7, #2
 8015d7c:	f105 0314 	add.w	r3, r5, #20
 8015d80:	d138      	bne.n	8015df4 <__gethex+0x40a>
 8015d82:	f8d8 2000 	ldr.w	r2, [r8]
 8015d86:	3a01      	subs	r2, #1
 8015d88:	42b2      	cmp	r2, r6
 8015d8a:	d10a      	bne.n	8015da2 <__gethex+0x3b8>
 8015d8c:	1171      	asrs	r1, r6, #5
 8015d8e:	2201      	movs	r2, #1
 8015d90:	f006 061f 	and.w	r6, r6, #31
 8015d94:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015d98:	fa02 f606 	lsl.w	r6, r2, r6
 8015d9c:	421e      	tst	r6, r3
 8015d9e:	bf18      	it	ne
 8015da0:	4617      	movne	r7, r2
 8015da2:	f047 0720 	orr.w	r7, r7, #32
 8015da6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015da8:	601d      	str	r5, [r3, #0]
 8015daa:	9b06      	ldr	r3, [sp, #24]
 8015dac:	601c      	str	r4, [r3, #0]
 8015dae:	e6a4      	b.n	8015afa <__gethex+0x110>
 8015db0:	4299      	cmp	r1, r3
 8015db2:	f843 cc04 	str.w	ip, [r3, #-4]
 8015db6:	d8d8      	bhi.n	8015d6a <__gethex+0x380>
 8015db8:	68ab      	ldr	r3, [r5, #8]
 8015dba:	4599      	cmp	r9, r3
 8015dbc:	db12      	blt.n	8015de4 <__gethex+0x3fa>
 8015dbe:	6869      	ldr	r1, [r5, #4]
 8015dc0:	9802      	ldr	r0, [sp, #8]
 8015dc2:	3101      	adds	r1, #1
 8015dc4:	f000 f9a5 	bl	8016112 <_Balloc>
 8015dc8:	692a      	ldr	r2, [r5, #16]
 8015dca:	3202      	adds	r2, #2
 8015dcc:	f105 010c 	add.w	r1, r5, #12
 8015dd0:	4683      	mov	fp, r0
 8015dd2:	0092      	lsls	r2, r2, #2
 8015dd4:	300c      	adds	r0, #12
 8015dd6:	f000 f991 	bl	80160fc <memcpy>
 8015dda:	4629      	mov	r1, r5
 8015ddc:	9802      	ldr	r0, [sp, #8]
 8015dde:	f000 f9cc 	bl	801617a <_Bfree>
 8015de2:	465d      	mov	r5, fp
 8015de4:	692b      	ldr	r3, [r5, #16]
 8015de6:	1c5a      	adds	r2, r3, #1
 8015de8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8015dec:	612a      	str	r2, [r5, #16]
 8015dee:	2201      	movs	r2, #1
 8015df0:	615a      	str	r2, [r3, #20]
 8015df2:	e7c2      	b.n	8015d7a <__gethex+0x390>
 8015df4:	692a      	ldr	r2, [r5, #16]
 8015df6:	454a      	cmp	r2, r9
 8015df8:	dd0b      	ble.n	8015e12 <__gethex+0x428>
 8015dfa:	2101      	movs	r1, #1
 8015dfc:	4628      	mov	r0, r5
 8015dfe:	f7ff fda5 	bl	801594c <rshift>
 8015e02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015e06:	3401      	adds	r4, #1
 8015e08:	42a3      	cmp	r3, r4
 8015e0a:	f6ff aed9 	blt.w	8015bc0 <__gethex+0x1d6>
 8015e0e:	2701      	movs	r7, #1
 8015e10:	e7c7      	b.n	8015da2 <__gethex+0x3b8>
 8015e12:	f016 061f 	ands.w	r6, r6, #31
 8015e16:	d0fa      	beq.n	8015e0e <__gethex+0x424>
 8015e18:	449a      	add	sl, r3
 8015e1a:	f1c6 0620 	rsb	r6, r6, #32
 8015e1e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8015e22:	f000 fa3a 	bl	801629a <__hi0bits>
 8015e26:	42b0      	cmp	r0, r6
 8015e28:	dbe7      	blt.n	8015dfa <__gethex+0x410>
 8015e2a:	e7f0      	b.n	8015e0e <__gethex+0x424>

08015e2c <L_shift>:
 8015e2c:	f1c2 0208 	rsb	r2, r2, #8
 8015e30:	0092      	lsls	r2, r2, #2
 8015e32:	b570      	push	{r4, r5, r6, lr}
 8015e34:	f1c2 0620 	rsb	r6, r2, #32
 8015e38:	6843      	ldr	r3, [r0, #4]
 8015e3a:	6804      	ldr	r4, [r0, #0]
 8015e3c:	fa03 f506 	lsl.w	r5, r3, r6
 8015e40:	432c      	orrs	r4, r5
 8015e42:	40d3      	lsrs	r3, r2
 8015e44:	6004      	str	r4, [r0, #0]
 8015e46:	f840 3f04 	str.w	r3, [r0, #4]!
 8015e4a:	4288      	cmp	r0, r1
 8015e4c:	d3f4      	bcc.n	8015e38 <L_shift+0xc>
 8015e4e:	bd70      	pop	{r4, r5, r6, pc}

08015e50 <__match>:
 8015e50:	b530      	push	{r4, r5, lr}
 8015e52:	6803      	ldr	r3, [r0, #0]
 8015e54:	3301      	adds	r3, #1
 8015e56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015e5a:	b914      	cbnz	r4, 8015e62 <__match+0x12>
 8015e5c:	6003      	str	r3, [r0, #0]
 8015e5e:	2001      	movs	r0, #1
 8015e60:	bd30      	pop	{r4, r5, pc}
 8015e62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015e66:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015e6a:	2d19      	cmp	r5, #25
 8015e6c:	bf98      	it	ls
 8015e6e:	3220      	addls	r2, #32
 8015e70:	42a2      	cmp	r2, r4
 8015e72:	d0f0      	beq.n	8015e56 <__match+0x6>
 8015e74:	2000      	movs	r0, #0
 8015e76:	e7f3      	b.n	8015e60 <__match+0x10>

08015e78 <__hexnan>:
 8015e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e7c:	680b      	ldr	r3, [r1, #0]
 8015e7e:	6801      	ldr	r1, [r0, #0]
 8015e80:	115f      	asrs	r7, r3, #5
 8015e82:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8015e86:	f013 031f 	ands.w	r3, r3, #31
 8015e8a:	b087      	sub	sp, #28
 8015e8c:	bf18      	it	ne
 8015e8e:	3704      	addne	r7, #4
 8015e90:	2500      	movs	r5, #0
 8015e92:	1f3e      	subs	r6, r7, #4
 8015e94:	4682      	mov	sl, r0
 8015e96:	4690      	mov	r8, r2
 8015e98:	9301      	str	r3, [sp, #4]
 8015e9a:	f847 5c04 	str.w	r5, [r7, #-4]
 8015e9e:	46b1      	mov	r9, r6
 8015ea0:	4634      	mov	r4, r6
 8015ea2:	9502      	str	r5, [sp, #8]
 8015ea4:	46ab      	mov	fp, r5
 8015ea6:	784a      	ldrb	r2, [r1, #1]
 8015ea8:	1c4b      	adds	r3, r1, #1
 8015eaa:	9303      	str	r3, [sp, #12]
 8015eac:	b342      	cbz	r2, 8015f00 <__hexnan+0x88>
 8015eae:	4610      	mov	r0, r2
 8015eb0:	9105      	str	r1, [sp, #20]
 8015eb2:	9204      	str	r2, [sp, #16]
 8015eb4:	f7ff fd84 	bl	80159c0 <__hexdig_fun>
 8015eb8:	2800      	cmp	r0, #0
 8015eba:	d143      	bne.n	8015f44 <__hexnan+0xcc>
 8015ebc:	9a04      	ldr	r2, [sp, #16]
 8015ebe:	9905      	ldr	r1, [sp, #20]
 8015ec0:	2a20      	cmp	r2, #32
 8015ec2:	d818      	bhi.n	8015ef6 <__hexnan+0x7e>
 8015ec4:	9b02      	ldr	r3, [sp, #8]
 8015ec6:	459b      	cmp	fp, r3
 8015ec8:	dd13      	ble.n	8015ef2 <__hexnan+0x7a>
 8015eca:	454c      	cmp	r4, r9
 8015ecc:	d206      	bcs.n	8015edc <__hexnan+0x64>
 8015ece:	2d07      	cmp	r5, #7
 8015ed0:	dc04      	bgt.n	8015edc <__hexnan+0x64>
 8015ed2:	462a      	mov	r2, r5
 8015ed4:	4649      	mov	r1, r9
 8015ed6:	4620      	mov	r0, r4
 8015ed8:	f7ff ffa8 	bl	8015e2c <L_shift>
 8015edc:	4544      	cmp	r4, r8
 8015ede:	d944      	bls.n	8015f6a <__hexnan+0xf2>
 8015ee0:	2300      	movs	r3, #0
 8015ee2:	f1a4 0904 	sub.w	r9, r4, #4
 8015ee6:	f844 3c04 	str.w	r3, [r4, #-4]
 8015eea:	f8cd b008 	str.w	fp, [sp, #8]
 8015eee:	464c      	mov	r4, r9
 8015ef0:	461d      	mov	r5, r3
 8015ef2:	9903      	ldr	r1, [sp, #12]
 8015ef4:	e7d7      	b.n	8015ea6 <__hexnan+0x2e>
 8015ef6:	2a29      	cmp	r2, #41	; 0x29
 8015ef8:	d14a      	bne.n	8015f90 <__hexnan+0x118>
 8015efa:	3102      	adds	r1, #2
 8015efc:	f8ca 1000 	str.w	r1, [sl]
 8015f00:	f1bb 0f00 	cmp.w	fp, #0
 8015f04:	d044      	beq.n	8015f90 <__hexnan+0x118>
 8015f06:	454c      	cmp	r4, r9
 8015f08:	d206      	bcs.n	8015f18 <__hexnan+0xa0>
 8015f0a:	2d07      	cmp	r5, #7
 8015f0c:	dc04      	bgt.n	8015f18 <__hexnan+0xa0>
 8015f0e:	462a      	mov	r2, r5
 8015f10:	4649      	mov	r1, r9
 8015f12:	4620      	mov	r0, r4
 8015f14:	f7ff ff8a 	bl	8015e2c <L_shift>
 8015f18:	4544      	cmp	r4, r8
 8015f1a:	d928      	bls.n	8015f6e <__hexnan+0xf6>
 8015f1c:	4643      	mov	r3, r8
 8015f1e:	f854 2b04 	ldr.w	r2, [r4], #4
 8015f22:	f843 2b04 	str.w	r2, [r3], #4
 8015f26:	42a6      	cmp	r6, r4
 8015f28:	d2f9      	bcs.n	8015f1e <__hexnan+0xa6>
 8015f2a:	2200      	movs	r2, #0
 8015f2c:	f843 2b04 	str.w	r2, [r3], #4
 8015f30:	429e      	cmp	r6, r3
 8015f32:	d2fb      	bcs.n	8015f2c <__hexnan+0xb4>
 8015f34:	6833      	ldr	r3, [r6, #0]
 8015f36:	b91b      	cbnz	r3, 8015f40 <__hexnan+0xc8>
 8015f38:	4546      	cmp	r6, r8
 8015f3a:	d127      	bne.n	8015f8c <__hexnan+0x114>
 8015f3c:	2301      	movs	r3, #1
 8015f3e:	6033      	str	r3, [r6, #0]
 8015f40:	2005      	movs	r0, #5
 8015f42:	e026      	b.n	8015f92 <__hexnan+0x11a>
 8015f44:	3501      	adds	r5, #1
 8015f46:	2d08      	cmp	r5, #8
 8015f48:	f10b 0b01 	add.w	fp, fp, #1
 8015f4c:	dd06      	ble.n	8015f5c <__hexnan+0xe4>
 8015f4e:	4544      	cmp	r4, r8
 8015f50:	d9cf      	bls.n	8015ef2 <__hexnan+0x7a>
 8015f52:	2300      	movs	r3, #0
 8015f54:	f844 3c04 	str.w	r3, [r4, #-4]
 8015f58:	2501      	movs	r5, #1
 8015f5a:	3c04      	subs	r4, #4
 8015f5c:	6822      	ldr	r2, [r4, #0]
 8015f5e:	f000 000f 	and.w	r0, r0, #15
 8015f62:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015f66:	6020      	str	r0, [r4, #0]
 8015f68:	e7c3      	b.n	8015ef2 <__hexnan+0x7a>
 8015f6a:	2508      	movs	r5, #8
 8015f6c:	e7c1      	b.n	8015ef2 <__hexnan+0x7a>
 8015f6e:	9b01      	ldr	r3, [sp, #4]
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d0df      	beq.n	8015f34 <__hexnan+0xbc>
 8015f74:	f04f 32ff 	mov.w	r2, #4294967295
 8015f78:	f1c3 0320 	rsb	r3, r3, #32
 8015f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8015f80:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8015f84:	401a      	ands	r2, r3
 8015f86:	f847 2c04 	str.w	r2, [r7, #-4]
 8015f8a:	e7d3      	b.n	8015f34 <__hexnan+0xbc>
 8015f8c:	3e04      	subs	r6, #4
 8015f8e:	e7d1      	b.n	8015f34 <__hexnan+0xbc>
 8015f90:	2004      	movs	r0, #4
 8015f92:	b007      	add	sp, #28
 8015f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015f98 <__locale_ctype_ptr_l>:
 8015f98:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015f9c:	4770      	bx	lr
	...

08015fa0 <__locale_ctype_ptr>:
 8015fa0:	4b04      	ldr	r3, [pc, #16]	; (8015fb4 <__locale_ctype_ptr+0x14>)
 8015fa2:	4a05      	ldr	r2, [pc, #20]	; (8015fb8 <__locale_ctype_ptr+0x18>)
 8015fa4:	681b      	ldr	r3, [r3, #0]
 8015fa6:	6a1b      	ldr	r3, [r3, #32]
 8015fa8:	2b00      	cmp	r3, #0
 8015faa:	bf08      	it	eq
 8015fac:	4613      	moveq	r3, r2
 8015fae:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8015fb2:	4770      	bx	lr
 8015fb4:	2000000c 	.word	0x2000000c
 8015fb8:	20000070 	.word	0x20000070

08015fbc <__localeconv_l>:
 8015fbc:	30f0      	adds	r0, #240	; 0xf0
 8015fbe:	4770      	bx	lr

08015fc0 <_localeconv_r>:
 8015fc0:	4b04      	ldr	r3, [pc, #16]	; (8015fd4 <_localeconv_r+0x14>)
 8015fc2:	681b      	ldr	r3, [r3, #0]
 8015fc4:	6a18      	ldr	r0, [r3, #32]
 8015fc6:	4b04      	ldr	r3, [pc, #16]	; (8015fd8 <_localeconv_r+0x18>)
 8015fc8:	2800      	cmp	r0, #0
 8015fca:	bf08      	it	eq
 8015fcc:	4618      	moveq	r0, r3
 8015fce:	30f0      	adds	r0, #240	; 0xf0
 8015fd0:	4770      	bx	lr
 8015fd2:	bf00      	nop
 8015fd4:	2000000c 	.word	0x2000000c
 8015fd8:	20000070 	.word	0x20000070

08015fdc <_lseek_r>:
 8015fdc:	b538      	push	{r3, r4, r5, lr}
 8015fde:	4c07      	ldr	r4, [pc, #28]	; (8015ffc <_lseek_r+0x20>)
 8015fe0:	4605      	mov	r5, r0
 8015fe2:	4608      	mov	r0, r1
 8015fe4:	4611      	mov	r1, r2
 8015fe6:	2200      	movs	r2, #0
 8015fe8:	6022      	str	r2, [r4, #0]
 8015fea:	461a      	mov	r2, r3
 8015fec:	f7ef fbfa 	bl	80057e4 <_lseek>
 8015ff0:	1c43      	adds	r3, r0, #1
 8015ff2:	d102      	bne.n	8015ffa <_lseek_r+0x1e>
 8015ff4:	6823      	ldr	r3, [r4, #0]
 8015ff6:	b103      	cbz	r3, 8015ffa <_lseek_r+0x1e>
 8015ff8:	602b      	str	r3, [r5, #0]
 8015ffa:	bd38      	pop	{r3, r4, r5, pc}
 8015ffc:	20023eb0 	.word	0x20023eb0

08016000 <__swhatbuf_r>:
 8016000:	b570      	push	{r4, r5, r6, lr}
 8016002:	460e      	mov	r6, r1
 8016004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016008:	2900      	cmp	r1, #0
 801600a:	b096      	sub	sp, #88	; 0x58
 801600c:	4614      	mov	r4, r2
 801600e:	461d      	mov	r5, r3
 8016010:	da07      	bge.n	8016022 <__swhatbuf_r+0x22>
 8016012:	2300      	movs	r3, #0
 8016014:	602b      	str	r3, [r5, #0]
 8016016:	89b3      	ldrh	r3, [r6, #12]
 8016018:	061a      	lsls	r2, r3, #24
 801601a:	d410      	bmi.n	801603e <__swhatbuf_r+0x3e>
 801601c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016020:	e00e      	b.n	8016040 <__swhatbuf_r+0x40>
 8016022:	466a      	mov	r2, sp
 8016024:	f001 fc2e 	bl	8017884 <_fstat_r>
 8016028:	2800      	cmp	r0, #0
 801602a:	dbf2      	blt.n	8016012 <__swhatbuf_r+0x12>
 801602c:	9a01      	ldr	r2, [sp, #4]
 801602e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016032:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016036:	425a      	negs	r2, r3
 8016038:	415a      	adcs	r2, r3
 801603a:	602a      	str	r2, [r5, #0]
 801603c:	e7ee      	b.n	801601c <__swhatbuf_r+0x1c>
 801603e:	2340      	movs	r3, #64	; 0x40
 8016040:	2000      	movs	r0, #0
 8016042:	6023      	str	r3, [r4, #0]
 8016044:	b016      	add	sp, #88	; 0x58
 8016046:	bd70      	pop	{r4, r5, r6, pc}

08016048 <__smakebuf_r>:
 8016048:	898b      	ldrh	r3, [r1, #12]
 801604a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801604c:	079d      	lsls	r5, r3, #30
 801604e:	4606      	mov	r6, r0
 8016050:	460c      	mov	r4, r1
 8016052:	d507      	bpl.n	8016064 <__smakebuf_r+0x1c>
 8016054:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016058:	6023      	str	r3, [r4, #0]
 801605a:	6123      	str	r3, [r4, #16]
 801605c:	2301      	movs	r3, #1
 801605e:	6163      	str	r3, [r4, #20]
 8016060:	b002      	add	sp, #8
 8016062:	bd70      	pop	{r4, r5, r6, pc}
 8016064:	ab01      	add	r3, sp, #4
 8016066:	466a      	mov	r2, sp
 8016068:	f7ff ffca 	bl	8016000 <__swhatbuf_r>
 801606c:	9900      	ldr	r1, [sp, #0]
 801606e:	4605      	mov	r5, r0
 8016070:	4630      	mov	r0, r6
 8016072:	f000 fca9 	bl	80169c8 <_malloc_r>
 8016076:	b948      	cbnz	r0, 801608c <__smakebuf_r+0x44>
 8016078:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801607c:	059a      	lsls	r2, r3, #22
 801607e:	d4ef      	bmi.n	8016060 <__smakebuf_r+0x18>
 8016080:	f023 0303 	bic.w	r3, r3, #3
 8016084:	f043 0302 	orr.w	r3, r3, #2
 8016088:	81a3      	strh	r3, [r4, #12]
 801608a:	e7e3      	b.n	8016054 <__smakebuf_r+0xc>
 801608c:	4b0d      	ldr	r3, [pc, #52]	; (80160c4 <__smakebuf_r+0x7c>)
 801608e:	62b3      	str	r3, [r6, #40]	; 0x28
 8016090:	89a3      	ldrh	r3, [r4, #12]
 8016092:	6020      	str	r0, [r4, #0]
 8016094:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016098:	81a3      	strh	r3, [r4, #12]
 801609a:	9b00      	ldr	r3, [sp, #0]
 801609c:	6163      	str	r3, [r4, #20]
 801609e:	9b01      	ldr	r3, [sp, #4]
 80160a0:	6120      	str	r0, [r4, #16]
 80160a2:	b15b      	cbz	r3, 80160bc <__smakebuf_r+0x74>
 80160a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80160a8:	4630      	mov	r0, r6
 80160aa:	f001 fbfd 	bl	80178a8 <_isatty_r>
 80160ae:	b128      	cbz	r0, 80160bc <__smakebuf_r+0x74>
 80160b0:	89a3      	ldrh	r3, [r4, #12]
 80160b2:	f023 0303 	bic.w	r3, r3, #3
 80160b6:	f043 0301 	orr.w	r3, r3, #1
 80160ba:	81a3      	strh	r3, [r4, #12]
 80160bc:	89a3      	ldrh	r3, [r4, #12]
 80160be:	431d      	orrs	r5, r3
 80160c0:	81a5      	strh	r5, [r4, #12]
 80160c2:	e7cd      	b.n	8016060 <__smakebuf_r+0x18>
 80160c4:	08015801 	.word	0x08015801

080160c8 <malloc>:
 80160c8:	4b02      	ldr	r3, [pc, #8]	; (80160d4 <malloc+0xc>)
 80160ca:	4601      	mov	r1, r0
 80160cc:	6818      	ldr	r0, [r3, #0]
 80160ce:	f000 bc7b 	b.w	80169c8 <_malloc_r>
 80160d2:	bf00      	nop
 80160d4:	2000000c 	.word	0x2000000c

080160d8 <__ascii_mbtowc>:
 80160d8:	b082      	sub	sp, #8
 80160da:	b901      	cbnz	r1, 80160de <__ascii_mbtowc+0x6>
 80160dc:	a901      	add	r1, sp, #4
 80160de:	b142      	cbz	r2, 80160f2 <__ascii_mbtowc+0x1a>
 80160e0:	b14b      	cbz	r3, 80160f6 <__ascii_mbtowc+0x1e>
 80160e2:	7813      	ldrb	r3, [r2, #0]
 80160e4:	600b      	str	r3, [r1, #0]
 80160e6:	7812      	ldrb	r2, [r2, #0]
 80160e8:	1c10      	adds	r0, r2, #0
 80160ea:	bf18      	it	ne
 80160ec:	2001      	movne	r0, #1
 80160ee:	b002      	add	sp, #8
 80160f0:	4770      	bx	lr
 80160f2:	4610      	mov	r0, r2
 80160f4:	e7fb      	b.n	80160ee <__ascii_mbtowc+0x16>
 80160f6:	f06f 0001 	mvn.w	r0, #1
 80160fa:	e7f8      	b.n	80160ee <__ascii_mbtowc+0x16>

080160fc <memcpy>:
 80160fc:	b510      	push	{r4, lr}
 80160fe:	1e43      	subs	r3, r0, #1
 8016100:	440a      	add	r2, r1
 8016102:	4291      	cmp	r1, r2
 8016104:	d100      	bne.n	8016108 <memcpy+0xc>
 8016106:	bd10      	pop	{r4, pc}
 8016108:	f811 4b01 	ldrb.w	r4, [r1], #1
 801610c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016110:	e7f7      	b.n	8016102 <memcpy+0x6>

08016112 <_Balloc>:
 8016112:	b570      	push	{r4, r5, r6, lr}
 8016114:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016116:	4604      	mov	r4, r0
 8016118:	460e      	mov	r6, r1
 801611a:	b93d      	cbnz	r5, 801612c <_Balloc+0x1a>
 801611c:	2010      	movs	r0, #16
 801611e:	f7ff ffd3 	bl	80160c8 <malloc>
 8016122:	6260      	str	r0, [r4, #36]	; 0x24
 8016124:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016128:	6005      	str	r5, [r0, #0]
 801612a:	60c5      	str	r5, [r0, #12]
 801612c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801612e:	68eb      	ldr	r3, [r5, #12]
 8016130:	b183      	cbz	r3, 8016154 <_Balloc+0x42>
 8016132:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016134:	68db      	ldr	r3, [r3, #12]
 8016136:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801613a:	b9b8      	cbnz	r0, 801616c <_Balloc+0x5a>
 801613c:	2101      	movs	r1, #1
 801613e:	fa01 f506 	lsl.w	r5, r1, r6
 8016142:	1d6a      	adds	r2, r5, #5
 8016144:	0092      	lsls	r2, r2, #2
 8016146:	4620      	mov	r0, r4
 8016148:	f000 fbe1 	bl	801690e <_calloc_r>
 801614c:	b160      	cbz	r0, 8016168 <_Balloc+0x56>
 801614e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8016152:	e00e      	b.n	8016172 <_Balloc+0x60>
 8016154:	2221      	movs	r2, #33	; 0x21
 8016156:	2104      	movs	r1, #4
 8016158:	4620      	mov	r0, r4
 801615a:	f000 fbd8 	bl	801690e <_calloc_r>
 801615e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016160:	60e8      	str	r0, [r5, #12]
 8016162:	68db      	ldr	r3, [r3, #12]
 8016164:	2b00      	cmp	r3, #0
 8016166:	d1e4      	bne.n	8016132 <_Balloc+0x20>
 8016168:	2000      	movs	r0, #0
 801616a:	bd70      	pop	{r4, r5, r6, pc}
 801616c:	6802      	ldr	r2, [r0, #0]
 801616e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8016172:	2300      	movs	r3, #0
 8016174:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016178:	e7f7      	b.n	801616a <_Balloc+0x58>

0801617a <_Bfree>:
 801617a:	b570      	push	{r4, r5, r6, lr}
 801617c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801617e:	4606      	mov	r6, r0
 8016180:	460d      	mov	r5, r1
 8016182:	b93c      	cbnz	r4, 8016194 <_Bfree+0x1a>
 8016184:	2010      	movs	r0, #16
 8016186:	f7ff ff9f 	bl	80160c8 <malloc>
 801618a:	6270      	str	r0, [r6, #36]	; 0x24
 801618c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016190:	6004      	str	r4, [r0, #0]
 8016192:	60c4      	str	r4, [r0, #12]
 8016194:	b13d      	cbz	r5, 80161a6 <_Bfree+0x2c>
 8016196:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8016198:	686a      	ldr	r2, [r5, #4]
 801619a:	68db      	ldr	r3, [r3, #12]
 801619c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80161a0:	6029      	str	r1, [r5, #0]
 80161a2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80161a6:	bd70      	pop	{r4, r5, r6, pc}

080161a8 <__multadd>:
 80161a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80161ac:	690d      	ldr	r5, [r1, #16]
 80161ae:	461f      	mov	r7, r3
 80161b0:	4606      	mov	r6, r0
 80161b2:	460c      	mov	r4, r1
 80161b4:	f101 0c14 	add.w	ip, r1, #20
 80161b8:	2300      	movs	r3, #0
 80161ba:	f8dc 0000 	ldr.w	r0, [ip]
 80161be:	b281      	uxth	r1, r0
 80161c0:	fb02 7101 	mla	r1, r2, r1, r7
 80161c4:	0c0f      	lsrs	r7, r1, #16
 80161c6:	0c00      	lsrs	r0, r0, #16
 80161c8:	fb02 7000 	mla	r0, r2, r0, r7
 80161cc:	b289      	uxth	r1, r1
 80161ce:	3301      	adds	r3, #1
 80161d0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80161d4:	429d      	cmp	r5, r3
 80161d6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80161da:	f84c 1b04 	str.w	r1, [ip], #4
 80161de:	dcec      	bgt.n	80161ba <__multadd+0x12>
 80161e0:	b1d7      	cbz	r7, 8016218 <__multadd+0x70>
 80161e2:	68a3      	ldr	r3, [r4, #8]
 80161e4:	42ab      	cmp	r3, r5
 80161e6:	dc12      	bgt.n	801620e <__multadd+0x66>
 80161e8:	6861      	ldr	r1, [r4, #4]
 80161ea:	4630      	mov	r0, r6
 80161ec:	3101      	adds	r1, #1
 80161ee:	f7ff ff90 	bl	8016112 <_Balloc>
 80161f2:	6922      	ldr	r2, [r4, #16]
 80161f4:	3202      	adds	r2, #2
 80161f6:	f104 010c 	add.w	r1, r4, #12
 80161fa:	4680      	mov	r8, r0
 80161fc:	0092      	lsls	r2, r2, #2
 80161fe:	300c      	adds	r0, #12
 8016200:	f7ff ff7c 	bl	80160fc <memcpy>
 8016204:	4621      	mov	r1, r4
 8016206:	4630      	mov	r0, r6
 8016208:	f7ff ffb7 	bl	801617a <_Bfree>
 801620c:	4644      	mov	r4, r8
 801620e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016212:	3501      	adds	r5, #1
 8016214:	615f      	str	r7, [r3, #20]
 8016216:	6125      	str	r5, [r4, #16]
 8016218:	4620      	mov	r0, r4
 801621a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801621e <__s2b>:
 801621e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016222:	460c      	mov	r4, r1
 8016224:	4615      	mov	r5, r2
 8016226:	461f      	mov	r7, r3
 8016228:	2209      	movs	r2, #9
 801622a:	3308      	adds	r3, #8
 801622c:	4606      	mov	r6, r0
 801622e:	fb93 f3f2 	sdiv	r3, r3, r2
 8016232:	2100      	movs	r1, #0
 8016234:	2201      	movs	r2, #1
 8016236:	429a      	cmp	r2, r3
 8016238:	db20      	blt.n	801627c <__s2b+0x5e>
 801623a:	4630      	mov	r0, r6
 801623c:	f7ff ff69 	bl	8016112 <_Balloc>
 8016240:	9b08      	ldr	r3, [sp, #32]
 8016242:	6143      	str	r3, [r0, #20]
 8016244:	2d09      	cmp	r5, #9
 8016246:	f04f 0301 	mov.w	r3, #1
 801624a:	6103      	str	r3, [r0, #16]
 801624c:	dd19      	ble.n	8016282 <__s2b+0x64>
 801624e:	f104 0809 	add.w	r8, r4, #9
 8016252:	46c1      	mov	r9, r8
 8016254:	442c      	add	r4, r5
 8016256:	f819 3b01 	ldrb.w	r3, [r9], #1
 801625a:	4601      	mov	r1, r0
 801625c:	3b30      	subs	r3, #48	; 0x30
 801625e:	220a      	movs	r2, #10
 8016260:	4630      	mov	r0, r6
 8016262:	f7ff ffa1 	bl	80161a8 <__multadd>
 8016266:	45a1      	cmp	r9, r4
 8016268:	d1f5      	bne.n	8016256 <__s2b+0x38>
 801626a:	eb08 0405 	add.w	r4, r8, r5
 801626e:	3c08      	subs	r4, #8
 8016270:	1b2d      	subs	r5, r5, r4
 8016272:	1963      	adds	r3, r4, r5
 8016274:	42bb      	cmp	r3, r7
 8016276:	db07      	blt.n	8016288 <__s2b+0x6a>
 8016278:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801627c:	0052      	lsls	r2, r2, #1
 801627e:	3101      	adds	r1, #1
 8016280:	e7d9      	b.n	8016236 <__s2b+0x18>
 8016282:	340a      	adds	r4, #10
 8016284:	2509      	movs	r5, #9
 8016286:	e7f3      	b.n	8016270 <__s2b+0x52>
 8016288:	f814 3b01 	ldrb.w	r3, [r4], #1
 801628c:	4601      	mov	r1, r0
 801628e:	3b30      	subs	r3, #48	; 0x30
 8016290:	220a      	movs	r2, #10
 8016292:	4630      	mov	r0, r6
 8016294:	f7ff ff88 	bl	80161a8 <__multadd>
 8016298:	e7eb      	b.n	8016272 <__s2b+0x54>

0801629a <__hi0bits>:
 801629a:	0c02      	lsrs	r2, r0, #16
 801629c:	0412      	lsls	r2, r2, #16
 801629e:	4603      	mov	r3, r0
 80162a0:	b9b2      	cbnz	r2, 80162d0 <__hi0bits+0x36>
 80162a2:	0403      	lsls	r3, r0, #16
 80162a4:	2010      	movs	r0, #16
 80162a6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80162aa:	bf04      	itt	eq
 80162ac:	021b      	lsleq	r3, r3, #8
 80162ae:	3008      	addeq	r0, #8
 80162b0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80162b4:	bf04      	itt	eq
 80162b6:	011b      	lsleq	r3, r3, #4
 80162b8:	3004      	addeq	r0, #4
 80162ba:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80162be:	bf04      	itt	eq
 80162c0:	009b      	lsleq	r3, r3, #2
 80162c2:	3002      	addeq	r0, #2
 80162c4:	2b00      	cmp	r3, #0
 80162c6:	db06      	blt.n	80162d6 <__hi0bits+0x3c>
 80162c8:	005b      	lsls	r3, r3, #1
 80162ca:	d503      	bpl.n	80162d4 <__hi0bits+0x3a>
 80162cc:	3001      	adds	r0, #1
 80162ce:	4770      	bx	lr
 80162d0:	2000      	movs	r0, #0
 80162d2:	e7e8      	b.n	80162a6 <__hi0bits+0xc>
 80162d4:	2020      	movs	r0, #32
 80162d6:	4770      	bx	lr

080162d8 <__lo0bits>:
 80162d8:	6803      	ldr	r3, [r0, #0]
 80162da:	f013 0207 	ands.w	r2, r3, #7
 80162de:	4601      	mov	r1, r0
 80162e0:	d00b      	beq.n	80162fa <__lo0bits+0x22>
 80162e2:	07da      	lsls	r2, r3, #31
 80162e4:	d423      	bmi.n	801632e <__lo0bits+0x56>
 80162e6:	0798      	lsls	r0, r3, #30
 80162e8:	bf49      	itett	mi
 80162ea:	085b      	lsrmi	r3, r3, #1
 80162ec:	089b      	lsrpl	r3, r3, #2
 80162ee:	2001      	movmi	r0, #1
 80162f0:	600b      	strmi	r3, [r1, #0]
 80162f2:	bf5c      	itt	pl
 80162f4:	600b      	strpl	r3, [r1, #0]
 80162f6:	2002      	movpl	r0, #2
 80162f8:	4770      	bx	lr
 80162fa:	b298      	uxth	r0, r3
 80162fc:	b9a8      	cbnz	r0, 801632a <__lo0bits+0x52>
 80162fe:	0c1b      	lsrs	r3, r3, #16
 8016300:	2010      	movs	r0, #16
 8016302:	f013 0fff 	tst.w	r3, #255	; 0xff
 8016306:	bf04      	itt	eq
 8016308:	0a1b      	lsreq	r3, r3, #8
 801630a:	3008      	addeq	r0, #8
 801630c:	071a      	lsls	r2, r3, #28
 801630e:	bf04      	itt	eq
 8016310:	091b      	lsreq	r3, r3, #4
 8016312:	3004      	addeq	r0, #4
 8016314:	079a      	lsls	r2, r3, #30
 8016316:	bf04      	itt	eq
 8016318:	089b      	lsreq	r3, r3, #2
 801631a:	3002      	addeq	r0, #2
 801631c:	07da      	lsls	r2, r3, #31
 801631e:	d402      	bmi.n	8016326 <__lo0bits+0x4e>
 8016320:	085b      	lsrs	r3, r3, #1
 8016322:	d006      	beq.n	8016332 <__lo0bits+0x5a>
 8016324:	3001      	adds	r0, #1
 8016326:	600b      	str	r3, [r1, #0]
 8016328:	4770      	bx	lr
 801632a:	4610      	mov	r0, r2
 801632c:	e7e9      	b.n	8016302 <__lo0bits+0x2a>
 801632e:	2000      	movs	r0, #0
 8016330:	4770      	bx	lr
 8016332:	2020      	movs	r0, #32
 8016334:	4770      	bx	lr

08016336 <__i2b>:
 8016336:	b510      	push	{r4, lr}
 8016338:	460c      	mov	r4, r1
 801633a:	2101      	movs	r1, #1
 801633c:	f7ff fee9 	bl	8016112 <_Balloc>
 8016340:	2201      	movs	r2, #1
 8016342:	6144      	str	r4, [r0, #20]
 8016344:	6102      	str	r2, [r0, #16]
 8016346:	bd10      	pop	{r4, pc}

08016348 <__multiply>:
 8016348:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801634c:	4614      	mov	r4, r2
 801634e:	690a      	ldr	r2, [r1, #16]
 8016350:	6923      	ldr	r3, [r4, #16]
 8016352:	429a      	cmp	r2, r3
 8016354:	bfb8      	it	lt
 8016356:	460b      	movlt	r3, r1
 8016358:	4688      	mov	r8, r1
 801635a:	bfbc      	itt	lt
 801635c:	46a0      	movlt	r8, r4
 801635e:	461c      	movlt	r4, r3
 8016360:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016364:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8016368:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801636c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016370:	eb07 0609 	add.w	r6, r7, r9
 8016374:	42b3      	cmp	r3, r6
 8016376:	bfb8      	it	lt
 8016378:	3101      	addlt	r1, #1
 801637a:	f7ff feca 	bl	8016112 <_Balloc>
 801637e:	f100 0514 	add.w	r5, r0, #20
 8016382:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016386:	462b      	mov	r3, r5
 8016388:	2200      	movs	r2, #0
 801638a:	4573      	cmp	r3, lr
 801638c:	d316      	bcc.n	80163bc <__multiply+0x74>
 801638e:	f104 0214 	add.w	r2, r4, #20
 8016392:	f108 0114 	add.w	r1, r8, #20
 8016396:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801639a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801639e:	9300      	str	r3, [sp, #0]
 80163a0:	9b00      	ldr	r3, [sp, #0]
 80163a2:	9201      	str	r2, [sp, #4]
 80163a4:	4293      	cmp	r3, r2
 80163a6:	d80c      	bhi.n	80163c2 <__multiply+0x7a>
 80163a8:	2e00      	cmp	r6, #0
 80163aa:	dd03      	ble.n	80163b4 <__multiply+0x6c>
 80163ac:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	d05d      	beq.n	8016470 <__multiply+0x128>
 80163b4:	6106      	str	r6, [r0, #16]
 80163b6:	b003      	add	sp, #12
 80163b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163bc:	f843 2b04 	str.w	r2, [r3], #4
 80163c0:	e7e3      	b.n	801638a <__multiply+0x42>
 80163c2:	f8b2 b000 	ldrh.w	fp, [r2]
 80163c6:	f1bb 0f00 	cmp.w	fp, #0
 80163ca:	d023      	beq.n	8016414 <__multiply+0xcc>
 80163cc:	4689      	mov	r9, r1
 80163ce:	46ac      	mov	ip, r5
 80163d0:	f04f 0800 	mov.w	r8, #0
 80163d4:	f859 4b04 	ldr.w	r4, [r9], #4
 80163d8:	f8dc a000 	ldr.w	sl, [ip]
 80163dc:	b2a3      	uxth	r3, r4
 80163de:	fa1f fa8a 	uxth.w	sl, sl
 80163e2:	fb0b a303 	mla	r3, fp, r3, sl
 80163e6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80163ea:	f8dc 4000 	ldr.w	r4, [ip]
 80163ee:	4443      	add	r3, r8
 80163f0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80163f4:	fb0b 840a 	mla	r4, fp, sl, r8
 80163f8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80163fc:	46e2      	mov	sl, ip
 80163fe:	b29b      	uxth	r3, r3
 8016400:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016404:	454f      	cmp	r7, r9
 8016406:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801640a:	f84a 3b04 	str.w	r3, [sl], #4
 801640e:	d82b      	bhi.n	8016468 <__multiply+0x120>
 8016410:	f8cc 8004 	str.w	r8, [ip, #4]
 8016414:	9b01      	ldr	r3, [sp, #4]
 8016416:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801641a:	3204      	adds	r2, #4
 801641c:	f1ba 0f00 	cmp.w	sl, #0
 8016420:	d020      	beq.n	8016464 <__multiply+0x11c>
 8016422:	682b      	ldr	r3, [r5, #0]
 8016424:	4689      	mov	r9, r1
 8016426:	46a8      	mov	r8, r5
 8016428:	f04f 0b00 	mov.w	fp, #0
 801642c:	f8b9 c000 	ldrh.w	ip, [r9]
 8016430:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8016434:	fb0a 440c 	mla	r4, sl, ip, r4
 8016438:	445c      	add	r4, fp
 801643a:	46c4      	mov	ip, r8
 801643c:	b29b      	uxth	r3, r3
 801643e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016442:	f84c 3b04 	str.w	r3, [ip], #4
 8016446:	f859 3b04 	ldr.w	r3, [r9], #4
 801644a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801644e:	0c1b      	lsrs	r3, r3, #16
 8016450:	fb0a b303 	mla	r3, sl, r3, fp
 8016454:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8016458:	454f      	cmp	r7, r9
 801645a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801645e:	d805      	bhi.n	801646c <__multiply+0x124>
 8016460:	f8c8 3004 	str.w	r3, [r8, #4]
 8016464:	3504      	adds	r5, #4
 8016466:	e79b      	b.n	80163a0 <__multiply+0x58>
 8016468:	46d4      	mov	ip, sl
 801646a:	e7b3      	b.n	80163d4 <__multiply+0x8c>
 801646c:	46e0      	mov	r8, ip
 801646e:	e7dd      	b.n	801642c <__multiply+0xe4>
 8016470:	3e01      	subs	r6, #1
 8016472:	e799      	b.n	80163a8 <__multiply+0x60>

08016474 <__pow5mult>:
 8016474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016478:	4615      	mov	r5, r2
 801647a:	f012 0203 	ands.w	r2, r2, #3
 801647e:	4606      	mov	r6, r0
 8016480:	460f      	mov	r7, r1
 8016482:	d007      	beq.n	8016494 <__pow5mult+0x20>
 8016484:	3a01      	subs	r2, #1
 8016486:	4c21      	ldr	r4, [pc, #132]	; (801650c <__pow5mult+0x98>)
 8016488:	2300      	movs	r3, #0
 801648a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801648e:	f7ff fe8b 	bl	80161a8 <__multadd>
 8016492:	4607      	mov	r7, r0
 8016494:	10ad      	asrs	r5, r5, #2
 8016496:	d035      	beq.n	8016504 <__pow5mult+0x90>
 8016498:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801649a:	b93c      	cbnz	r4, 80164ac <__pow5mult+0x38>
 801649c:	2010      	movs	r0, #16
 801649e:	f7ff fe13 	bl	80160c8 <malloc>
 80164a2:	6270      	str	r0, [r6, #36]	; 0x24
 80164a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80164a8:	6004      	str	r4, [r0, #0]
 80164aa:	60c4      	str	r4, [r0, #12]
 80164ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80164b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80164b4:	b94c      	cbnz	r4, 80164ca <__pow5mult+0x56>
 80164b6:	f240 2171 	movw	r1, #625	; 0x271
 80164ba:	4630      	mov	r0, r6
 80164bc:	f7ff ff3b 	bl	8016336 <__i2b>
 80164c0:	2300      	movs	r3, #0
 80164c2:	f8c8 0008 	str.w	r0, [r8, #8]
 80164c6:	4604      	mov	r4, r0
 80164c8:	6003      	str	r3, [r0, #0]
 80164ca:	f04f 0800 	mov.w	r8, #0
 80164ce:	07eb      	lsls	r3, r5, #31
 80164d0:	d50a      	bpl.n	80164e8 <__pow5mult+0x74>
 80164d2:	4639      	mov	r1, r7
 80164d4:	4622      	mov	r2, r4
 80164d6:	4630      	mov	r0, r6
 80164d8:	f7ff ff36 	bl	8016348 <__multiply>
 80164dc:	4639      	mov	r1, r7
 80164de:	4681      	mov	r9, r0
 80164e0:	4630      	mov	r0, r6
 80164e2:	f7ff fe4a 	bl	801617a <_Bfree>
 80164e6:	464f      	mov	r7, r9
 80164e8:	106d      	asrs	r5, r5, #1
 80164ea:	d00b      	beq.n	8016504 <__pow5mult+0x90>
 80164ec:	6820      	ldr	r0, [r4, #0]
 80164ee:	b938      	cbnz	r0, 8016500 <__pow5mult+0x8c>
 80164f0:	4622      	mov	r2, r4
 80164f2:	4621      	mov	r1, r4
 80164f4:	4630      	mov	r0, r6
 80164f6:	f7ff ff27 	bl	8016348 <__multiply>
 80164fa:	6020      	str	r0, [r4, #0]
 80164fc:	f8c0 8000 	str.w	r8, [r0]
 8016500:	4604      	mov	r4, r0
 8016502:	e7e4      	b.n	80164ce <__pow5mult+0x5a>
 8016504:	4638      	mov	r0, r7
 8016506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801650a:	bf00      	nop
 801650c:	080183d8 	.word	0x080183d8

08016510 <__lshift>:
 8016510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016514:	460c      	mov	r4, r1
 8016516:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801651a:	6923      	ldr	r3, [r4, #16]
 801651c:	6849      	ldr	r1, [r1, #4]
 801651e:	eb0a 0903 	add.w	r9, sl, r3
 8016522:	68a3      	ldr	r3, [r4, #8]
 8016524:	4607      	mov	r7, r0
 8016526:	4616      	mov	r6, r2
 8016528:	f109 0501 	add.w	r5, r9, #1
 801652c:	42ab      	cmp	r3, r5
 801652e:	db32      	blt.n	8016596 <__lshift+0x86>
 8016530:	4638      	mov	r0, r7
 8016532:	f7ff fdee 	bl	8016112 <_Balloc>
 8016536:	2300      	movs	r3, #0
 8016538:	4680      	mov	r8, r0
 801653a:	f100 0114 	add.w	r1, r0, #20
 801653e:	461a      	mov	r2, r3
 8016540:	4553      	cmp	r3, sl
 8016542:	db2b      	blt.n	801659c <__lshift+0x8c>
 8016544:	6920      	ldr	r0, [r4, #16]
 8016546:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801654a:	f104 0314 	add.w	r3, r4, #20
 801654e:	f016 021f 	ands.w	r2, r6, #31
 8016552:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016556:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801655a:	d025      	beq.n	80165a8 <__lshift+0x98>
 801655c:	f1c2 0e20 	rsb	lr, r2, #32
 8016560:	2000      	movs	r0, #0
 8016562:	681e      	ldr	r6, [r3, #0]
 8016564:	468a      	mov	sl, r1
 8016566:	4096      	lsls	r6, r2
 8016568:	4330      	orrs	r0, r6
 801656a:	f84a 0b04 	str.w	r0, [sl], #4
 801656e:	f853 0b04 	ldr.w	r0, [r3], #4
 8016572:	459c      	cmp	ip, r3
 8016574:	fa20 f00e 	lsr.w	r0, r0, lr
 8016578:	d814      	bhi.n	80165a4 <__lshift+0x94>
 801657a:	6048      	str	r0, [r1, #4]
 801657c:	b108      	cbz	r0, 8016582 <__lshift+0x72>
 801657e:	f109 0502 	add.w	r5, r9, #2
 8016582:	3d01      	subs	r5, #1
 8016584:	4638      	mov	r0, r7
 8016586:	f8c8 5010 	str.w	r5, [r8, #16]
 801658a:	4621      	mov	r1, r4
 801658c:	f7ff fdf5 	bl	801617a <_Bfree>
 8016590:	4640      	mov	r0, r8
 8016592:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016596:	3101      	adds	r1, #1
 8016598:	005b      	lsls	r3, r3, #1
 801659a:	e7c7      	b.n	801652c <__lshift+0x1c>
 801659c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80165a0:	3301      	adds	r3, #1
 80165a2:	e7cd      	b.n	8016540 <__lshift+0x30>
 80165a4:	4651      	mov	r1, sl
 80165a6:	e7dc      	b.n	8016562 <__lshift+0x52>
 80165a8:	3904      	subs	r1, #4
 80165aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80165ae:	f841 2f04 	str.w	r2, [r1, #4]!
 80165b2:	459c      	cmp	ip, r3
 80165b4:	d8f9      	bhi.n	80165aa <__lshift+0x9a>
 80165b6:	e7e4      	b.n	8016582 <__lshift+0x72>

080165b8 <__mcmp>:
 80165b8:	6903      	ldr	r3, [r0, #16]
 80165ba:	690a      	ldr	r2, [r1, #16]
 80165bc:	1a9b      	subs	r3, r3, r2
 80165be:	b530      	push	{r4, r5, lr}
 80165c0:	d10c      	bne.n	80165dc <__mcmp+0x24>
 80165c2:	0092      	lsls	r2, r2, #2
 80165c4:	3014      	adds	r0, #20
 80165c6:	3114      	adds	r1, #20
 80165c8:	1884      	adds	r4, r0, r2
 80165ca:	4411      	add	r1, r2
 80165cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80165d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80165d4:	4295      	cmp	r5, r2
 80165d6:	d003      	beq.n	80165e0 <__mcmp+0x28>
 80165d8:	d305      	bcc.n	80165e6 <__mcmp+0x2e>
 80165da:	2301      	movs	r3, #1
 80165dc:	4618      	mov	r0, r3
 80165de:	bd30      	pop	{r4, r5, pc}
 80165e0:	42a0      	cmp	r0, r4
 80165e2:	d3f3      	bcc.n	80165cc <__mcmp+0x14>
 80165e4:	e7fa      	b.n	80165dc <__mcmp+0x24>
 80165e6:	f04f 33ff 	mov.w	r3, #4294967295
 80165ea:	e7f7      	b.n	80165dc <__mcmp+0x24>

080165ec <__mdiff>:
 80165ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80165f0:	460d      	mov	r5, r1
 80165f2:	4607      	mov	r7, r0
 80165f4:	4611      	mov	r1, r2
 80165f6:	4628      	mov	r0, r5
 80165f8:	4614      	mov	r4, r2
 80165fa:	f7ff ffdd 	bl	80165b8 <__mcmp>
 80165fe:	1e06      	subs	r6, r0, #0
 8016600:	d108      	bne.n	8016614 <__mdiff+0x28>
 8016602:	4631      	mov	r1, r6
 8016604:	4638      	mov	r0, r7
 8016606:	f7ff fd84 	bl	8016112 <_Balloc>
 801660a:	2301      	movs	r3, #1
 801660c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8016610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016614:	bfa4      	itt	ge
 8016616:	4623      	movge	r3, r4
 8016618:	462c      	movge	r4, r5
 801661a:	4638      	mov	r0, r7
 801661c:	6861      	ldr	r1, [r4, #4]
 801661e:	bfa6      	itte	ge
 8016620:	461d      	movge	r5, r3
 8016622:	2600      	movge	r6, #0
 8016624:	2601      	movlt	r6, #1
 8016626:	f7ff fd74 	bl	8016112 <_Balloc>
 801662a:	692b      	ldr	r3, [r5, #16]
 801662c:	60c6      	str	r6, [r0, #12]
 801662e:	6926      	ldr	r6, [r4, #16]
 8016630:	f105 0914 	add.w	r9, r5, #20
 8016634:	f104 0214 	add.w	r2, r4, #20
 8016638:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801663c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016640:	f100 0514 	add.w	r5, r0, #20
 8016644:	f04f 0e00 	mov.w	lr, #0
 8016648:	f852 ab04 	ldr.w	sl, [r2], #4
 801664c:	f859 4b04 	ldr.w	r4, [r9], #4
 8016650:	fa1e f18a 	uxtah	r1, lr, sl
 8016654:	b2a3      	uxth	r3, r4
 8016656:	1ac9      	subs	r1, r1, r3
 8016658:	0c23      	lsrs	r3, r4, #16
 801665a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801665e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016662:	b289      	uxth	r1, r1
 8016664:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8016668:	45c8      	cmp	r8, r9
 801666a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801666e:	4694      	mov	ip, r2
 8016670:	f845 3b04 	str.w	r3, [r5], #4
 8016674:	d8e8      	bhi.n	8016648 <__mdiff+0x5c>
 8016676:	45bc      	cmp	ip, r7
 8016678:	d304      	bcc.n	8016684 <__mdiff+0x98>
 801667a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801667e:	b183      	cbz	r3, 80166a2 <__mdiff+0xb6>
 8016680:	6106      	str	r6, [r0, #16]
 8016682:	e7c5      	b.n	8016610 <__mdiff+0x24>
 8016684:	f85c 1b04 	ldr.w	r1, [ip], #4
 8016688:	fa1e f381 	uxtah	r3, lr, r1
 801668c:	141a      	asrs	r2, r3, #16
 801668e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016692:	b29b      	uxth	r3, r3
 8016694:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016698:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801669c:	f845 3b04 	str.w	r3, [r5], #4
 80166a0:	e7e9      	b.n	8016676 <__mdiff+0x8a>
 80166a2:	3e01      	subs	r6, #1
 80166a4:	e7e9      	b.n	801667a <__mdiff+0x8e>
	...

080166a8 <__ulp>:
 80166a8:	4b12      	ldr	r3, [pc, #72]	; (80166f4 <__ulp+0x4c>)
 80166aa:	ee10 2a90 	vmov	r2, s1
 80166ae:	401a      	ands	r2, r3
 80166b0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80166b4:	2b00      	cmp	r3, #0
 80166b6:	dd04      	ble.n	80166c2 <__ulp+0x1a>
 80166b8:	2000      	movs	r0, #0
 80166ba:	4619      	mov	r1, r3
 80166bc:	ec41 0b10 	vmov	d0, r0, r1
 80166c0:	4770      	bx	lr
 80166c2:	425b      	negs	r3, r3
 80166c4:	151b      	asrs	r3, r3, #20
 80166c6:	2b13      	cmp	r3, #19
 80166c8:	f04f 0000 	mov.w	r0, #0
 80166cc:	f04f 0100 	mov.w	r1, #0
 80166d0:	dc04      	bgt.n	80166dc <__ulp+0x34>
 80166d2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80166d6:	fa42 f103 	asr.w	r1, r2, r3
 80166da:	e7ef      	b.n	80166bc <__ulp+0x14>
 80166dc:	3b14      	subs	r3, #20
 80166de:	2b1e      	cmp	r3, #30
 80166e0:	f04f 0201 	mov.w	r2, #1
 80166e4:	bfda      	itte	le
 80166e6:	f1c3 031f 	rsble	r3, r3, #31
 80166ea:	fa02 f303 	lslle.w	r3, r2, r3
 80166ee:	4613      	movgt	r3, r2
 80166f0:	4618      	mov	r0, r3
 80166f2:	e7e3      	b.n	80166bc <__ulp+0x14>
 80166f4:	7ff00000 	.word	0x7ff00000

080166f8 <__b2d>:
 80166f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80166fa:	6905      	ldr	r5, [r0, #16]
 80166fc:	f100 0714 	add.w	r7, r0, #20
 8016700:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8016704:	1f2e      	subs	r6, r5, #4
 8016706:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801670a:	4620      	mov	r0, r4
 801670c:	f7ff fdc5 	bl	801629a <__hi0bits>
 8016710:	f1c0 0320 	rsb	r3, r0, #32
 8016714:	280a      	cmp	r0, #10
 8016716:	600b      	str	r3, [r1, #0]
 8016718:	f8df c074 	ldr.w	ip, [pc, #116]	; 8016790 <__b2d+0x98>
 801671c:	dc14      	bgt.n	8016748 <__b2d+0x50>
 801671e:	f1c0 0e0b 	rsb	lr, r0, #11
 8016722:	fa24 f10e 	lsr.w	r1, r4, lr
 8016726:	42b7      	cmp	r7, r6
 8016728:	ea41 030c 	orr.w	r3, r1, ip
 801672c:	bf34      	ite	cc
 801672e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016732:	2100      	movcs	r1, #0
 8016734:	3015      	adds	r0, #21
 8016736:	fa04 f000 	lsl.w	r0, r4, r0
 801673a:	fa21 f10e 	lsr.w	r1, r1, lr
 801673e:	ea40 0201 	orr.w	r2, r0, r1
 8016742:	ec43 2b10 	vmov	d0, r2, r3
 8016746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016748:	42b7      	cmp	r7, r6
 801674a:	bf3a      	itte	cc
 801674c:	f1a5 0608 	subcc.w	r6, r5, #8
 8016750:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016754:	2100      	movcs	r1, #0
 8016756:	380b      	subs	r0, #11
 8016758:	d015      	beq.n	8016786 <__b2d+0x8e>
 801675a:	4084      	lsls	r4, r0
 801675c:	f1c0 0520 	rsb	r5, r0, #32
 8016760:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8016764:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8016768:	42be      	cmp	r6, r7
 801676a:	fa21 fc05 	lsr.w	ip, r1, r5
 801676e:	ea44 030c 	orr.w	r3, r4, ip
 8016772:	bf8c      	ite	hi
 8016774:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8016778:	2400      	movls	r4, #0
 801677a:	fa01 f000 	lsl.w	r0, r1, r0
 801677e:	40ec      	lsrs	r4, r5
 8016780:	ea40 0204 	orr.w	r2, r0, r4
 8016784:	e7dd      	b.n	8016742 <__b2d+0x4a>
 8016786:	ea44 030c 	orr.w	r3, r4, ip
 801678a:	460a      	mov	r2, r1
 801678c:	e7d9      	b.n	8016742 <__b2d+0x4a>
 801678e:	bf00      	nop
 8016790:	3ff00000 	.word	0x3ff00000

08016794 <__d2b>:
 8016794:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016798:	460e      	mov	r6, r1
 801679a:	2101      	movs	r1, #1
 801679c:	ec59 8b10 	vmov	r8, r9, d0
 80167a0:	4615      	mov	r5, r2
 80167a2:	f7ff fcb6 	bl	8016112 <_Balloc>
 80167a6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80167aa:	4607      	mov	r7, r0
 80167ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80167b0:	bb34      	cbnz	r4, 8016800 <__d2b+0x6c>
 80167b2:	9301      	str	r3, [sp, #4]
 80167b4:	f1b8 0300 	subs.w	r3, r8, #0
 80167b8:	d027      	beq.n	801680a <__d2b+0x76>
 80167ba:	a802      	add	r0, sp, #8
 80167bc:	f840 3d08 	str.w	r3, [r0, #-8]!
 80167c0:	f7ff fd8a 	bl	80162d8 <__lo0bits>
 80167c4:	9900      	ldr	r1, [sp, #0]
 80167c6:	b1f0      	cbz	r0, 8016806 <__d2b+0x72>
 80167c8:	9a01      	ldr	r2, [sp, #4]
 80167ca:	f1c0 0320 	rsb	r3, r0, #32
 80167ce:	fa02 f303 	lsl.w	r3, r2, r3
 80167d2:	430b      	orrs	r3, r1
 80167d4:	40c2      	lsrs	r2, r0
 80167d6:	617b      	str	r3, [r7, #20]
 80167d8:	9201      	str	r2, [sp, #4]
 80167da:	9b01      	ldr	r3, [sp, #4]
 80167dc:	61bb      	str	r3, [r7, #24]
 80167de:	2b00      	cmp	r3, #0
 80167e0:	bf14      	ite	ne
 80167e2:	2102      	movne	r1, #2
 80167e4:	2101      	moveq	r1, #1
 80167e6:	6139      	str	r1, [r7, #16]
 80167e8:	b1c4      	cbz	r4, 801681c <__d2b+0x88>
 80167ea:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80167ee:	4404      	add	r4, r0
 80167f0:	6034      	str	r4, [r6, #0]
 80167f2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80167f6:	6028      	str	r0, [r5, #0]
 80167f8:	4638      	mov	r0, r7
 80167fa:	b003      	add	sp, #12
 80167fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016800:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016804:	e7d5      	b.n	80167b2 <__d2b+0x1e>
 8016806:	6179      	str	r1, [r7, #20]
 8016808:	e7e7      	b.n	80167da <__d2b+0x46>
 801680a:	a801      	add	r0, sp, #4
 801680c:	f7ff fd64 	bl	80162d8 <__lo0bits>
 8016810:	9b01      	ldr	r3, [sp, #4]
 8016812:	617b      	str	r3, [r7, #20]
 8016814:	2101      	movs	r1, #1
 8016816:	6139      	str	r1, [r7, #16]
 8016818:	3020      	adds	r0, #32
 801681a:	e7e5      	b.n	80167e8 <__d2b+0x54>
 801681c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8016820:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016824:	6030      	str	r0, [r6, #0]
 8016826:	6918      	ldr	r0, [r3, #16]
 8016828:	f7ff fd37 	bl	801629a <__hi0bits>
 801682c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8016830:	e7e1      	b.n	80167f6 <__d2b+0x62>

08016832 <__ratio>:
 8016832:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016836:	4688      	mov	r8, r1
 8016838:	4669      	mov	r1, sp
 801683a:	4681      	mov	r9, r0
 801683c:	f7ff ff5c 	bl	80166f8 <__b2d>
 8016840:	a901      	add	r1, sp, #4
 8016842:	4640      	mov	r0, r8
 8016844:	ec57 6b10 	vmov	r6, r7, d0
 8016848:	f7ff ff56 	bl	80166f8 <__b2d>
 801684c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016850:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016854:	eba3 0c02 	sub.w	ip, r3, r2
 8016858:	e9dd 3200 	ldrd	r3, r2, [sp]
 801685c:	1a9b      	subs	r3, r3, r2
 801685e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8016862:	ec5b ab10 	vmov	sl, fp, d0
 8016866:	2b00      	cmp	r3, #0
 8016868:	bfce      	itee	gt
 801686a:	463a      	movgt	r2, r7
 801686c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016870:	465a      	movle	r2, fp
 8016872:	4659      	mov	r1, fp
 8016874:	463d      	mov	r5, r7
 8016876:	bfd4      	ite	le
 8016878:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 801687c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8016880:	4630      	mov	r0, r6
 8016882:	ee10 2a10 	vmov	r2, s0
 8016886:	460b      	mov	r3, r1
 8016888:	4629      	mov	r1, r5
 801688a:	f7e9 fff7 	bl	800087c <__aeabi_ddiv>
 801688e:	ec41 0b10 	vmov	d0, r0, r1
 8016892:	b003      	add	sp, #12
 8016894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016898 <__copybits>:
 8016898:	3901      	subs	r1, #1
 801689a:	b510      	push	{r4, lr}
 801689c:	1149      	asrs	r1, r1, #5
 801689e:	6914      	ldr	r4, [r2, #16]
 80168a0:	3101      	adds	r1, #1
 80168a2:	f102 0314 	add.w	r3, r2, #20
 80168a6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80168aa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80168ae:	42a3      	cmp	r3, r4
 80168b0:	4602      	mov	r2, r0
 80168b2:	d303      	bcc.n	80168bc <__copybits+0x24>
 80168b4:	2300      	movs	r3, #0
 80168b6:	428a      	cmp	r2, r1
 80168b8:	d305      	bcc.n	80168c6 <__copybits+0x2e>
 80168ba:	bd10      	pop	{r4, pc}
 80168bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80168c0:	f840 2b04 	str.w	r2, [r0], #4
 80168c4:	e7f3      	b.n	80168ae <__copybits+0x16>
 80168c6:	f842 3b04 	str.w	r3, [r2], #4
 80168ca:	e7f4      	b.n	80168b6 <__copybits+0x1e>

080168cc <__any_on>:
 80168cc:	f100 0214 	add.w	r2, r0, #20
 80168d0:	6900      	ldr	r0, [r0, #16]
 80168d2:	114b      	asrs	r3, r1, #5
 80168d4:	4298      	cmp	r0, r3
 80168d6:	b510      	push	{r4, lr}
 80168d8:	db11      	blt.n	80168fe <__any_on+0x32>
 80168da:	dd0a      	ble.n	80168f2 <__any_on+0x26>
 80168dc:	f011 011f 	ands.w	r1, r1, #31
 80168e0:	d007      	beq.n	80168f2 <__any_on+0x26>
 80168e2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80168e6:	fa24 f001 	lsr.w	r0, r4, r1
 80168ea:	fa00 f101 	lsl.w	r1, r0, r1
 80168ee:	428c      	cmp	r4, r1
 80168f0:	d10b      	bne.n	801690a <__any_on+0x3e>
 80168f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80168f6:	4293      	cmp	r3, r2
 80168f8:	d803      	bhi.n	8016902 <__any_on+0x36>
 80168fa:	2000      	movs	r0, #0
 80168fc:	bd10      	pop	{r4, pc}
 80168fe:	4603      	mov	r3, r0
 8016900:	e7f7      	b.n	80168f2 <__any_on+0x26>
 8016902:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016906:	2900      	cmp	r1, #0
 8016908:	d0f5      	beq.n	80168f6 <__any_on+0x2a>
 801690a:	2001      	movs	r0, #1
 801690c:	e7f6      	b.n	80168fc <__any_on+0x30>

0801690e <_calloc_r>:
 801690e:	b538      	push	{r3, r4, r5, lr}
 8016910:	fb02 f401 	mul.w	r4, r2, r1
 8016914:	4621      	mov	r1, r4
 8016916:	f000 f857 	bl	80169c8 <_malloc_r>
 801691a:	4605      	mov	r5, r0
 801691c:	b118      	cbz	r0, 8016926 <_calloc_r+0x18>
 801691e:	4622      	mov	r2, r4
 8016920:	2100      	movs	r1, #0
 8016922:	f7fc f8fd 	bl	8012b20 <memset>
 8016926:	4628      	mov	r0, r5
 8016928:	bd38      	pop	{r3, r4, r5, pc}
	...

0801692c <_free_r>:
 801692c:	b538      	push	{r3, r4, r5, lr}
 801692e:	4605      	mov	r5, r0
 8016930:	2900      	cmp	r1, #0
 8016932:	d045      	beq.n	80169c0 <_free_r+0x94>
 8016934:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016938:	1f0c      	subs	r4, r1, #4
 801693a:	2b00      	cmp	r3, #0
 801693c:	bfb8      	it	lt
 801693e:	18e4      	addlt	r4, r4, r3
 8016940:	f000 ffdb 	bl	80178fa <__malloc_lock>
 8016944:	4a1f      	ldr	r2, [pc, #124]	; (80169c4 <_free_r+0x98>)
 8016946:	6813      	ldr	r3, [r2, #0]
 8016948:	4610      	mov	r0, r2
 801694a:	b933      	cbnz	r3, 801695a <_free_r+0x2e>
 801694c:	6063      	str	r3, [r4, #4]
 801694e:	6014      	str	r4, [r2, #0]
 8016950:	4628      	mov	r0, r5
 8016952:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016956:	f000 bfd1 	b.w	80178fc <__malloc_unlock>
 801695a:	42a3      	cmp	r3, r4
 801695c:	d90c      	bls.n	8016978 <_free_r+0x4c>
 801695e:	6821      	ldr	r1, [r4, #0]
 8016960:	1862      	adds	r2, r4, r1
 8016962:	4293      	cmp	r3, r2
 8016964:	bf04      	itt	eq
 8016966:	681a      	ldreq	r2, [r3, #0]
 8016968:	685b      	ldreq	r3, [r3, #4]
 801696a:	6063      	str	r3, [r4, #4]
 801696c:	bf04      	itt	eq
 801696e:	1852      	addeq	r2, r2, r1
 8016970:	6022      	streq	r2, [r4, #0]
 8016972:	6004      	str	r4, [r0, #0]
 8016974:	e7ec      	b.n	8016950 <_free_r+0x24>
 8016976:	4613      	mov	r3, r2
 8016978:	685a      	ldr	r2, [r3, #4]
 801697a:	b10a      	cbz	r2, 8016980 <_free_r+0x54>
 801697c:	42a2      	cmp	r2, r4
 801697e:	d9fa      	bls.n	8016976 <_free_r+0x4a>
 8016980:	6819      	ldr	r1, [r3, #0]
 8016982:	1858      	adds	r0, r3, r1
 8016984:	42a0      	cmp	r0, r4
 8016986:	d10b      	bne.n	80169a0 <_free_r+0x74>
 8016988:	6820      	ldr	r0, [r4, #0]
 801698a:	4401      	add	r1, r0
 801698c:	1858      	adds	r0, r3, r1
 801698e:	4282      	cmp	r2, r0
 8016990:	6019      	str	r1, [r3, #0]
 8016992:	d1dd      	bne.n	8016950 <_free_r+0x24>
 8016994:	6810      	ldr	r0, [r2, #0]
 8016996:	6852      	ldr	r2, [r2, #4]
 8016998:	605a      	str	r2, [r3, #4]
 801699a:	4401      	add	r1, r0
 801699c:	6019      	str	r1, [r3, #0]
 801699e:	e7d7      	b.n	8016950 <_free_r+0x24>
 80169a0:	d902      	bls.n	80169a8 <_free_r+0x7c>
 80169a2:	230c      	movs	r3, #12
 80169a4:	602b      	str	r3, [r5, #0]
 80169a6:	e7d3      	b.n	8016950 <_free_r+0x24>
 80169a8:	6820      	ldr	r0, [r4, #0]
 80169aa:	1821      	adds	r1, r4, r0
 80169ac:	428a      	cmp	r2, r1
 80169ae:	bf04      	itt	eq
 80169b0:	6811      	ldreq	r1, [r2, #0]
 80169b2:	6852      	ldreq	r2, [r2, #4]
 80169b4:	6062      	str	r2, [r4, #4]
 80169b6:	bf04      	itt	eq
 80169b8:	1809      	addeq	r1, r1, r0
 80169ba:	6021      	streq	r1, [r4, #0]
 80169bc:	605c      	str	r4, [r3, #4]
 80169be:	e7c7      	b.n	8016950 <_free_r+0x24>
 80169c0:	bd38      	pop	{r3, r4, r5, pc}
 80169c2:	bf00      	nop
 80169c4:	2001f50c 	.word	0x2001f50c

080169c8 <_malloc_r>:
 80169c8:	b570      	push	{r4, r5, r6, lr}
 80169ca:	1ccd      	adds	r5, r1, #3
 80169cc:	f025 0503 	bic.w	r5, r5, #3
 80169d0:	3508      	adds	r5, #8
 80169d2:	2d0c      	cmp	r5, #12
 80169d4:	bf38      	it	cc
 80169d6:	250c      	movcc	r5, #12
 80169d8:	2d00      	cmp	r5, #0
 80169da:	4606      	mov	r6, r0
 80169dc:	db01      	blt.n	80169e2 <_malloc_r+0x1a>
 80169de:	42a9      	cmp	r1, r5
 80169e0:	d903      	bls.n	80169ea <_malloc_r+0x22>
 80169e2:	230c      	movs	r3, #12
 80169e4:	6033      	str	r3, [r6, #0]
 80169e6:	2000      	movs	r0, #0
 80169e8:	bd70      	pop	{r4, r5, r6, pc}
 80169ea:	f000 ff86 	bl	80178fa <__malloc_lock>
 80169ee:	4a21      	ldr	r2, [pc, #132]	; (8016a74 <_malloc_r+0xac>)
 80169f0:	6814      	ldr	r4, [r2, #0]
 80169f2:	4621      	mov	r1, r4
 80169f4:	b991      	cbnz	r1, 8016a1c <_malloc_r+0x54>
 80169f6:	4c20      	ldr	r4, [pc, #128]	; (8016a78 <_malloc_r+0xb0>)
 80169f8:	6823      	ldr	r3, [r4, #0]
 80169fa:	b91b      	cbnz	r3, 8016a04 <_malloc_r+0x3c>
 80169fc:	4630      	mov	r0, r6
 80169fe:	f000 fe19 	bl	8017634 <_sbrk_r>
 8016a02:	6020      	str	r0, [r4, #0]
 8016a04:	4629      	mov	r1, r5
 8016a06:	4630      	mov	r0, r6
 8016a08:	f000 fe14 	bl	8017634 <_sbrk_r>
 8016a0c:	1c43      	adds	r3, r0, #1
 8016a0e:	d124      	bne.n	8016a5a <_malloc_r+0x92>
 8016a10:	230c      	movs	r3, #12
 8016a12:	6033      	str	r3, [r6, #0]
 8016a14:	4630      	mov	r0, r6
 8016a16:	f000 ff71 	bl	80178fc <__malloc_unlock>
 8016a1a:	e7e4      	b.n	80169e6 <_malloc_r+0x1e>
 8016a1c:	680b      	ldr	r3, [r1, #0]
 8016a1e:	1b5b      	subs	r3, r3, r5
 8016a20:	d418      	bmi.n	8016a54 <_malloc_r+0x8c>
 8016a22:	2b0b      	cmp	r3, #11
 8016a24:	d90f      	bls.n	8016a46 <_malloc_r+0x7e>
 8016a26:	600b      	str	r3, [r1, #0]
 8016a28:	50cd      	str	r5, [r1, r3]
 8016a2a:	18cc      	adds	r4, r1, r3
 8016a2c:	4630      	mov	r0, r6
 8016a2e:	f000 ff65 	bl	80178fc <__malloc_unlock>
 8016a32:	f104 000b 	add.w	r0, r4, #11
 8016a36:	1d23      	adds	r3, r4, #4
 8016a38:	f020 0007 	bic.w	r0, r0, #7
 8016a3c:	1ac3      	subs	r3, r0, r3
 8016a3e:	d0d3      	beq.n	80169e8 <_malloc_r+0x20>
 8016a40:	425a      	negs	r2, r3
 8016a42:	50e2      	str	r2, [r4, r3]
 8016a44:	e7d0      	b.n	80169e8 <_malloc_r+0x20>
 8016a46:	428c      	cmp	r4, r1
 8016a48:	684b      	ldr	r3, [r1, #4]
 8016a4a:	bf16      	itet	ne
 8016a4c:	6063      	strne	r3, [r4, #4]
 8016a4e:	6013      	streq	r3, [r2, #0]
 8016a50:	460c      	movne	r4, r1
 8016a52:	e7eb      	b.n	8016a2c <_malloc_r+0x64>
 8016a54:	460c      	mov	r4, r1
 8016a56:	6849      	ldr	r1, [r1, #4]
 8016a58:	e7cc      	b.n	80169f4 <_malloc_r+0x2c>
 8016a5a:	1cc4      	adds	r4, r0, #3
 8016a5c:	f024 0403 	bic.w	r4, r4, #3
 8016a60:	42a0      	cmp	r0, r4
 8016a62:	d005      	beq.n	8016a70 <_malloc_r+0xa8>
 8016a64:	1a21      	subs	r1, r4, r0
 8016a66:	4630      	mov	r0, r6
 8016a68:	f000 fde4 	bl	8017634 <_sbrk_r>
 8016a6c:	3001      	adds	r0, #1
 8016a6e:	d0cf      	beq.n	8016a10 <_malloc_r+0x48>
 8016a70:	6025      	str	r5, [r4, #0]
 8016a72:	e7db      	b.n	8016a2c <_malloc_r+0x64>
 8016a74:	2001f50c 	.word	0x2001f50c
 8016a78:	2001f510 	.word	0x2001f510

08016a7c <__ssputs_r>:
 8016a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016a80:	688e      	ldr	r6, [r1, #8]
 8016a82:	429e      	cmp	r6, r3
 8016a84:	4682      	mov	sl, r0
 8016a86:	460c      	mov	r4, r1
 8016a88:	4690      	mov	r8, r2
 8016a8a:	4699      	mov	r9, r3
 8016a8c:	d837      	bhi.n	8016afe <__ssputs_r+0x82>
 8016a8e:	898a      	ldrh	r2, [r1, #12]
 8016a90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016a94:	d031      	beq.n	8016afa <__ssputs_r+0x7e>
 8016a96:	6825      	ldr	r5, [r4, #0]
 8016a98:	6909      	ldr	r1, [r1, #16]
 8016a9a:	1a6f      	subs	r7, r5, r1
 8016a9c:	6965      	ldr	r5, [r4, #20]
 8016a9e:	2302      	movs	r3, #2
 8016aa0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016aa4:	fb95 f5f3 	sdiv	r5, r5, r3
 8016aa8:	f109 0301 	add.w	r3, r9, #1
 8016aac:	443b      	add	r3, r7
 8016aae:	429d      	cmp	r5, r3
 8016ab0:	bf38      	it	cc
 8016ab2:	461d      	movcc	r5, r3
 8016ab4:	0553      	lsls	r3, r2, #21
 8016ab6:	d530      	bpl.n	8016b1a <__ssputs_r+0x9e>
 8016ab8:	4629      	mov	r1, r5
 8016aba:	f7ff ff85 	bl	80169c8 <_malloc_r>
 8016abe:	4606      	mov	r6, r0
 8016ac0:	b950      	cbnz	r0, 8016ad8 <__ssputs_r+0x5c>
 8016ac2:	230c      	movs	r3, #12
 8016ac4:	f8ca 3000 	str.w	r3, [sl]
 8016ac8:	89a3      	ldrh	r3, [r4, #12]
 8016aca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016ace:	81a3      	strh	r3, [r4, #12]
 8016ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8016ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016ad8:	463a      	mov	r2, r7
 8016ada:	6921      	ldr	r1, [r4, #16]
 8016adc:	f7ff fb0e 	bl	80160fc <memcpy>
 8016ae0:	89a3      	ldrh	r3, [r4, #12]
 8016ae2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016ae6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016aea:	81a3      	strh	r3, [r4, #12]
 8016aec:	6126      	str	r6, [r4, #16]
 8016aee:	6165      	str	r5, [r4, #20]
 8016af0:	443e      	add	r6, r7
 8016af2:	1bed      	subs	r5, r5, r7
 8016af4:	6026      	str	r6, [r4, #0]
 8016af6:	60a5      	str	r5, [r4, #8]
 8016af8:	464e      	mov	r6, r9
 8016afa:	454e      	cmp	r6, r9
 8016afc:	d900      	bls.n	8016b00 <__ssputs_r+0x84>
 8016afe:	464e      	mov	r6, r9
 8016b00:	4632      	mov	r2, r6
 8016b02:	4641      	mov	r1, r8
 8016b04:	6820      	ldr	r0, [r4, #0]
 8016b06:	f000 fedf 	bl	80178c8 <memmove>
 8016b0a:	68a3      	ldr	r3, [r4, #8]
 8016b0c:	1b9b      	subs	r3, r3, r6
 8016b0e:	60a3      	str	r3, [r4, #8]
 8016b10:	6823      	ldr	r3, [r4, #0]
 8016b12:	441e      	add	r6, r3
 8016b14:	6026      	str	r6, [r4, #0]
 8016b16:	2000      	movs	r0, #0
 8016b18:	e7dc      	b.n	8016ad4 <__ssputs_r+0x58>
 8016b1a:	462a      	mov	r2, r5
 8016b1c:	f000 feef 	bl	80178fe <_realloc_r>
 8016b20:	4606      	mov	r6, r0
 8016b22:	2800      	cmp	r0, #0
 8016b24:	d1e2      	bne.n	8016aec <__ssputs_r+0x70>
 8016b26:	6921      	ldr	r1, [r4, #16]
 8016b28:	4650      	mov	r0, sl
 8016b2a:	f7ff feff 	bl	801692c <_free_r>
 8016b2e:	e7c8      	b.n	8016ac2 <__ssputs_r+0x46>

08016b30 <_svfiprintf_r>:
 8016b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b34:	461d      	mov	r5, r3
 8016b36:	898b      	ldrh	r3, [r1, #12]
 8016b38:	061f      	lsls	r7, r3, #24
 8016b3a:	b09d      	sub	sp, #116	; 0x74
 8016b3c:	4680      	mov	r8, r0
 8016b3e:	460c      	mov	r4, r1
 8016b40:	4616      	mov	r6, r2
 8016b42:	d50f      	bpl.n	8016b64 <_svfiprintf_r+0x34>
 8016b44:	690b      	ldr	r3, [r1, #16]
 8016b46:	b96b      	cbnz	r3, 8016b64 <_svfiprintf_r+0x34>
 8016b48:	2140      	movs	r1, #64	; 0x40
 8016b4a:	f7ff ff3d 	bl	80169c8 <_malloc_r>
 8016b4e:	6020      	str	r0, [r4, #0]
 8016b50:	6120      	str	r0, [r4, #16]
 8016b52:	b928      	cbnz	r0, 8016b60 <_svfiprintf_r+0x30>
 8016b54:	230c      	movs	r3, #12
 8016b56:	f8c8 3000 	str.w	r3, [r8]
 8016b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8016b5e:	e0c8      	b.n	8016cf2 <_svfiprintf_r+0x1c2>
 8016b60:	2340      	movs	r3, #64	; 0x40
 8016b62:	6163      	str	r3, [r4, #20]
 8016b64:	2300      	movs	r3, #0
 8016b66:	9309      	str	r3, [sp, #36]	; 0x24
 8016b68:	2320      	movs	r3, #32
 8016b6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016b6e:	2330      	movs	r3, #48	; 0x30
 8016b70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016b74:	9503      	str	r5, [sp, #12]
 8016b76:	f04f 0b01 	mov.w	fp, #1
 8016b7a:	4637      	mov	r7, r6
 8016b7c:	463d      	mov	r5, r7
 8016b7e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016b82:	b10b      	cbz	r3, 8016b88 <_svfiprintf_r+0x58>
 8016b84:	2b25      	cmp	r3, #37	; 0x25
 8016b86:	d13e      	bne.n	8016c06 <_svfiprintf_r+0xd6>
 8016b88:	ebb7 0a06 	subs.w	sl, r7, r6
 8016b8c:	d00b      	beq.n	8016ba6 <_svfiprintf_r+0x76>
 8016b8e:	4653      	mov	r3, sl
 8016b90:	4632      	mov	r2, r6
 8016b92:	4621      	mov	r1, r4
 8016b94:	4640      	mov	r0, r8
 8016b96:	f7ff ff71 	bl	8016a7c <__ssputs_r>
 8016b9a:	3001      	adds	r0, #1
 8016b9c:	f000 80a4 	beq.w	8016ce8 <_svfiprintf_r+0x1b8>
 8016ba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016ba2:	4453      	add	r3, sl
 8016ba4:	9309      	str	r3, [sp, #36]	; 0x24
 8016ba6:	783b      	ldrb	r3, [r7, #0]
 8016ba8:	2b00      	cmp	r3, #0
 8016baa:	f000 809d 	beq.w	8016ce8 <_svfiprintf_r+0x1b8>
 8016bae:	2300      	movs	r3, #0
 8016bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8016bb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016bb8:	9304      	str	r3, [sp, #16]
 8016bba:	9307      	str	r3, [sp, #28]
 8016bbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016bc0:	931a      	str	r3, [sp, #104]	; 0x68
 8016bc2:	462f      	mov	r7, r5
 8016bc4:	2205      	movs	r2, #5
 8016bc6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8016bca:	4850      	ldr	r0, [pc, #320]	; (8016d0c <_svfiprintf_r+0x1dc>)
 8016bcc:	f7e9 fb20 	bl	8000210 <memchr>
 8016bd0:	9b04      	ldr	r3, [sp, #16]
 8016bd2:	b9d0      	cbnz	r0, 8016c0a <_svfiprintf_r+0xda>
 8016bd4:	06d9      	lsls	r1, r3, #27
 8016bd6:	bf44      	itt	mi
 8016bd8:	2220      	movmi	r2, #32
 8016bda:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016bde:	071a      	lsls	r2, r3, #28
 8016be0:	bf44      	itt	mi
 8016be2:	222b      	movmi	r2, #43	; 0x2b
 8016be4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016be8:	782a      	ldrb	r2, [r5, #0]
 8016bea:	2a2a      	cmp	r2, #42	; 0x2a
 8016bec:	d015      	beq.n	8016c1a <_svfiprintf_r+0xea>
 8016bee:	9a07      	ldr	r2, [sp, #28]
 8016bf0:	462f      	mov	r7, r5
 8016bf2:	2000      	movs	r0, #0
 8016bf4:	250a      	movs	r5, #10
 8016bf6:	4639      	mov	r1, r7
 8016bf8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016bfc:	3b30      	subs	r3, #48	; 0x30
 8016bfe:	2b09      	cmp	r3, #9
 8016c00:	d94d      	bls.n	8016c9e <_svfiprintf_r+0x16e>
 8016c02:	b1b8      	cbz	r0, 8016c34 <_svfiprintf_r+0x104>
 8016c04:	e00f      	b.n	8016c26 <_svfiprintf_r+0xf6>
 8016c06:	462f      	mov	r7, r5
 8016c08:	e7b8      	b.n	8016b7c <_svfiprintf_r+0x4c>
 8016c0a:	4a40      	ldr	r2, [pc, #256]	; (8016d0c <_svfiprintf_r+0x1dc>)
 8016c0c:	1a80      	subs	r0, r0, r2
 8016c0e:	fa0b f000 	lsl.w	r0, fp, r0
 8016c12:	4318      	orrs	r0, r3
 8016c14:	9004      	str	r0, [sp, #16]
 8016c16:	463d      	mov	r5, r7
 8016c18:	e7d3      	b.n	8016bc2 <_svfiprintf_r+0x92>
 8016c1a:	9a03      	ldr	r2, [sp, #12]
 8016c1c:	1d11      	adds	r1, r2, #4
 8016c1e:	6812      	ldr	r2, [r2, #0]
 8016c20:	9103      	str	r1, [sp, #12]
 8016c22:	2a00      	cmp	r2, #0
 8016c24:	db01      	blt.n	8016c2a <_svfiprintf_r+0xfa>
 8016c26:	9207      	str	r2, [sp, #28]
 8016c28:	e004      	b.n	8016c34 <_svfiprintf_r+0x104>
 8016c2a:	4252      	negs	r2, r2
 8016c2c:	f043 0302 	orr.w	r3, r3, #2
 8016c30:	9207      	str	r2, [sp, #28]
 8016c32:	9304      	str	r3, [sp, #16]
 8016c34:	783b      	ldrb	r3, [r7, #0]
 8016c36:	2b2e      	cmp	r3, #46	; 0x2e
 8016c38:	d10c      	bne.n	8016c54 <_svfiprintf_r+0x124>
 8016c3a:	787b      	ldrb	r3, [r7, #1]
 8016c3c:	2b2a      	cmp	r3, #42	; 0x2a
 8016c3e:	d133      	bne.n	8016ca8 <_svfiprintf_r+0x178>
 8016c40:	9b03      	ldr	r3, [sp, #12]
 8016c42:	1d1a      	adds	r2, r3, #4
 8016c44:	681b      	ldr	r3, [r3, #0]
 8016c46:	9203      	str	r2, [sp, #12]
 8016c48:	2b00      	cmp	r3, #0
 8016c4a:	bfb8      	it	lt
 8016c4c:	f04f 33ff 	movlt.w	r3, #4294967295
 8016c50:	3702      	adds	r7, #2
 8016c52:	9305      	str	r3, [sp, #20]
 8016c54:	4d2e      	ldr	r5, [pc, #184]	; (8016d10 <_svfiprintf_r+0x1e0>)
 8016c56:	7839      	ldrb	r1, [r7, #0]
 8016c58:	2203      	movs	r2, #3
 8016c5a:	4628      	mov	r0, r5
 8016c5c:	f7e9 fad8 	bl	8000210 <memchr>
 8016c60:	b138      	cbz	r0, 8016c72 <_svfiprintf_r+0x142>
 8016c62:	2340      	movs	r3, #64	; 0x40
 8016c64:	1b40      	subs	r0, r0, r5
 8016c66:	fa03 f000 	lsl.w	r0, r3, r0
 8016c6a:	9b04      	ldr	r3, [sp, #16]
 8016c6c:	4303      	orrs	r3, r0
 8016c6e:	3701      	adds	r7, #1
 8016c70:	9304      	str	r3, [sp, #16]
 8016c72:	7839      	ldrb	r1, [r7, #0]
 8016c74:	4827      	ldr	r0, [pc, #156]	; (8016d14 <_svfiprintf_r+0x1e4>)
 8016c76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016c7a:	2206      	movs	r2, #6
 8016c7c:	1c7e      	adds	r6, r7, #1
 8016c7e:	f7e9 fac7 	bl	8000210 <memchr>
 8016c82:	2800      	cmp	r0, #0
 8016c84:	d038      	beq.n	8016cf8 <_svfiprintf_r+0x1c8>
 8016c86:	4b24      	ldr	r3, [pc, #144]	; (8016d18 <_svfiprintf_r+0x1e8>)
 8016c88:	bb13      	cbnz	r3, 8016cd0 <_svfiprintf_r+0x1a0>
 8016c8a:	9b03      	ldr	r3, [sp, #12]
 8016c8c:	3307      	adds	r3, #7
 8016c8e:	f023 0307 	bic.w	r3, r3, #7
 8016c92:	3308      	adds	r3, #8
 8016c94:	9303      	str	r3, [sp, #12]
 8016c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016c98:	444b      	add	r3, r9
 8016c9a:	9309      	str	r3, [sp, #36]	; 0x24
 8016c9c:	e76d      	b.n	8016b7a <_svfiprintf_r+0x4a>
 8016c9e:	fb05 3202 	mla	r2, r5, r2, r3
 8016ca2:	2001      	movs	r0, #1
 8016ca4:	460f      	mov	r7, r1
 8016ca6:	e7a6      	b.n	8016bf6 <_svfiprintf_r+0xc6>
 8016ca8:	2300      	movs	r3, #0
 8016caa:	3701      	adds	r7, #1
 8016cac:	9305      	str	r3, [sp, #20]
 8016cae:	4619      	mov	r1, r3
 8016cb0:	250a      	movs	r5, #10
 8016cb2:	4638      	mov	r0, r7
 8016cb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016cb8:	3a30      	subs	r2, #48	; 0x30
 8016cba:	2a09      	cmp	r2, #9
 8016cbc:	d903      	bls.n	8016cc6 <_svfiprintf_r+0x196>
 8016cbe:	2b00      	cmp	r3, #0
 8016cc0:	d0c8      	beq.n	8016c54 <_svfiprintf_r+0x124>
 8016cc2:	9105      	str	r1, [sp, #20]
 8016cc4:	e7c6      	b.n	8016c54 <_svfiprintf_r+0x124>
 8016cc6:	fb05 2101 	mla	r1, r5, r1, r2
 8016cca:	2301      	movs	r3, #1
 8016ccc:	4607      	mov	r7, r0
 8016cce:	e7f0      	b.n	8016cb2 <_svfiprintf_r+0x182>
 8016cd0:	ab03      	add	r3, sp, #12
 8016cd2:	9300      	str	r3, [sp, #0]
 8016cd4:	4622      	mov	r2, r4
 8016cd6:	4b11      	ldr	r3, [pc, #68]	; (8016d1c <_svfiprintf_r+0x1ec>)
 8016cd8:	a904      	add	r1, sp, #16
 8016cda:	4640      	mov	r0, r8
 8016cdc:	f7fb ffbc 	bl	8012c58 <_printf_float>
 8016ce0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016ce4:	4681      	mov	r9, r0
 8016ce6:	d1d6      	bne.n	8016c96 <_svfiprintf_r+0x166>
 8016ce8:	89a3      	ldrh	r3, [r4, #12]
 8016cea:	065b      	lsls	r3, r3, #25
 8016cec:	f53f af35 	bmi.w	8016b5a <_svfiprintf_r+0x2a>
 8016cf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016cf2:	b01d      	add	sp, #116	; 0x74
 8016cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016cf8:	ab03      	add	r3, sp, #12
 8016cfa:	9300      	str	r3, [sp, #0]
 8016cfc:	4622      	mov	r2, r4
 8016cfe:	4b07      	ldr	r3, [pc, #28]	; (8016d1c <_svfiprintf_r+0x1ec>)
 8016d00:	a904      	add	r1, sp, #16
 8016d02:	4640      	mov	r0, r8
 8016d04:	f7fc fa5e 	bl	80131c4 <_printf_i>
 8016d08:	e7ea      	b.n	8016ce0 <_svfiprintf_r+0x1b0>
 8016d0a:	bf00      	nop
 8016d0c:	080183e4 	.word	0x080183e4
 8016d10:	080183ea 	.word	0x080183ea
 8016d14:	080183ee 	.word	0x080183ee
 8016d18:	08012c59 	.word	0x08012c59
 8016d1c:	08016a7d 	.word	0x08016a7d

08016d20 <_sungetc_r>:
 8016d20:	b538      	push	{r3, r4, r5, lr}
 8016d22:	1c4b      	adds	r3, r1, #1
 8016d24:	4614      	mov	r4, r2
 8016d26:	d103      	bne.n	8016d30 <_sungetc_r+0x10>
 8016d28:	f04f 35ff 	mov.w	r5, #4294967295
 8016d2c:	4628      	mov	r0, r5
 8016d2e:	bd38      	pop	{r3, r4, r5, pc}
 8016d30:	8993      	ldrh	r3, [r2, #12]
 8016d32:	f023 0320 	bic.w	r3, r3, #32
 8016d36:	8193      	strh	r3, [r2, #12]
 8016d38:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016d3a:	6852      	ldr	r2, [r2, #4]
 8016d3c:	b2cd      	uxtb	r5, r1
 8016d3e:	b18b      	cbz	r3, 8016d64 <_sungetc_r+0x44>
 8016d40:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016d42:	4293      	cmp	r3, r2
 8016d44:	dd08      	ble.n	8016d58 <_sungetc_r+0x38>
 8016d46:	6823      	ldr	r3, [r4, #0]
 8016d48:	1e5a      	subs	r2, r3, #1
 8016d4a:	6022      	str	r2, [r4, #0]
 8016d4c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016d50:	6863      	ldr	r3, [r4, #4]
 8016d52:	3301      	adds	r3, #1
 8016d54:	6063      	str	r3, [r4, #4]
 8016d56:	e7e9      	b.n	8016d2c <_sungetc_r+0xc>
 8016d58:	4621      	mov	r1, r4
 8016d5a:	f000 fd4b 	bl	80177f4 <__submore>
 8016d5e:	2800      	cmp	r0, #0
 8016d60:	d0f1      	beq.n	8016d46 <_sungetc_r+0x26>
 8016d62:	e7e1      	b.n	8016d28 <_sungetc_r+0x8>
 8016d64:	6921      	ldr	r1, [r4, #16]
 8016d66:	6823      	ldr	r3, [r4, #0]
 8016d68:	b151      	cbz	r1, 8016d80 <_sungetc_r+0x60>
 8016d6a:	4299      	cmp	r1, r3
 8016d6c:	d208      	bcs.n	8016d80 <_sungetc_r+0x60>
 8016d6e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016d72:	42a9      	cmp	r1, r5
 8016d74:	d104      	bne.n	8016d80 <_sungetc_r+0x60>
 8016d76:	3b01      	subs	r3, #1
 8016d78:	3201      	adds	r2, #1
 8016d7a:	6023      	str	r3, [r4, #0]
 8016d7c:	6062      	str	r2, [r4, #4]
 8016d7e:	e7d5      	b.n	8016d2c <_sungetc_r+0xc>
 8016d80:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8016d84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016d88:	6363      	str	r3, [r4, #52]	; 0x34
 8016d8a:	2303      	movs	r3, #3
 8016d8c:	63a3      	str	r3, [r4, #56]	; 0x38
 8016d8e:	4623      	mov	r3, r4
 8016d90:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016d94:	6023      	str	r3, [r4, #0]
 8016d96:	2301      	movs	r3, #1
 8016d98:	e7dc      	b.n	8016d54 <_sungetc_r+0x34>

08016d9a <__ssrefill_r>:
 8016d9a:	b510      	push	{r4, lr}
 8016d9c:	460c      	mov	r4, r1
 8016d9e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016da0:	b169      	cbz	r1, 8016dbe <__ssrefill_r+0x24>
 8016da2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016da6:	4299      	cmp	r1, r3
 8016da8:	d001      	beq.n	8016dae <__ssrefill_r+0x14>
 8016daa:	f7ff fdbf 	bl	801692c <_free_r>
 8016dae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016db0:	6063      	str	r3, [r4, #4]
 8016db2:	2000      	movs	r0, #0
 8016db4:	6360      	str	r0, [r4, #52]	; 0x34
 8016db6:	b113      	cbz	r3, 8016dbe <__ssrefill_r+0x24>
 8016db8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016dba:	6023      	str	r3, [r4, #0]
 8016dbc:	bd10      	pop	{r4, pc}
 8016dbe:	6923      	ldr	r3, [r4, #16]
 8016dc0:	6023      	str	r3, [r4, #0]
 8016dc2:	2300      	movs	r3, #0
 8016dc4:	6063      	str	r3, [r4, #4]
 8016dc6:	89a3      	ldrh	r3, [r4, #12]
 8016dc8:	f043 0320 	orr.w	r3, r3, #32
 8016dcc:	81a3      	strh	r3, [r4, #12]
 8016dce:	f04f 30ff 	mov.w	r0, #4294967295
 8016dd2:	e7f3      	b.n	8016dbc <__ssrefill_r+0x22>

08016dd4 <__ssvfiscanf_r>:
 8016dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016dd8:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8016ddc:	460c      	mov	r4, r1
 8016dde:	2100      	movs	r1, #0
 8016de0:	9144      	str	r1, [sp, #272]	; 0x110
 8016de2:	9145      	str	r1, [sp, #276]	; 0x114
 8016de4:	499f      	ldr	r1, [pc, #636]	; (8017064 <__ssvfiscanf_r+0x290>)
 8016de6:	91a0      	str	r1, [sp, #640]	; 0x280
 8016de8:	f10d 0804 	add.w	r8, sp, #4
 8016dec:	499e      	ldr	r1, [pc, #632]	; (8017068 <__ssvfiscanf_r+0x294>)
 8016dee:	f8df 927c 	ldr.w	r9, [pc, #636]	; 801706c <__ssvfiscanf_r+0x298>
 8016df2:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8016df6:	4606      	mov	r6, r0
 8016df8:	4692      	mov	sl, r2
 8016dfa:	91a1      	str	r1, [sp, #644]	; 0x284
 8016dfc:	9300      	str	r3, [sp, #0]
 8016dfe:	270a      	movs	r7, #10
 8016e00:	f89a 3000 	ldrb.w	r3, [sl]
 8016e04:	2b00      	cmp	r3, #0
 8016e06:	f000 812a 	beq.w	801705e <__ssvfiscanf_r+0x28a>
 8016e0a:	4655      	mov	r5, sl
 8016e0c:	f7ff f8c8 	bl	8015fa0 <__locale_ctype_ptr>
 8016e10:	f815 bb01 	ldrb.w	fp, [r5], #1
 8016e14:	4458      	add	r0, fp
 8016e16:	7843      	ldrb	r3, [r0, #1]
 8016e18:	f013 0308 	ands.w	r3, r3, #8
 8016e1c:	d01c      	beq.n	8016e58 <__ssvfiscanf_r+0x84>
 8016e1e:	6863      	ldr	r3, [r4, #4]
 8016e20:	2b00      	cmp	r3, #0
 8016e22:	dd12      	ble.n	8016e4a <__ssvfiscanf_r+0x76>
 8016e24:	f7ff f8bc 	bl	8015fa0 <__locale_ctype_ptr>
 8016e28:	6823      	ldr	r3, [r4, #0]
 8016e2a:	781a      	ldrb	r2, [r3, #0]
 8016e2c:	4410      	add	r0, r2
 8016e2e:	7842      	ldrb	r2, [r0, #1]
 8016e30:	0712      	lsls	r2, r2, #28
 8016e32:	d401      	bmi.n	8016e38 <__ssvfiscanf_r+0x64>
 8016e34:	46aa      	mov	sl, r5
 8016e36:	e7e3      	b.n	8016e00 <__ssvfiscanf_r+0x2c>
 8016e38:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016e3a:	3201      	adds	r2, #1
 8016e3c:	9245      	str	r2, [sp, #276]	; 0x114
 8016e3e:	6862      	ldr	r2, [r4, #4]
 8016e40:	3301      	adds	r3, #1
 8016e42:	3a01      	subs	r2, #1
 8016e44:	6062      	str	r2, [r4, #4]
 8016e46:	6023      	str	r3, [r4, #0]
 8016e48:	e7e9      	b.n	8016e1e <__ssvfiscanf_r+0x4a>
 8016e4a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016e4c:	4621      	mov	r1, r4
 8016e4e:	4630      	mov	r0, r6
 8016e50:	4798      	blx	r3
 8016e52:	2800      	cmp	r0, #0
 8016e54:	d0e6      	beq.n	8016e24 <__ssvfiscanf_r+0x50>
 8016e56:	e7ed      	b.n	8016e34 <__ssvfiscanf_r+0x60>
 8016e58:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8016e5c:	f040 8082 	bne.w	8016f64 <__ssvfiscanf_r+0x190>
 8016e60:	9343      	str	r3, [sp, #268]	; 0x10c
 8016e62:	9341      	str	r3, [sp, #260]	; 0x104
 8016e64:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8016e68:	2b2a      	cmp	r3, #42	; 0x2a
 8016e6a:	d103      	bne.n	8016e74 <__ssvfiscanf_r+0xa0>
 8016e6c:	2310      	movs	r3, #16
 8016e6e:	9341      	str	r3, [sp, #260]	; 0x104
 8016e70:	f10a 0502 	add.w	r5, sl, #2
 8016e74:	46aa      	mov	sl, r5
 8016e76:	f815 1b01 	ldrb.w	r1, [r5], #1
 8016e7a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8016e7e:	2a09      	cmp	r2, #9
 8016e80:	d922      	bls.n	8016ec8 <__ssvfiscanf_r+0xf4>
 8016e82:	2203      	movs	r2, #3
 8016e84:	4879      	ldr	r0, [pc, #484]	; (801706c <__ssvfiscanf_r+0x298>)
 8016e86:	f7e9 f9c3 	bl	8000210 <memchr>
 8016e8a:	b138      	cbz	r0, 8016e9c <__ssvfiscanf_r+0xc8>
 8016e8c:	eba0 0309 	sub.w	r3, r0, r9
 8016e90:	2001      	movs	r0, #1
 8016e92:	4098      	lsls	r0, r3
 8016e94:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016e96:	4318      	orrs	r0, r3
 8016e98:	9041      	str	r0, [sp, #260]	; 0x104
 8016e9a:	46aa      	mov	sl, r5
 8016e9c:	f89a 3000 	ldrb.w	r3, [sl]
 8016ea0:	2b67      	cmp	r3, #103	; 0x67
 8016ea2:	f10a 0501 	add.w	r5, sl, #1
 8016ea6:	d82b      	bhi.n	8016f00 <__ssvfiscanf_r+0x12c>
 8016ea8:	2b65      	cmp	r3, #101	; 0x65
 8016eaa:	f080 809f 	bcs.w	8016fec <__ssvfiscanf_r+0x218>
 8016eae:	2b47      	cmp	r3, #71	; 0x47
 8016eb0:	d810      	bhi.n	8016ed4 <__ssvfiscanf_r+0x100>
 8016eb2:	2b45      	cmp	r3, #69	; 0x45
 8016eb4:	f080 809a 	bcs.w	8016fec <__ssvfiscanf_r+0x218>
 8016eb8:	2b00      	cmp	r3, #0
 8016eba:	d06c      	beq.n	8016f96 <__ssvfiscanf_r+0x1c2>
 8016ebc:	2b25      	cmp	r3, #37	; 0x25
 8016ebe:	d051      	beq.n	8016f64 <__ssvfiscanf_r+0x190>
 8016ec0:	2303      	movs	r3, #3
 8016ec2:	9347      	str	r3, [sp, #284]	; 0x11c
 8016ec4:	9742      	str	r7, [sp, #264]	; 0x108
 8016ec6:	e027      	b.n	8016f18 <__ssvfiscanf_r+0x144>
 8016ec8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8016eca:	fb07 1303 	mla	r3, r7, r3, r1
 8016ece:	3b30      	subs	r3, #48	; 0x30
 8016ed0:	9343      	str	r3, [sp, #268]	; 0x10c
 8016ed2:	e7cf      	b.n	8016e74 <__ssvfiscanf_r+0xa0>
 8016ed4:	2b5b      	cmp	r3, #91	; 0x5b
 8016ed6:	d06a      	beq.n	8016fae <__ssvfiscanf_r+0x1da>
 8016ed8:	d80c      	bhi.n	8016ef4 <__ssvfiscanf_r+0x120>
 8016eda:	2b58      	cmp	r3, #88	; 0x58
 8016edc:	d1f0      	bne.n	8016ec0 <__ssvfiscanf_r+0xec>
 8016ede:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016ee0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016ee4:	9241      	str	r2, [sp, #260]	; 0x104
 8016ee6:	2210      	movs	r2, #16
 8016ee8:	9242      	str	r2, [sp, #264]	; 0x108
 8016eea:	2b6e      	cmp	r3, #110	; 0x6e
 8016eec:	bf8c      	ite	hi
 8016eee:	2304      	movhi	r3, #4
 8016ef0:	2303      	movls	r3, #3
 8016ef2:	e010      	b.n	8016f16 <__ssvfiscanf_r+0x142>
 8016ef4:	2b63      	cmp	r3, #99	; 0x63
 8016ef6:	d065      	beq.n	8016fc4 <__ssvfiscanf_r+0x1f0>
 8016ef8:	2b64      	cmp	r3, #100	; 0x64
 8016efa:	d1e1      	bne.n	8016ec0 <__ssvfiscanf_r+0xec>
 8016efc:	9742      	str	r7, [sp, #264]	; 0x108
 8016efe:	e7f4      	b.n	8016eea <__ssvfiscanf_r+0x116>
 8016f00:	2b70      	cmp	r3, #112	; 0x70
 8016f02:	d04b      	beq.n	8016f9c <__ssvfiscanf_r+0x1c8>
 8016f04:	d826      	bhi.n	8016f54 <__ssvfiscanf_r+0x180>
 8016f06:	2b6e      	cmp	r3, #110	; 0x6e
 8016f08:	d062      	beq.n	8016fd0 <__ssvfiscanf_r+0x1fc>
 8016f0a:	d84c      	bhi.n	8016fa6 <__ssvfiscanf_r+0x1d2>
 8016f0c:	2b69      	cmp	r3, #105	; 0x69
 8016f0e:	d1d7      	bne.n	8016ec0 <__ssvfiscanf_r+0xec>
 8016f10:	2300      	movs	r3, #0
 8016f12:	9342      	str	r3, [sp, #264]	; 0x108
 8016f14:	2303      	movs	r3, #3
 8016f16:	9347      	str	r3, [sp, #284]	; 0x11c
 8016f18:	6863      	ldr	r3, [r4, #4]
 8016f1a:	2b00      	cmp	r3, #0
 8016f1c:	dd68      	ble.n	8016ff0 <__ssvfiscanf_r+0x21c>
 8016f1e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016f20:	0659      	lsls	r1, r3, #25
 8016f22:	d407      	bmi.n	8016f34 <__ssvfiscanf_r+0x160>
 8016f24:	f7ff f83c 	bl	8015fa0 <__locale_ctype_ptr>
 8016f28:	6823      	ldr	r3, [r4, #0]
 8016f2a:	781a      	ldrb	r2, [r3, #0]
 8016f2c:	4410      	add	r0, r2
 8016f2e:	7842      	ldrb	r2, [r0, #1]
 8016f30:	0712      	lsls	r2, r2, #28
 8016f32:	d464      	bmi.n	8016ffe <__ssvfiscanf_r+0x22a>
 8016f34:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8016f36:	2b02      	cmp	r3, #2
 8016f38:	dc73      	bgt.n	8017022 <__ssvfiscanf_r+0x24e>
 8016f3a:	466b      	mov	r3, sp
 8016f3c:	4622      	mov	r2, r4
 8016f3e:	a941      	add	r1, sp, #260	; 0x104
 8016f40:	4630      	mov	r0, r6
 8016f42:	f000 f9d7 	bl	80172f4 <_scanf_chars>
 8016f46:	2801      	cmp	r0, #1
 8016f48:	f000 8089 	beq.w	801705e <__ssvfiscanf_r+0x28a>
 8016f4c:	2802      	cmp	r0, #2
 8016f4e:	f47f af71 	bne.w	8016e34 <__ssvfiscanf_r+0x60>
 8016f52:	e01d      	b.n	8016f90 <__ssvfiscanf_r+0x1bc>
 8016f54:	2b75      	cmp	r3, #117	; 0x75
 8016f56:	d0d1      	beq.n	8016efc <__ssvfiscanf_r+0x128>
 8016f58:	2b78      	cmp	r3, #120	; 0x78
 8016f5a:	d0c0      	beq.n	8016ede <__ssvfiscanf_r+0x10a>
 8016f5c:	2b73      	cmp	r3, #115	; 0x73
 8016f5e:	d1af      	bne.n	8016ec0 <__ssvfiscanf_r+0xec>
 8016f60:	2302      	movs	r3, #2
 8016f62:	e7d8      	b.n	8016f16 <__ssvfiscanf_r+0x142>
 8016f64:	6863      	ldr	r3, [r4, #4]
 8016f66:	2b00      	cmp	r3, #0
 8016f68:	dd0c      	ble.n	8016f84 <__ssvfiscanf_r+0x1b0>
 8016f6a:	6823      	ldr	r3, [r4, #0]
 8016f6c:	781a      	ldrb	r2, [r3, #0]
 8016f6e:	455a      	cmp	r2, fp
 8016f70:	d175      	bne.n	801705e <__ssvfiscanf_r+0x28a>
 8016f72:	3301      	adds	r3, #1
 8016f74:	6862      	ldr	r2, [r4, #4]
 8016f76:	6023      	str	r3, [r4, #0]
 8016f78:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8016f7a:	3a01      	subs	r2, #1
 8016f7c:	3301      	adds	r3, #1
 8016f7e:	6062      	str	r2, [r4, #4]
 8016f80:	9345      	str	r3, [sp, #276]	; 0x114
 8016f82:	e757      	b.n	8016e34 <__ssvfiscanf_r+0x60>
 8016f84:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016f86:	4621      	mov	r1, r4
 8016f88:	4630      	mov	r0, r6
 8016f8a:	4798      	blx	r3
 8016f8c:	2800      	cmp	r0, #0
 8016f8e:	d0ec      	beq.n	8016f6a <__ssvfiscanf_r+0x196>
 8016f90:	9844      	ldr	r0, [sp, #272]	; 0x110
 8016f92:	2800      	cmp	r0, #0
 8016f94:	d159      	bne.n	801704a <__ssvfiscanf_r+0x276>
 8016f96:	f04f 30ff 	mov.w	r0, #4294967295
 8016f9a:	e05c      	b.n	8017056 <__ssvfiscanf_r+0x282>
 8016f9c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016f9e:	f042 0220 	orr.w	r2, r2, #32
 8016fa2:	9241      	str	r2, [sp, #260]	; 0x104
 8016fa4:	e79b      	b.n	8016ede <__ssvfiscanf_r+0x10a>
 8016fa6:	2308      	movs	r3, #8
 8016fa8:	9342      	str	r3, [sp, #264]	; 0x108
 8016faa:	2304      	movs	r3, #4
 8016fac:	e7b3      	b.n	8016f16 <__ssvfiscanf_r+0x142>
 8016fae:	4629      	mov	r1, r5
 8016fb0:	4640      	mov	r0, r8
 8016fb2:	f000 fb4f 	bl	8017654 <__sccl>
 8016fb6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016fb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016fbc:	9341      	str	r3, [sp, #260]	; 0x104
 8016fbe:	4605      	mov	r5, r0
 8016fc0:	2301      	movs	r3, #1
 8016fc2:	e7a8      	b.n	8016f16 <__ssvfiscanf_r+0x142>
 8016fc4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016fc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016fca:	9341      	str	r3, [sp, #260]	; 0x104
 8016fcc:	2300      	movs	r3, #0
 8016fce:	e7a2      	b.n	8016f16 <__ssvfiscanf_r+0x142>
 8016fd0:	9841      	ldr	r0, [sp, #260]	; 0x104
 8016fd2:	06c3      	lsls	r3, r0, #27
 8016fd4:	f53f af2e 	bmi.w	8016e34 <__ssvfiscanf_r+0x60>
 8016fd8:	9b00      	ldr	r3, [sp, #0]
 8016fda:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016fdc:	1d19      	adds	r1, r3, #4
 8016fde:	9100      	str	r1, [sp, #0]
 8016fe0:	681b      	ldr	r3, [r3, #0]
 8016fe2:	07c0      	lsls	r0, r0, #31
 8016fe4:	bf4c      	ite	mi
 8016fe6:	801a      	strhmi	r2, [r3, #0]
 8016fe8:	601a      	strpl	r2, [r3, #0]
 8016fea:	e723      	b.n	8016e34 <__ssvfiscanf_r+0x60>
 8016fec:	2305      	movs	r3, #5
 8016fee:	e792      	b.n	8016f16 <__ssvfiscanf_r+0x142>
 8016ff0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016ff2:	4621      	mov	r1, r4
 8016ff4:	4630      	mov	r0, r6
 8016ff6:	4798      	blx	r3
 8016ff8:	2800      	cmp	r0, #0
 8016ffa:	d090      	beq.n	8016f1e <__ssvfiscanf_r+0x14a>
 8016ffc:	e7c8      	b.n	8016f90 <__ssvfiscanf_r+0x1bc>
 8016ffe:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017000:	3201      	adds	r2, #1
 8017002:	9245      	str	r2, [sp, #276]	; 0x114
 8017004:	6862      	ldr	r2, [r4, #4]
 8017006:	3a01      	subs	r2, #1
 8017008:	2a00      	cmp	r2, #0
 801700a:	6062      	str	r2, [r4, #4]
 801700c:	dd02      	ble.n	8017014 <__ssvfiscanf_r+0x240>
 801700e:	3301      	adds	r3, #1
 8017010:	6023      	str	r3, [r4, #0]
 8017012:	e787      	b.n	8016f24 <__ssvfiscanf_r+0x150>
 8017014:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017016:	4621      	mov	r1, r4
 8017018:	4630      	mov	r0, r6
 801701a:	4798      	blx	r3
 801701c:	2800      	cmp	r0, #0
 801701e:	d081      	beq.n	8016f24 <__ssvfiscanf_r+0x150>
 8017020:	e7b6      	b.n	8016f90 <__ssvfiscanf_r+0x1bc>
 8017022:	2b04      	cmp	r3, #4
 8017024:	dc06      	bgt.n	8017034 <__ssvfiscanf_r+0x260>
 8017026:	466b      	mov	r3, sp
 8017028:	4622      	mov	r2, r4
 801702a:	a941      	add	r1, sp, #260	; 0x104
 801702c:	4630      	mov	r0, r6
 801702e:	f000 f9c5 	bl	80173bc <_scanf_i>
 8017032:	e788      	b.n	8016f46 <__ssvfiscanf_r+0x172>
 8017034:	4b0e      	ldr	r3, [pc, #56]	; (8017070 <__ssvfiscanf_r+0x29c>)
 8017036:	2b00      	cmp	r3, #0
 8017038:	f43f aefc 	beq.w	8016e34 <__ssvfiscanf_r+0x60>
 801703c:	466b      	mov	r3, sp
 801703e:	4622      	mov	r2, r4
 8017040:	a941      	add	r1, sp, #260	; 0x104
 8017042:	4630      	mov	r0, r6
 8017044:	f7fc f9d0 	bl	80133e8 <_scanf_float>
 8017048:	e77d      	b.n	8016f46 <__ssvfiscanf_r+0x172>
 801704a:	89a3      	ldrh	r3, [r4, #12]
 801704c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8017050:	bf18      	it	ne
 8017052:	f04f 30ff 	movne.w	r0, #4294967295
 8017056:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801705a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801705e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8017060:	e7f9      	b.n	8017056 <__ssvfiscanf_r+0x282>
 8017062:	bf00      	nop
 8017064:	08016d21 	.word	0x08016d21
 8017068:	08016d9b 	.word	0x08016d9b
 801706c:	080183ea 	.word	0x080183ea
 8017070:	080133e9 	.word	0x080133e9

08017074 <__sfputc_r>:
 8017074:	6893      	ldr	r3, [r2, #8]
 8017076:	3b01      	subs	r3, #1
 8017078:	2b00      	cmp	r3, #0
 801707a:	b410      	push	{r4}
 801707c:	6093      	str	r3, [r2, #8]
 801707e:	da08      	bge.n	8017092 <__sfputc_r+0x1e>
 8017080:	6994      	ldr	r4, [r2, #24]
 8017082:	42a3      	cmp	r3, r4
 8017084:	db01      	blt.n	801708a <__sfputc_r+0x16>
 8017086:	290a      	cmp	r1, #10
 8017088:	d103      	bne.n	8017092 <__sfputc_r+0x1e>
 801708a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801708e:	f7fd bbbd 	b.w	801480c <__swbuf_r>
 8017092:	6813      	ldr	r3, [r2, #0]
 8017094:	1c58      	adds	r0, r3, #1
 8017096:	6010      	str	r0, [r2, #0]
 8017098:	7019      	strb	r1, [r3, #0]
 801709a:	4608      	mov	r0, r1
 801709c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80170a0:	4770      	bx	lr

080170a2 <__sfputs_r>:
 80170a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170a4:	4606      	mov	r6, r0
 80170a6:	460f      	mov	r7, r1
 80170a8:	4614      	mov	r4, r2
 80170aa:	18d5      	adds	r5, r2, r3
 80170ac:	42ac      	cmp	r4, r5
 80170ae:	d101      	bne.n	80170b4 <__sfputs_r+0x12>
 80170b0:	2000      	movs	r0, #0
 80170b2:	e007      	b.n	80170c4 <__sfputs_r+0x22>
 80170b4:	463a      	mov	r2, r7
 80170b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80170ba:	4630      	mov	r0, r6
 80170bc:	f7ff ffda 	bl	8017074 <__sfputc_r>
 80170c0:	1c43      	adds	r3, r0, #1
 80170c2:	d1f3      	bne.n	80170ac <__sfputs_r+0xa>
 80170c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080170c8 <_vfiprintf_r>:
 80170c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170cc:	460c      	mov	r4, r1
 80170ce:	b09d      	sub	sp, #116	; 0x74
 80170d0:	4617      	mov	r7, r2
 80170d2:	461d      	mov	r5, r3
 80170d4:	4606      	mov	r6, r0
 80170d6:	b118      	cbz	r0, 80170e0 <_vfiprintf_r+0x18>
 80170d8:	6983      	ldr	r3, [r0, #24]
 80170da:	b90b      	cbnz	r3, 80170e0 <_vfiprintf_r+0x18>
 80170dc:	f7fe fbac 	bl	8015838 <__sinit>
 80170e0:	4b7c      	ldr	r3, [pc, #496]	; (80172d4 <_vfiprintf_r+0x20c>)
 80170e2:	429c      	cmp	r4, r3
 80170e4:	d158      	bne.n	8017198 <_vfiprintf_r+0xd0>
 80170e6:	6874      	ldr	r4, [r6, #4]
 80170e8:	89a3      	ldrh	r3, [r4, #12]
 80170ea:	0718      	lsls	r0, r3, #28
 80170ec:	d55e      	bpl.n	80171ac <_vfiprintf_r+0xe4>
 80170ee:	6923      	ldr	r3, [r4, #16]
 80170f0:	2b00      	cmp	r3, #0
 80170f2:	d05b      	beq.n	80171ac <_vfiprintf_r+0xe4>
 80170f4:	2300      	movs	r3, #0
 80170f6:	9309      	str	r3, [sp, #36]	; 0x24
 80170f8:	2320      	movs	r3, #32
 80170fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80170fe:	2330      	movs	r3, #48	; 0x30
 8017100:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017104:	9503      	str	r5, [sp, #12]
 8017106:	f04f 0b01 	mov.w	fp, #1
 801710a:	46b8      	mov	r8, r7
 801710c:	4645      	mov	r5, r8
 801710e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017112:	b10b      	cbz	r3, 8017118 <_vfiprintf_r+0x50>
 8017114:	2b25      	cmp	r3, #37	; 0x25
 8017116:	d154      	bne.n	80171c2 <_vfiprintf_r+0xfa>
 8017118:	ebb8 0a07 	subs.w	sl, r8, r7
 801711c:	d00b      	beq.n	8017136 <_vfiprintf_r+0x6e>
 801711e:	4653      	mov	r3, sl
 8017120:	463a      	mov	r2, r7
 8017122:	4621      	mov	r1, r4
 8017124:	4630      	mov	r0, r6
 8017126:	f7ff ffbc 	bl	80170a2 <__sfputs_r>
 801712a:	3001      	adds	r0, #1
 801712c:	f000 80c2 	beq.w	80172b4 <_vfiprintf_r+0x1ec>
 8017130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017132:	4453      	add	r3, sl
 8017134:	9309      	str	r3, [sp, #36]	; 0x24
 8017136:	f898 3000 	ldrb.w	r3, [r8]
 801713a:	2b00      	cmp	r3, #0
 801713c:	f000 80ba 	beq.w	80172b4 <_vfiprintf_r+0x1ec>
 8017140:	2300      	movs	r3, #0
 8017142:	f04f 32ff 	mov.w	r2, #4294967295
 8017146:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801714a:	9304      	str	r3, [sp, #16]
 801714c:	9307      	str	r3, [sp, #28]
 801714e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017152:	931a      	str	r3, [sp, #104]	; 0x68
 8017154:	46a8      	mov	r8, r5
 8017156:	2205      	movs	r2, #5
 8017158:	f818 1b01 	ldrb.w	r1, [r8], #1
 801715c:	485e      	ldr	r0, [pc, #376]	; (80172d8 <_vfiprintf_r+0x210>)
 801715e:	f7e9 f857 	bl	8000210 <memchr>
 8017162:	9b04      	ldr	r3, [sp, #16]
 8017164:	bb78      	cbnz	r0, 80171c6 <_vfiprintf_r+0xfe>
 8017166:	06d9      	lsls	r1, r3, #27
 8017168:	bf44      	itt	mi
 801716a:	2220      	movmi	r2, #32
 801716c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017170:	071a      	lsls	r2, r3, #28
 8017172:	bf44      	itt	mi
 8017174:	222b      	movmi	r2, #43	; 0x2b
 8017176:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801717a:	782a      	ldrb	r2, [r5, #0]
 801717c:	2a2a      	cmp	r2, #42	; 0x2a
 801717e:	d02a      	beq.n	80171d6 <_vfiprintf_r+0x10e>
 8017180:	9a07      	ldr	r2, [sp, #28]
 8017182:	46a8      	mov	r8, r5
 8017184:	2000      	movs	r0, #0
 8017186:	250a      	movs	r5, #10
 8017188:	4641      	mov	r1, r8
 801718a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801718e:	3b30      	subs	r3, #48	; 0x30
 8017190:	2b09      	cmp	r3, #9
 8017192:	d969      	bls.n	8017268 <_vfiprintf_r+0x1a0>
 8017194:	b360      	cbz	r0, 80171f0 <_vfiprintf_r+0x128>
 8017196:	e024      	b.n	80171e2 <_vfiprintf_r+0x11a>
 8017198:	4b50      	ldr	r3, [pc, #320]	; (80172dc <_vfiprintf_r+0x214>)
 801719a:	429c      	cmp	r4, r3
 801719c:	d101      	bne.n	80171a2 <_vfiprintf_r+0xda>
 801719e:	68b4      	ldr	r4, [r6, #8]
 80171a0:	e7a2      	b.n	80170e8 <_vfiprintf_r+0x20>
 80171a2:	4b4f      	ldr	r3, [pc, #316]	; (80172e0 <_vfiprintf_r+0x218>)
 80171a4:	429c      	cmp	r4, r3
 80171a6:	bf08      	it	eq
 80171a8:	68f4      	ldreq	r4, [r6, #12]
 80171aa:	e79d      	b.n	80170e8 <_vfiprintf_r+0x20>
 80171ac:	4621      	mov	r1, r4
 80171ae:	4630      	mov	r0, r6
 80171b0:	f7fd fb90 	bl	80148d4 <__swsetup_r>
 80171b4:	2800      	cmp	r0, #0
 80171b6:	d09d      	beq.n	80170f4 <_vfiprintf_r+0x2c>
 80171b8:	f04f 30ff 	mov.w	r0, #4294967295
 80171bc:	b01d      	add	sp, #116	; 0x74
 80171be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80171c2:	46a8      	mov	r8, r5
 80171c4:	e7a2      	b.n	801710c <_vfiprintf_r+0x44>
 80171c6:	4a44      	ldr	r2, [pc, #272]	; (80172d8 <_vfiprintf_r+0x210>)
 80171c8:	1a80      	subs	r0, r0, r2
 80171ca:	fa0b f000 	lsl.w	r0, fp, r0
 80171ce:	4318      	orrs	r0, r3
 80171d0:	9004      	str	r0, [sp, #16]
 80171d2:	4645      	mov	r5, r8
 80171d4:	e7be      	b.n	8017154 <_vfiprintf_r+0x8c>
 80171d6:	9a03      	ldr	r2, [sp, #12]
 80171d8:	1d11      	adds	r1, r2, #4
 80171da:	6812      	ldr	r2, [r2, #0]
 80171dc:	9103      	str	r1, [sp, #12]
 80171de:	2a00      	cmp	r2, #0
 80171e0:	db01      	blt.n	80171e6 <_vfiprintf_r+0x11e>
 80171e2:	9207      	str	r2, [sp, #28]
 80171e4:	e004      	b.n	80171f0 <_vfiprintf_r+0x128>
 80171e6:	4252      	negs	r2, r2
 80171e8:	f043 0302 	orr.w	r3, r3, #2
 80171ec:	9207      	str	r2, [sp, #28]
 80171ee:	9304      	str	r3, [sp, #16]
 80171f0:	f898 3000 	ldrb.w	r3, [r8]
 80171f4:	2b2e      	cmp	r3, #46	; 0x2e
 80171f6:	d10e      	bne.n	8017216 <_vfiprintf_r+0x14e>
 80171f8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80171fc:	2b2a      	cmp	r3, #42	; 0x2a
 80171fe:	d138      	bne.n	8017272 <_vfiprintf_r+0x1aa>
 8017200:	9b03      	ldr	r3, [sp, #12]
 8017202:	1d1a      	adds	r2, r3, #4
 8017204:	681b      	ldr	r3, [r3, #0]
 8017206:	9203      	str	r2, [sp, #12]
 8017208:	2b00      	cmp	r3, #0
 801720a:	bfb8      	it	lt
 801720c:	f04f 33ff 	movlt.w	r3, #4294967295
 8017210:	f108 0802 	add.w	r8, r8, #2
 8017214:	9305      	str	r3, [sp, #20]
 8017216:	4d33      	ldr	r5, [pc, #204]	; (80172e4 <_vfiprintf_r+0x21c>)
 8017218:	f898 1000 	ldrb.w	r1, [r8]
 801721c:	2203      	movs	r2, #3
 801721e:	4628      	mov	r0, r5
 8017220:	f7e8 fff6 	bl	8000210 <memchr>
 8017224:	b140      	cbz	r0, 8017238 <_vfiprintf_r+0x170>
 8017226:	2340      	movs	r3, #64	; 0x40
 8017228:	1b40      	subs	r0, r0, r5
 801722a:	fa03 f000 	lsl.w	r0, r3, r0
 801722e:	9b04      	ldr	r3, [sp, #16]
 8017230:	4303      	orrs	r3, r0
 8017232:	f108 0801 	add.w	r8, r8, #1
 8017236:	9304      	str	r3, [sp, #16]
 8017238:	f898 1000 	ldrb.w	r1, [r8]
 801723c:	482a      	ldr	r0, [pc, #168]	; (80172e8 <_vfiprintf_r+0x220>)
 801723e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017242:	2206      	movs	r2, #6
 8017244:	f108 0701 	add.w	r7, r8, #1
 8017248:	f7e8 ffe2 	bl	8000210 <memchr>
 801724c:	2800      	cmp	r0, #0
 801724e:	d037      	beq.n	80172c0 <_vfiprintf_r+0x1f8>
 8017250:	4b26      	ldr	r3, [pc, #152]	; (80172ec <_vfiprintf_r+0x224>)
 8017252:	bb1b      	cbnz	r3, 801729c <_vfiprintf_r+0x1d4>
 8017254:	9b03      	ldr	r3, [sp, #12]
 8017256:	3307      	adds	r3, #7
 8017258:	f023 0307 	bic.w	r3, r3, #7
 801725c:	3308      	adds	r3, #8
 801725e:	9303      	str	r3, [sp, #12]
 8017260:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017262:	444b      	add	r3, r9
 8017264:	9309      	str	r3, [sp, #36]	; 0x24
 8017266:	e750      	b.n	801710a <_vfiprintf_r+0x42>
 8017268:	fb05 3202 	mla	r2, r5, r2, r3
 801726c:	2001      	movs	r0, #1
 801726e:	4688      	mov	r8, r1
 8017270:	e78a      	b.n	8017188 <_vfiprintf_r+0xc0>
 8017272:	2300      	movs	r3, #0
 8017274:	f108 0801 	add.w	r8, r8, #1
 8017278:	9305      	str	r3, [sp, #20]
 801727a:	4619      	mov	r1, r3
 801727c:	250a      	movs	r5, #10
 801727e:	4640      	mov	r0, r8
 8017280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017284:	3a30      	subs	r2, #48	; 0x30
 8017286:	2a09      	cmp	r2, #9
 8017288:	d903      	bls.n	8017292 <_vfiprintf_r+0x1ca>
 801728a:	2b00      	cmp	r3, #0
 801728c:	d0c3      	beq.n	8017216 <_vfiprintf_r+0x14e>
 801728e:	9105      	str	r1, [sp, #20]
 8017290:	e7c1      	b.n	8017216 <_vfiprintf_r+0x14e>
 8017292:	fb05 2101 	mla	r1, r5, r1, r2
 8017296:	2301      	movs	r3, #1
 8017298:	4680      	mov	r8, r0
 801729a:	e7f0      	b.n	801727e <_vfiprintf_r+0x1b6>
 801729c:	ab03      	add	r3, sp, #12
 801729e:	9300      	str	r3, [sp, #0]
 80172a0:	4622      	mov	r2, r4
 80172a2:	4b13      	ldr	r3, [pc, #76]	; (80172f0 <_vfiprintf_r+0x228>)
 80172a4:	a904      	add	r1, sp, #16
 80172a6:	4630      	mov	r0, r6
 80172a8:	f7fb fcd6 	bl	8012c58 <_printf_float>
 80172ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80172b0:	4681      	mov	r9, r0
 80172b2:	d1d5      	bne.n	8017260 <_vfiprintf_r+0x198>
 80172b4:	89a3      	ldrh	r3, [r4, #12]
 80172b6:	065b      	lsls	r3, r3, #25
 80172b8:	f53f af7e 	bmi.w	80171b8 <_vfiprintf_r+0xf0>
 80172bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80172be:	e77d      	b.n	80171bc <_vfiprintf_r+0xf4>
 80172c0:	ab03      	add	r3, sp, #12
 80172c2:	9300      	str	r3, [sp, #0]
 80172c4:	4622      	mov	r2, r4
 80172c6:	4b0a      	ldr	r3, [pc, #40]	; (80172f0 <_vfiprintf_r+0x228>)
 80172c8:	a904      	add	r1, sp, #16
 80172ca:	4630      	mov	r0, r6
 80172cc:	f7fb ff7a 	bl	80131c4 <_printf_i>
 80172d0:	e7ec      	b.n	80172ac <_vfiprintf_r+0x1e4>
 80172d2:	bf00      	nop
 80172d4:	08018298 	.word	0x08018298
 80172d8:	080183e4 	.word	0x080183e4
 80172dc:	080182b8 	.word	0x080182b8
 80172e0:	08018278 	.word	0x08018278
 80172e4:	080183ea 	.word	0x080183ea
 80172e8:	080183ee 	.word	0x080183ee
 80172ec:	08012c59 	.word	0x08012c59
 80172f0:	080170a3 	.word	0x080170a3

080172f4 <_scanf_chars>:
 80172f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80172f8:	4615      	mov	r5, r2
 80172fa:	688a      	ldr	r2, [r1, #8]
 80172fc:	4680      	mov	r8, r0
 80172fe:	460c      	mov	r4, r1
 8017300:	b932      	cbnz	r2, 8017310 <_scanf_chars+0x1c>
 8017302:	698a      	ldr	r2, [r1, #24]
 8017304:	2a00      	cmp	r2, #0
 8017306:	bf14      	ite	ne
 8017308:	f04f 32ff 	movne.w	r2, #4294967295
 801730c:	2201      	moveq	r2, #1
 801730e:	608a      	str	r2, [r1, #8]
 8017310:	6822      	ldr	r2, [r4, #0]
 8017312:	06d1      	lsls	r1, r2, #27
 8017314:	bf5f      	itttt	pl
 8017316:	681a      	ldrpl	r2, [r3, #0]
 8017318:	1d11      	addpl	r1, r2, #4
 801731a:	6019      	strpl	r1, [r3, #0]
 801731c:	6817      	ldrpl	r7, [r2, #0]
 801731e:	2600      	movs	r6, #0
 8017320:	69a3      	ldr	r3, [r4, #24]
 8017322:	b1db      	cbz	r3, 801735c <_scanf_chars+0x68>
 8017324:	2b01      	cmp	r3, #1
 8017326:	d107      	bne.n	8017338 <_scanf_chars+0x44>
 8017328:	682b      	ldr	r3, [r5, #0]
 801732a:	6962      	ldr	r2, [r4, #20]
 801732c:	781b      	ldrb	r3, [r3, #0]
 801732e:	5cd3      	ldrb	r3, [r2, r3]
 8017330:	b9a3      	cbnz	r3, 801735c <_scanf_chars+0x68>
 8017332:	2e00      	cmp	r6, #0
 8017334:	d132      	bne.n	801739c <_scanf_chars+0xa8>
 8017336:	e006      	b.n	8017346 <_scanf_chars+0x52>
 8017338:	2b02      	cmp	r3, #2
 801733a:	d007      	beq.n	801734c <_scanf_chars+0x58>
 801733c:	2e00      	cmp	r6, #0
 801733e:	d12d      	bne.n	801739c <_scanf_chars+0xa8>
 8017340:	69a3      	ldr	r3, [r4, #24]
 8017342:	2b01      	cmp	r3, #1
 8017344:	d12a      	bne.n	801739c <_scanf_chars+0xa8>
 8017346:	2001      	movs	r0, #1
 8017348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801734c:	f7fe fe28 	bl	8015fa0 <__locale_ctype_ptr>
 8017350:	682b      	ldr	r3, [r5, #0]
 8017352:	781b      	ldrb	r3, [r3, #0]
 8017354:	4418      	add	r0, r3
 8017356:	7843      	ldrb	r3, [r0, #1]
 8017358:	071b      	lsls	r3, r3, #28
 801735a:	d4ef      	bmi.n	801733c <_scanf_chars+0x48>
 801735c:	6823      	ldr	r3, [r4, #0]
 801735e:	06da      	lsls	r2, r3, #27
 8017360:	bf5e      	ittt	pl
 8017362:	682b      	ldrpl	r3, [r5, #0]
 8017364:	781b      	ldrbpl	r3, [r3, #0]
 8017366:	703b      	strbpl	r3, [r7, #0]
 8017368:	682a      	ldr	r2, [r5, #0]
 801736a:	686b      	ldr	r3, [r5, #4]
 801736c:	f102 0201 	add.w	r2, r2, #1
 8017370:	602a      	str	r2, [r5, #0]
 8017372:	68a2      	ldr	r2, [r4, #8]
 8017374:	f103 33ff 	add.w	r3, r3, #4294967295
 8017378:	f102 32ff 	add.w	r2, r2, #4294967295
 801737c:	606b      	str	r3, [r5, #4]
 801737e:	f106 0601 	add.w	r6, r6, #1
 8017382:	bf58      	it	pl
 8017384:	3701      	addpl	r7, #1
 8017386:	60a2      	str	r2, [r4, #8]
 8017388:	b142      	cbz	r2, 801739c <_scanf_chars+0xa8>
 801738a:	2b00      	cmp	r3, #0
 801738c:	dcc8      	bgt.n	8017320 <_scanf_chars+0x2c>
 801738e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017392:	4629      	mov	r1, r5
 8017394:	4640      	mov	r0, r8
 8017396:	4798      	blx	r3
 8017398:	2800      	cmp	r0, #0
 801739a:	d0c1      	beq.n	8017320 <_scanf_chars+0x2c>
 801739c:	6823      	ldr	r3, [r4, #0]
 801739e:	f013 0310 	ands.w	r3, r3, #16
 80173a2:	d105      	bne.n	80173b0 <_scanf_chars+0xbc>
 80173a4:	68e2      	ldr	r2, [r4, #12]
 80173a6:	3201      	adds	r2, #1
 80173a8:	60e2      	str	r2, [r4, #12]
 80173aa:	69a2      	ldr	r2, [r4, #24]
 80173ac:	b102      	cbz	r2, 80173b0 <_scanf_chars+0xbc>
 80173ae:	703b      	strb	r3, [r7, #0]
 80173b0:	6923      	ldr	r3, [r4, #16]
 80173b2:	441e      	add	r6, r3
 80173b4:	6126      	str	r6, [r4, #16]
 80173b6:	2000      	movs	r0, #0
 80173b8:	e7c6      	b.n	8017348 <_scanf_chars+0x54>
	...

080173bc <_scanf_i>:
 80173bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80173c0:	469a      	mov	sl, r3
 80173c2:	4b74      	ldr	r3, [pc, #464]	; (8017594 <_scanf_i+0x1d8>)
 80173c4:	460c      	mov	r4, r1
 80173c6:	4683      	mov	fp, r0
 80173c8:	4616      	mov	r6, r2
 80173ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80173ce:	b087      	sub	sp, #28
 80173d0:	ab03      	add	r3, sp, #12
 80173d2:	68a7      	ldr	r7, [r4, #8]
 80173d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80173d8:	4b6f      	ldr	r3, [pc, #444]	; (8017598 <_scanf_i+0x1dc>)
 80173da:	69a1      	ldr	r1, [r4, #24]
 80173dc:	4a6f      	ldr	r2, [pc, #444]	; (801759c <_scanf_i+0x1e0>)
 80173de:	2903      	cmp	r1, #3
 80173e0:	bf08      	it	eq
 80173e2:	461a      	moveq	r2, r3
 80173e4:	1e7b      	subs	r3, r7, #1
 80173e6:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80173ea:	bf84      	itt	hi
 80173ec:	f240 135d 	movwhi	r3, #349	; 0x15d
 80173f0:	60a3      	strhi	r3, [r4, #8]
 80173f2:	6823      	ldr	r3, [r4, #0]
 80173f4:	9200      	str	r2, [sp, #0]
 80173f6:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80173fa:	bf88      	it	hi
 80173fc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8017400:	f104 091c 	add.w	r9, r4, #28
 8017404:	6023      	str	r3, [r4, #0]
 8017406:	bf8c      	ite	hi
 8017408:	197f      	addhi	r7, r7, r5
 801740a:	2700      	movls	r7, #0
 801740c:	464b      	mov	r3, r9
 801740e:	f04f 0800 	mov.w	r8, #0
 8017412:	9301      	str	r3, [sp, #4]
 8017414:	6831      	ldr	r1, [r6, #0]
 8017416:	ab03      	add	r3, sp, #12
 8017418:	2202      	movs	r2, #2
 801741a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801741e:	7809      	ldrb	r1, [r1, #0]
 8017420:	f7e8 fef6 	bl	8000210 <memchr>
 8017424:	9b01      	ldr	r3, [sp, #4]
 8017426:	b330      	cbz	r0, 8017476 <_scanf_i+0xba>
 8017428:	f1b8 0f01 	cmp.w	r8, #1
 801742c:	d15a      	bne.n	80174e4 <_scanf_i+0x128>
 801742e:	6862      	ldr	r2, [r4, #4]
 8017430:	b92a      	cbnz	r2, 801743e <_scanf_i+0x82>
 8017432:	6822      	ldr	r2, [r4, #0]
 8017434:	2108      	movs	r1, #8
 8017436:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801743a:	6061      	str	r1, [r4, #4]
 801743c:	6022      	str	r2, [r4, #0]
 801743e:	6822      	ldr	r2, [r4, #0]
 8017440:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8017444:	6022      	str	r2, [r4, #0]
 8017446:	68a2      	ldr	r2, [r4, #8]
 8017448:	1e51      	subs	r1, r2, #1
 801744a:	60a1      	str	r1, [r4, #8]
 801744c:	b19a      	cbz	r2, 8017476 <_scanf_i+0xba>
 801744e:	6832      	ldr	r2, [r6, #0]
 8017450:	1c51      	adds	r1, r2, #1
 8017452:	6031      	str	r1, [r6, #0]
 8017454:	7812      	ldrb	r2, [r2, #0]
 8017456:	701a      	strb	r2, [r3, #0]
 8017458:	1c5d      	adds	r5, r3, #1
 801745a:	6873      	ldr	r3, [r6, #4]
 801745c:	3b01      	subs	r3, #1
 801745e:	2b00      	cmp	r3, #0
 8017460:	6073      	str	r3, [r6, #4]
 8017462:	dc07      	bgt.n	8017474 <_scanf_i+0xb8>
 8017464:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017468:	4631      	mov	r1, r6
 801746a:	4658      	mov	r0, fp
 801746c:	4798      	blx	r3
 801746e:	2800      	cmp	r0, #0
 8017470:	f040 8086 	bne.w	8017580 <_scanf_i+0x1c4>
 8017474:	462b      	mov	r3, r5
 8017476:	f108 0801 	add.w	r8, r8, #1
 801747a:	f1b8 0f03 	cmp.w	r8, #3
 801747e:	d1c8      	bne.n	8017412 <_scanf_i+0x56>
 8017480:	6862      	ldr	r2, [r4, #4]
 8017482:	b90a      	cbnz	r2, 8017488 <_scanf_i+0xcc>
 8017484:	220a      	movs	r2, #10
 8017486:	6062      	str	r2, [r4, #4]
 8017488:	6862      	ldr	r2, [r4, #4]
 801748a:	4945      	ldr	r1, [pc, #276]	; (80175a0 <_scanf_i+0x1e4>)
 801748c:	6960      	ldr	r0, [r4, #20]
 801748e:	9301      	str	r3, [sp, #4]
 8017490:	1a89      	subs	r1, r1, r2
 8017492:	f000 f8df 	bl	8017654 <__sccl>
 8017496:	9b01      	ldr	r3, [sp, #4]
 8017498:	f04f 0800 	mov.w	r8, #0
 801749c:	461d      	mov	r5, r3
 801749e:	68a3      	ldr	r3, [r4, #8]
 80174a0:	6822      	ldr	r2, [r4, #0]
 80174a2:	2b00      	cmp	r3, #0
 80174a4:	d03a      	beq.n	801751c <_scanf_i+0x160>
 80174a6:	6831      	ldr	r1, [r6, #0]
 80174a8:	6960      	ldr	r0, [r4, #20]
 80174aa:	f891 c000 	ldrb.w	ip, [r1]
 80174ae:	f810 000c 	ldrb.w	r0, [r0, ip]
 80174b2:	2800      	cmp	r0, #0
 80174b4:	d032      	beq.n	801751c <_scanf_i+0x160>
 80174b6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80174ba:	d121      	bne.n	8017500 <_scanf_i+0x144>
 80174bc:	0510      	lsls	r0, r2, #20
 80174be:	d51f      	bpl.n	8017500 <_scanf_i+0x144>
 80174c0:	f108 0801 	add.w	r8, r8, #1
 80174c4:	b117      	cbz	r7, 80174cc <_scanf_i+0x110>
 80174c6:	3301      	adds	r3, #1
 80174c8:	3f01      	subs	r7, #1
 80174ca:	60a3      	str	r3, [r4, #8]
 80174cc:	6873      	ldr	r3, [r6, #4]
 80174ce:	3b01      	subs	r3, #1
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	6073      	str	r3, [r6, #4]
 80174d4:	dd1b      	ble.n	801750e <_scanf_i+0x152>
 80174d6:	6833      	ldr	r3, [r6, #0]
 80174d8:	3301      	adds	r3, #1
 80174da:	6033      	str	r3, [r6, #0]
 80174dc:	68a3      	ldr	r3, [r4, #8]
 80174de:	3b01      	subs	r3, #1
 80174e0:	60a3      	str	r3, [r4, #8]
 80174e2:	e7dc      	b.n	801749e <_scanf_i+0xe2>
 80174e4:	f1b8 0f02 	cmp.w	r8, #2
 80174e8:	d1ad      	bne.n	8017446 <_scanf_i+0x8a>
 80174ea:	6822      	ldr	r2, [r4, #0]
 80174ec:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80174f0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80174f4:	d1bf      	bne.n	8017476 <_scanf_i+0xba>
 80174f6:	2110      	movs	r1, #16
 80174f8:	6061      	str	r1, [r4, #4]
 80174fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80174fe:	e7a1      	b.n	8017444 <_scanf_i+0x88>
 8017500:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017504:	6022      	str	r2, [r4, #0]
 8017506:	780b      	ldrb	r3, [r1, #0]
 8017508:	702b      	strb	r3, [r5, #0]
 801750a:	3501      	adds	r5, #1
 801750c:	e7de      	b.n	80174cc <_scanf_i+0x110>
 801750e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017512:	4631      	mov	r1, r6
 8017514:	4658      	mov	r0, fp
 8017516:	4798      	blx	r3
 8017518:	2800      	cmp	r0, #0
 801751a:	d0df      	beq.n	80174dc <_scanf_i+0x120>
 801751c:	6823      	ldr	r3, [r4, #0]
 801751e:	05d9      	lsls	r1, r3, #23
 8017520:	d50c      	bpl.n	801753c <_scanf_i+0x180>
 8017522:	454d      	cmp	r5, r9
 8017524:	d908      	bls.n	8017538 <_scanf_i+0x17c>
 8017526:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801752a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801752e:	4632      	mov	r2, r6
 8017530:	4658      	mov	r0, fp
 8017532:	4798      	blx	r3
 8017534:	1e6f      	subs	r7, r5, #1
 8017536:	463d      	mov	r5, r7
 8017538:	454d      	cmp	r5, r9
 801753a:	d029      	beq.n	8017590 <_scanf_i+0x1d4>
 801753c:	6822      	ldr	r2, [r4, #0]
 801753e:	f012 0210 	ands.w	r2, r2, #16
 8017542:	d113      	bne.n	801756c <_scanf_i+0x1b0>
 8017544:	702a      	strb	r2, [r5, #0]
 8017546:	6863      	ldr	r3, [r4, #4]
 8017548:	9e00      	ldr	r6, [sp, #0]
 801754a:	4649      	mov	r1, r9
 801754c:	4658      	mov	r0, fp
 801754e:	47b0      	blx	r6
 8017550:	f8da 3000 	ldr.w	r3, [sl]
 8017554:	6821      	ldr	r1, [r4, #0]
 8017556:	1d1a      	adds	r2, r3, #4
 8017558:	f8ca 2000 	str.w	r2, [sl]
 801755c:	f011 0f20 	tst.w	r1, #32
 8017560:	681b      	ldr	r3, [r3, #0]
 8017562:	d010      	beq.n	8017586 <_scanf_i+0x1ca>
 8017564:	6018      	str	r0, [r3, #0]
 8017566:	68e3      	ldr	r3, [r4, #12]
 8017568:	3301      	adds	r3, #1
 801756a:	60e3      	str	r3, [r4, #12]
 801756c:	eba5 0509 	sub.w	r5, r5, r9
 8017570:	44a8      	add	r8, r5
 8017572:	6925      	ldr	r5, [r4, #16]
 8017574:	4445      	add	r5, r8
 8017576:	6125      	str	r5, [r4, #16]
 8017578:	2000      	movs	r0, #0
 801757a:	b007      	add	sp, #28
 801757c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017580:	f04f 0800 	mov.w	r8, #0
 8017584:	e7ca      	b.n	801751c <_scanf_i+0x160>
 8017586:	07ca      	lsls	r2, r1, #31
 8017588:	bf4c      	ite	mi
 801758a:	8018      	strhmi	r0, [r3, #0]
 801758c:	6018      	strpl	r0, [r3, #0]
 801758e:	e7ea      	b.n	8017566 <_scanf_i+0x1aa>
 8017590:	2001      	movs	r0, #1
 8017592:	e7f2      	b.n	801757a <_scanf_i+0x1be>
 8017594:	08017b74 	.word	0x08017b74
 8017598:	080147a9 	.word	0x080147a9
 801759c:	080177d1 	.word	0x080177d1
 80175a0:	08018405 	.word	0x08018405

080175a4 <_putc_r>:
 80175a4:	b570      	push	{r4, r5, r6, lr}
 80175a6:	460d      	mov	r5, r1
 80175a8:	4614      	mov	r4, r2
 80175aa:	4606      	mov	r6, r0
 80175ac:	b118      	cbz	r0, 80175b6 <_putc_r+0x12>
 80175ae:	6983      	ldr	r3, [r0, #24]
 80175b0:	b90b      	cbnz	r3, 80175b6 <_putc_r+0x12>
 80175b2:	f7fe f941 	bl	8015838 <__sinit>
 80175b6:	4b13      	ldr	r3, [pc, #76]	; (8017604 <_putc_r+0x60>)
 80175b8:	429c      	cmp	r4, r3
 80175ba:	d112      	bne.n	80175e2 <_putc_r+0x3e>
 80175bc:	6874      	ldr	r4, [r6, #4]
 80175be:	68a3      	ldr	r3, [r4, #8]
 80175c0:	3b01      	subs	r3, #1
 80175c2:	2b00      	cmp	r3, #0
 80175c4:	60a3      	str	r3, [r4, #8]
 80175c6:	da16      	bge.n	80175f6 <_putc_r+0x52>
 80175c8:	69a2      	ldr	r2, [r4, #24]
 80175ca:	4293      	cmp	r3, r2
 80175cc:	db02      	blt.n	80175d4 <_putc_r+0x30>
 80175ce:	b2eb      	uxtb	r3, r5
 80175d0:	2b0a      	cmp	r3, #10
 80175d2:	d110      	bne.n	80175f6 <_putc_r+0x52>
 80175d4:	4622      	mov	r2, r4
 80175d6:	4629      	mov	r1, r5
 80175d8:	4630      	mov	r0, r6
 80175da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80175de:	f7fd b915 	b.w	801480c <__swbuf_r>
 80175e2:	4b09      	ldr	r3, [pc, #36]	; (8017608 <_putc_r+0x64>)
 80175e4:	429c      	cmp	r4, r3
 80175e6:	d101      	bne.n	80175ec <_putc_r+0x48>
 80175e8:	68b4      	ldr	r4, [r6, #8]
 80175ea:	e7e8      	b.n	80175be <_putc_r+0x1a>
 80175ec:	4b07      	ldr	r3, [pc, #28]	; (801760c <_putc_r+0x68>)
 80175ee:	429c      	cmp	r4, r3
 80175f0:	bf08      	it	eq
 80175f2:	68f4      	ldreq	r4, [r6, #12]
 80175f4:	e7e3      	b.n	80175be <_putc_r+0x1a>
 80175f6:	6823      	ldr	r3, [r4, #0]
 80175f8:	1c5a      	adds	r2, r3, #1
 80175fa:	6022      	str	r2, [r4, #0]
 80175fc:	701d      	strb	r5, [r3, #0]
 80175fe:	b2e8      	uxtb	r0, r5
 8017600:	bd70      	pop	{r4, r5, r6, pc}
 8017602:	bf00      	nop
 8017604:	08018298 	.word	0x08018298
 8017608:	080182b8 	.word	0x080182b8
 801760c:	08018278 	.word	0x08018278

08017610 <_read_r>:
 8017610:	b538      	push	{r3, r4, r5, lr}
 8017612:	4c07      	ldr	r4, [pc, #28]	; (8017630 <_read_r+0x20>)
 8017614:	4605      	mov	r5, r0
 8017616:	4608      	mov	r0, r1
 8017618:	4611      	mov	r1, r2
 801761a:	2200      	movs	r2, #0
 801761c:	6022      	str	r2, [r4, #0]
 801761e:	461a      	mov	r2, r3
 8017620:	f7ee f89c 	bl	800575c <_read>
 8017624:	1c43      	adds	r3, r0, #1
 8017626:	d102      	bne.n	801762e <_read_r+0x1e>
 8017628:	6823      	ldr	r3, [r4, #0]
 801762a:	b103      	cbz	r3, 801762e <_read_r+0x1e>
 801762c:	602b      	str	r3, [r5, #0]
 801762e:	bd38      	pop	{r3, r4, r5, pc}
 8017630:	20023eb0 	.word	0x20023eb0

08017634 <_sbrk_r>:
 8017634:	b538      	push	{r3, r4, r5, lr}
 8017636:	4c06      	ldr	r4, [pc, #24]	; (8017650 <_sbrk_r+0x1c>)
 8017638:	2300      	movs	r3, #0
 801763a:	4605      	mov	r5, r0
 801763c:	4608      	mov	r0, r1
 801763e:	6023      	str	r3, [r4, #0]
 8017640:	f7ee f8de 	bl	8005800 <_sbrk>
 8017644:	1c43      	adds	r3, r0, #1
 8017646:	d102      	bne.n	801764e <_sbrk_r+0x1a>
 8017648:	6823      	ldr	r3, [r4, #0]
 801764a:	b103      	cbz	r3, 801764e <_sbrk_r+0x1a>
 801764c:	602b      	str	r3, [r5, #0]
 801764e:	bd38      	pop	{r3, r4, r5, pc}
 8017650:	20023eb0 	.word	0x20023eb0

08017654 <__sccl>:
 8017654:	b570      	push	{r4, r5, r6, lr}
 8017656:	780b      	ldrb	r3, [r1, #0]
 8017658:	2b5e      	cmp	r3, #94	; 0x5e
 801765a:	bf13      	iteet	ne
 801765c:	1c4a      	addne	r2, r1, #1
 801765e:	1c8a      	addeq	r2, r1, #2
 8017660:	784b      	ldrbeq	r3, [r1, #1]
 8017662:	2100      	movne	r1, #0
 8017664:	bf08      	it	eq
 8017666:	2101      	moveq	r1, #1
 8017668:	1e44      	subs	r4, r0, #1
 801766a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801766e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8017672:	42ac      	cmp	r4, r5
 8017674:	d1fb      	bne.n	801766e <__sccl+0x1a>
 8017676:	b913      	cbnz	r3, 801767e <__sccl+0x2a>
 8017678:	3a01      	subs	r2, #1
 801767a:	4610      	mov	r0, r2
 801767c:	bd70      	pop	{r4, r5, r6, pc}
 801767e:	f081 0401 	eor.w	r4, r1, #1
 8017682:	54c4      	strb	r4, [r0, r3]
 8017684:	1c51      	adds	r1, r2, #1
 8017686:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 801768a:	2d2d      	cmp	r5, #45	; 0x2d
 801768c:	f101 36ff 	add.w	r6, r1, #4294967295
 8017690:	460a      	mov	r2, r1
 8017692:	d006      	beq.n	80176a2 <__sccl+0x4e>
 8017694:	2d5d      	cmp	r5, #93	; 0x5d
 8017696:	d0f0      	beq.n	801767a <__sccl+0x26>
 8017698:	b90d      	cbnz	r5, 801769e <__sccl+0x4a>
 801769a:	4632      	mov	r2, r6
 801769c:	e7ed      	b.n	801767a <__sccl+0x26>
 801769e:	462b      	mov	r3, r5
 80176a0:	e7ef      	b.n	8017682 <__sccl+0x2e>
 80176a2:	780e      	ldrb	r6, [r1, #0]
 80176a4:	2e5d      	cmp	r6, #93	; 0x5d
 80176a6:	d0fa      	beq.n	801769e <__sccl+0x4a>
 80176a8:	42b3      	cmp	r3, r6
 80176aa:	dcf8      	bgt.n	801769e <__sccl+0x4a>
 80176ac:	3301      	adds	r3, #1
 80176ae:	429e      	cmp	r6, r3
 80176b0:	54c4      	strb	r4, [r0, r3]
 80176b2:	dcfb      	bgt.n	80176ac <__sccl+0x58>
 80176b4:	3102      	adds	r1, #2
 80176b6:	e7e6      	b.n	8017686 <__sccl+0x32>

080176b8 <strncmp>:
 80176b8:	b510      	push	{r4, lr}
 80176ba:	b16a      	cbz	r2, 80176d8 <strncmp+0x20>
 80176bc:	3901      	subs	r1, #1
 80176be:	1884      	adds	r4, r0, r2
 80176c0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80176c4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80176c8:	4293      	cmp	r3, r2
 80176ca:	d103      	bne.n	80176d4 <strncmp+0x1c>
 80176cc:	42a0      	cmp	r0, r4
 80176ce:	d001      	beq.n	80176d4 <strncmp+0x1c>
 80176d0:	2b00      	cmp	r3, #0
 80176d2:	d1f5      	bne.n	80176c0 <strncmp+0x8>
 80176d4:	1a98      	subs	r0, r3, r2
 80176d6:	bd10      	pop	{r4, pc}
 80176d8:	4610      	mov	r0, r2
 80176da:	e7fc      	b.n	80176d6 <strncmp+0x1e>

080176dc <_strtoul_l.isra.0>:
 80176dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80176e0:	4680      	mov	r8, r0
 80176e2:	4689      	mov	r9, r1
 80176e4:	4692      	mov	sl, r2
 80176e6:	461e      	mov	r6, r3
 80176e8:	460f      	mov	r7, r1
 80176ea:	463d      	mov	r5, r7
 80176ec:	9808      	ldr	r0, [sp, #32]
 80176ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80176f2:	f7fe fc51 	bl	8015f98 <__locale_ctype_ptr_l>
 80176f6:	4420      	add	r0, r4
 80176f8:	7843      	ldrb	r3, [r0, #1]
 80176fa:	f013 0308 	ands.w	r3, r3, #8
 80176fe:	d130      	bne.n	8017762 <_strtoul_l.isra.0+0x86>
 8017700:	2c2d      	cmp	r4, #45	; 0x2d
 8017702:	d130      	bne.n	8017766 <_strtoul_l.isra.0+0x8a>
 8017704:	787c      	ldrb	r4, [r7, #1]
 8017706:	1cbd      	adds	r5, r7, #2
 8017708:	2101      	movs	r1, #1
 801770a:	2e00      	cmp	r6, #0
 801770c:	d05c      	beq.n	80177c8 <_strtoul_l.isra.0+0xec>
 801770e:	2e10      	cmp	r6, #16
 8017710:	d109      	bne.n	8017726 <_strtoul_l.isra.0+0x4a>
 8017712:	2c30      	cmp	r4, #48	; 0x30
 8017714:	d107      	bne.n	8017726 <_strtoul_l.isra.0+0x4a>
 8017716:	782b      	ldrb	r3, [r5, #0]
 8017718:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801771c:	2b58      	cmp	r3, #88	; 0x58
 801771e:	d14e      	bne.n	80177be <_strtoul_l.isra.0+0xe2>
 8017720:	786c      	ldrb	r4, [r5, #1]
 8017722:	2610      	movs	r6, #16
 8017724:	3502      	adds	r5, #2
 8017726:	f04f 32ff 	mov.w	r2, #4294967295
 801772a:	2300      	movs	r3, #0
 801772c:	fbb2 f2f6 	udiv	r2, r2, r6
 8017730:	fb06 fc02 	mul.w	ip, r6, r2
 8017734:	ea6f 0c0c 	mvn.w	ip, ip
 8017738:	4618      	mov	r0, r3
 801773a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801773e:	2f09      	cmp	r7, #9
 8017740:	d817      	bhi.n	8017772 <_strtoul_l.isra.0+0x96>
 8017742:	463c      	mov	r4, r7
 8017744:	42a6      	cmp	r6, r4
 8017746:	dd23      	ble.n	8017790 <_strtoul_l.isra.0+0xb4>
 8017748:	2b00      	cmp	r3, #0
 801774a:	db1e      	blt.n	801778a <_strtoul_l.isra.0+0xae>
 801774c:	4282      	cmp	r2, r0
 801774e:	d31c      	bcc.n	801778a <_strtoul_l.isra.0+0xae>
 8017750:	d101      	bne.n	8017756 <_strtoul_l.isra.0+0x7a>
 8017752:	45a4      	cmp	ip, r4
 8017754:	db19      	blt.n	801778a <_strtoul_l.isra.0+0xae>
 8017756:	fb00 4006 	mla	r0, r0, r6, r4
 801775a:	2301      	movs	r3, #1
 801775c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017760:	e7eb      	b.n	801773a <_strtoul_l.isra.0+0x5e>
 8017762:	462f      	mov	r7, r5
 8017764:	e7c1      	b.n	80176ea <_strtoul_l.isra.0+0xe>
 8017766:	2c2b      	cmp	r4, #43	; 0x2b
 8017768:	bf04      	itt	eq
 801776a:	1cbd      	addeq	r5, r7, #2
 801776c:	787c      	ldrbeq	r4, [r7, #1]
 801776e:	4619      	mov	r1, r3
 8017770:	e7cb      	b.n	801770a <_strtoul_l.isra.0+0x2e>
 8017772:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8017776:	2f19      	cmp	r7, #25
 8017778:	d801      	bhi.n	801777e <_strtoul_l.isra.0+0xa2>
 801777a:	3c37      	subs	r4, #55	; 0x37
 801777c:	e7e2      	b.n	8017744 <_strtoul_l.isra.0+0x68>
 801777e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8017782:	2f19      	cmp	r7, #25
 8017784:	d804      	bhi.n	8017790 <_strtoul_l.isra.0+0xb4>
 8017786:	3c57      	subs	r4, #87	; 0x57
 8017788:	e7dc      	b.n	8017744 <_strtoul_l.isra.0+0x68>
 801778a:	f04f 33ff 	mov.w	r3, #4294967295
 801778e:	e7e5      	b.n	801775c <_strtoul_l.isra.0+0x80>
 8017790:	2b00      	cmp	r3, #0
 8017792:	da09      	bge.n	80177a8 <_strtoul_l.isra.0+0xcc>
 8017794:	2322      	movs	r3, #34	; 0x22
 8017796:	f8c8 3000 	str.w	r3, [r8]
 801779a:	f04f 30ff 	mov.w	r0, #4294967295
 801779e:	f1ba 0f00 	cmp.w	sl, #0
 80177a2:	d107      	bne.n	80177b4 <_strtoul_l.isra.0+0xd8>
 80177a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80177a8:	b101      	cbz	r1, 80177ac <_strtoul_l.isra.0+0xd0>
 80177aa:	4240      	negs	r0, r0
 80177ac:	f1ba 0f00 	cmp.w	sl, #0
 80177b0:	d0f8      	beq.n	80177a4 <_strtoul_l.isra.0+0xc8>
 80177b2:	b10b      	cbz	r3, 80177b8 <_strtoul_l.isra.0+0xdc>
 80177b4:	f105 39ff 	add.w	r9, r5, #4294967295
 80177b8:	f8ca 9000 	str.w	r9, [sl]
 80177bc:	e7f2      	b.n	80177a4 <_strtoul_l.isra.0+0xc8>
 80177be:	2430      	movs	r4, #48	; 0x30
 80177c0:	2e00      	cmp	r6, #0
 80177c2:	d1b0      	bne.n	8017726 <_strtoul_l.isra.0+0x4a>
 80177c4:	2608      	movs	r6, #8
 80177c6:	e7ae      	b.n	8017726 <_strtoul_l.isra.0+0x4a>
 80177c8:	2c30      	cmp	r4, #48	; 0x30
 80177ca:	d0a4      	beq.n	8017716 <_strtoul_l.isra.0+0x3a>
 80177cc:	260a      	movs	r6, #10
 80177ce:	e7aa      	b.n	8017726 <_strtoul_l.isra.0+0x4a>

080177d0 <_strtoul_r>:
 80177d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80177d2:	4c06      	ldr	r4, [pc, #24]	; (80177ec <_strtoul_r+0x1c>)
 80177d4:	4d06      	ldr	r5, [pc, #24]	; (80177f0 <_strtoul_r+0x20>)
 80177d6:	6824      	ldr	r4, [r4, #0]
 80177d8:	6a24      	ldr	r4, [r4, #32]
 80177da:	2c00      	cmp	r4, #0
 80177dc:	bf08      	it	eq
 80177de:	462c      	moveq	r4, r5
 80177e0:	9400      	str	r4, [sp, #0]
 80177e2:	f7ff ff7b 	bl	80176dc <_strtoul_l.isra.0>
 80177e6:	b003      	add	sp, #12
 80177e8:	bd30      	pop	{r4, r5, pc}
 80177ea:	bf00      	nop
 80177ec:	2000000c 	.word	0x2000000c
 80177f0:	20000070 	.word	0x20000070

080177f4 <__submore>:
 80177f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80177f8:	460c      	mov	r4, r1
 80177fa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80177fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017800:	4299      	cmp	r1, r3
 8017802:	d11d      	bne.n	8017840 <__submore+0x4c>
 8017804:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017808:	f7ff f8de 	bl	80169c8 <_malloc_r>
 801780c:	b918      	cbnz	r0, 8017816 <__submore+0x22>
 801780e:	f04f 30ff 	mov.w	r0, #4294967295
 8017812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017816:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801781a:	63a3      	str	r3, [r4, #56]	; 0x38
 801781c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017820:	6360      	str	r0, [r4, #52]	; 0x34
 8017822:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8017826:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801782a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801782e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8017832:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8017836:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801783a:	6020      	str	r0, [r4, #0]
 801783c:	2000      	movs	r0, #0
 801783e:	e7e8      	b.n	8017812 <__submore+0x1e>
 8017840:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8017842:	0077      	lsls	r7, r6, #1
 8017844:	463a      	mov	r2, r7
 8017846:	f000 f85a 	bl	80178fe <_realloc_r>
 801784a:	4605      	mov	r5, r0
 801784c:	2800      	cmp	r0, #0
 801784e:	d0de      	beq.n	801780e <__submore+0x1a>
 8017850:	eb00 0806 	add.w	r8, r0, r6
 8017854:	4601      	mov	r1, r0
 8017856:	4632      	mov	r2, r6
 8017858:	4640      	mov	r0, r8
 801785a:	f7fe fc4f 	bl	80160fc <memcpy>
 801785e:	f8c4 8000 	str.w	r8, [r4]
 8017862:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8017866:	e7e9      	b.n	801783c <__submore+0x48>

08017868 <__ascii_wctomb>:
 8017868:	b149      	cbz	r1, 801787e <__ascii_wctomb+0x16>
 801786a:	2aff      	cmp	r2, #255	; 0xff
 801786c:	bf85      	ittet	hi
 801786e:	238a      	movhi	r3, #138	; 0x8a
 8017870:	6003      	strhi	r3, [r0, #0]
 8017872:	700a      	strbls	r2, [r1, #0]
 8017874:	f04f 30ff 	movhi.w	r0, #4294967295
 8017878:	bf98      	it	ls
 801787a:	2001      	movls	r0, #1
 801787c:	4770      	bx	lr
 801787e:	4608      	mov	r0, r1
 8017880:	4770      	bx	lr
	...

08017884 <_fstat_r>:
 8017884:	b538      	push	{r3, r4, r5, lr}
 8017886:	4c07      	ldr	r4, [pc, #28]	; (80178a4 <_fstat_r+0x20>)
 8017888:	2300      	movs	r3, #0
 801788a:	4605      	mov	r5, r0
 801788c:	4608      	mov	r0, r1
 801788e:	4611      	mov	r1, r2
 8017890:	6023      	str	r3, [r4, #0]
 8017892:	f7ed ff8c 	bl	80057ae <_fstat>
 8017896:	1c43      	adds	r3, r0, #1
 8017898:	d102      	bne.n	80178a0 <_fstat_r+0x1c>
 801789a:	6823      	ldr	r3, [r4, #0]
 801789c:	b103      	cbz	r3, 80178a0 <_fstat_r+0x1c>
 801789e:	602b      	str	r3, [r5, #0]
 80178a0:	bd38      	pop	{r3, r4, r5, pc}
 80178a2:	bf00      	nop
 80178a4:	20023eb0 	.word	0x20023eb0

080178a8 <_isatty_r>:
 80178a8:	b538      	push	{r3, r4, r5, lr}
 80178aa:	4c06      	ldr	r4, [pc, #24]	; (80178c4 <_isatty_r+0x1c>)
 80178ac:	2300      	movs	r3, #0
 80178ae:	4605      	mov	r5, r0
 80178b0:	4608      	mov	r0, r1
 80178b2:	6023      	str	r3, [r4, #0]
 80178b4:	f7ed ff8b 	bl	80057ce <_isatty>
 80178b8:	1c43      	adds	r3, r0, #1
 80178ba:	d102      	bne.n	80178c2 <_isatty_r+0x1a>
 80178bc:	6823      	ldr	r3, [r4, #0]
 80178be:	b103      	cbz	r3, 80178c2 <_isatty_r+0x1a>
 80178c0:	602b      	str	r3, [r5, #0]
 80178c2:	bd38      	pop	{r3, r4, r5, pc}
 80178c4:	20023eb0 	.word	0x20023eb0

080178c8 <memmove>:
 80178c8:	4288      	cmp	r0, r1
 80178ca:	b510      	push	{r4, lr}
 80178cc:	eb01 0302 	add.w	r3, r1, r2
 80178d0:	d807      	bhi.n	80178e2 <memmove+0x1a>
 80178d2:	1e42      	subs	r2, r0, #1
 80178d4:	4299      	cmp	r1, r3
 80178d6:	d00a      	beq.n	80178ee <memmove+0x26>
 80178d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80178dc:	f802 4f01 	strb.w	r4, [r2, #1]!
 80178e0:	e7f8      	b.n	80178d4 <memmove+0xc>
 80178e2:	4283      	cmp	r3, r0
 80178e4:	d9f5      	bls.n	80178d2 <memmove+0xa>
 80178e6:	1881      	adds	r1, r0, r2
 80178e8:	1ad2      	subs	r2, r2, r3
 80178ea:	42d3      	cmn	r3, r2
 80178ec:	d100      	bne.n	80178f0 <memmove+0x28>
 80178ee:	bd10      	pop	{r4, pc}
 80178f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80178f4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80178f8:	e7f7      	b.n	80178ea <memmove+0x22>

080178fa <__malloc_lock>:
 80178fa:	4770      	bx	lr

080178fc <__malloc_unlock>:
 80178fc:	4770      	bx	lr

080178fe <_realloc_r>:
 80178fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017900:	4607      	mov	r7, r0
 8017902:	4614      	mov	r4, r2
 8017904:	460e      	mov	r6, r1
 8017906:	b921      	cbnz	r1, 8017912 <_realloc_r+0x14>
 8017908:	4611      	mov	r1, r2
 801790a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801790e:	f7ff b85b 	b.w	80169c8 <_malloc_r>
 8017912:	b922      	cbnz	r2, 801791e <_realloc_r+0x20>
 8017914:	f7ff f80a 	bl	801692c <_free_r>
 8017918:	4625      	mov	r5, r4
 801791a:	4628      	mov	r0, r5
 801791c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801791e:	f000 f814 	bl	801794a <_malloc_usable_size_r>
 8017922:	42a0      	cmp	r0, r4
 8017924:	d20f      	bcs.n	8017946 <_realloc_r+0x48>
 8017926:	4621      	mov	r1, r4
 8017928:	4638      	mov	r0, r7
 801792a:	f7ff f84d 	bl	80169c8 <_malloc_r>
 801792e:	4605      	mov	r5, r0
 8017930:	2800      	cmp	r0, #0
 8017932:	d0f2      	beq.n	801791a <_realloc_r+0x1c>
 8017934:	4631      	mov	r1, r6
 8017936:	4622      	mov	r2, r4
 8017938:	f7fe fbe0 	bl	80160fc <memcpy>
 801793c:	4631      	mov	r1, r6
 801793e:	4638      	mov	r0, r7
 8017940:	f7fe fff4 	bl	801692c <_free_r>
 8017944:	e7e9      	b.n	801791a <_realloc_r+0x1c>
 8017946:	4635      	mov	r5, r6
 8017948:	e7e7      	b.n	801791a <_realloc_r+0x1c>

0801794a <_malloc_usable_size_r>:
 801794a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801794e:	1f18      	subs	r0, r3, #4
 8017950:	2b00      	cmp	r3, #0
 8017952:	bfbc      	itt	lt
 8017954:	580b      	ldrlt	r3, [r1, r0]
 8017956:	18c0      	addlt	r0, r0, r3
 8017958:	4770      	bx	lr
	...

0801795c <_init>:
 801795c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801795e:	bf00      	nop
 8017960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017962:	bc08      	pop	{r3}
 8017964:	469e      	mov	lr, r3
 8017966:	4770      	bx	lr

08017968 <_fini>:
 8017968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801796a:	bf00      	nop
 801796c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801796e:	bc08      	pop	{r3}
 8017970:	469e      	mov	lr, r3
 8017972:	4770      	bx	lr
