module judge(
              input beq,
              input bne,
              input blt,
              input bge,
              input bltu,
              input bgeu,
              input jal,
              input jalr,
              input zero_wire,
              input[31:0] result,
              output jump_flag
            );
endmodule