// Seed: 1467243801
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    .id_9(id_5),
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output supply1 id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  assign module_1.id_0 = 0;
  input wire id_2;
  input wire id_1;
  assign id_6 = -1;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = id_2;
endmodule
