;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000043
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_1__PA_DIV_ID EQU 0x000000FF

/* cyLed_p43 */
cyLed_p43__0__DR EQU CYREG_GPIO_PRT4_DR
cyLed_p43__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
cyLed_p43__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
cyLed_p43__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
cyLed_p43__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
cyLed_p43__0__HSIOM_MASK EQU 0x0000F000
cyLed_p43__0__HSIOM_SHIFT EQU 12
cyLed_p43__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p43__0__INTR EQU CYREG_GPIO_PRT4_INTR
cyLed_p43__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p43__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
cyLed_p43__0__MASK EQU 0x08
cyLed_p43__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
cyLed_p43__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
cyLed_p43__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
cyLed_p43__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
cyLed_p43__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
cyLed_p43__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
cyLed_p43__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
cyLed_p43__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
cyLed_p43__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
cyLed_p43__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
cyLed_p43__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
cyLed_p43__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
cyLed_p43__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
cyLed_p43__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
cyLed_p43__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
cyLed_p43__0__PC EQU CYREG_GPIO_PRT4_PC
cyLed_p43__0__PC2 EQU CYREG_GPIO_PRT4_PC2
cyLed_p43__0__PORT EQU 4
cyLed_p43__0__PS EQU CYREG_GPIO_PRT4_PS
cyLed_p43__0__SHIFT EQU 3
cyLed_p43__DR EQU CYREG_GPIO_PRT4_DR
cyLed_p43__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
cyLed_p43__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
cyLed_p43__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
cyLed_p43__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p43__INTR EQU CYREG_GPIO_PRT4_INTR
cyLed_p43__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p43__INTSTAT EQU CYREG_GPIO_PRT4_INTR
cyLed_p43__MASK EQU 0x08
cyLed_p43__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
cyLed_p43__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
cyLed_p43__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
cyLed_p43__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
cyLed_p43__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
cyLed_p43__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
cyLed_p43__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
cyLed_p43__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
cyLed_p43__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
cyLed_p43__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
cyLed_p43__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
cyLed_p43__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
cyLed_p43__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
cyLed_p43__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
cyLed_p43__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
cyLed_p43__PC EQU CYREG_GPIO_PRT4_PC
cyLed_p43__PC2 EQU CYREG_GPIO_PRT4_PC2
cyLed_p43__PORT EQU 4
cyLed_p43__PS EQU CYREG_GPIO_PRT4_PS
cyLed_p43__SHIFT EQU 3

/* cyLed_p44 */
cyLed_p44__0__DR EQU CYREG_GPIO_PRT4_DR
cyLed_p44__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
cyLed_p44__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
cyLed_p44__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
cyLed_p44__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
cyLed_p44__0__HSIOM_MASK EQU 0x000F0000
cyLed_p44__0__HSIOM_SHIFT EQU 16
cyLed_p44__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p44__0__INTR EQU CYREG_GPIO_PRT4_INTR
cyLed_p44__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p44__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
cyLed_p44__0__MASK EQU 0x10
cyLed_p44__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
cyLed_p44__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
cyLed_p44__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
cyLed_p44__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
cyLed_p44__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
cyLed_p44__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
cyLed_p44__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
cyLed_p44__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
cyLed_p44__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
cyLed_p44__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
cyLed_p44__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
cyLed_p44__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
cyLed_p44__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
cyLed_p44__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
cyLed_p44__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
cyLed_p44__0__PC EQU CYREG_GPIO_PRT4_PC
cyLed_p44__0__PC2 EQU CYREG_GPIO_PRT4_PC2
cyLed_p44__0__PORT EQU 4
cyLed_p44__0__PS EQU CYREG_GPIO_PRT4_PS
cyLed_p44__0__SHIFT EQU 4
cyLed_p44__DR EQU CYREG_GPIO_PRT4_DR
cyLed_p44__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
cyLed_p44__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
cyLed_p44__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
cyLed_p44__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p44__INTR EQU CYREG_GPIO_PRT4_INTR
cyLed_p44__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p44__INTSTAT EQU CYREG_GPIO_PRT4_INTR
cyLed_p44__MASK EQU 0x10
cyLed_p44__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
cyLed_p44__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
cyLed_p44__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
cyLed_p44__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
cyLed_p44__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
cyLed_p44__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
cyLed_p44__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
cyLed_p44__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
cyLed_p44__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
cyLed_p44__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
cyLed_p44__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
cyLed_p44__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
cyLed_p44__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
cyLed_p44__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
cyLed_p44__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
cyLed_p44__PC EQU CYREG_GPIO_PRT4_PC
cyLed_p44__PC2 EQU CYREG_GPIO_PRT4_PC2
cyLed_p44__PORT EQU 4
cyLed_p44__PS EQU CYREG_GPIO_PRT4_PS
cyLed_p44__SHIFT EQU 4

/* cyLed_p45 */
cyLed_p45__0__DR EQU CYREG_GPIO_PRT4_DR
cyLed_p45__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
cyLed_p45__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
cyLed_p45__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
cyLed_p45__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
cyLed_p45__0__HSIOM_MASK EQU 0x00F00000
cyLed_p45__0__HSIOM_SHIFT EQU 20
cyLed_p45__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p45__0__INTR EQU CYREG_GPIO_PRT4_INTR
cyLed_p45__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p45__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
cyLed_p45__0__MASK EQU 0x20
cyLed_p45__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
cyLed_p45__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
cyLed_p45__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
cyLed_p45__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
cyLed_p45__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
cyLed_p45__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
cyLed_p45__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
cyLed_p45__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
cyLed_p45__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
cyLed_p45__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
cyLed_p45__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
cyLed_p45__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
cyLed_p45__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
cyLed_p45__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
cyLed_p45__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
cyLed_p45__0__PC EQU CYREG_GPIO_PRT4_PC
cyLed_p45__0__PC2 EQU CYREG_GPIO_PRT4_PC2
cyLed_p45__0__PORT EQU 4
cyLed_p45__0__PS EQU CYREG_GPIO_PRT4_PS
cyLed_p45__0__SHIFT EQU 5
cyLed_p45__DR EQU CYREG_GPIO_PRT4_DR
cyLed_p45__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
cyLed_p45__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
cyLed_p45__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
cyLed_p45__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p45__INTR EQU CYREG_GPIO_PRT4_INTR
cyLed_p45__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyLed_p45__INTSTAT EQU CYREG_GPIO_PRT4_INTR
cyLed_p45__MASK EQU 0x20
cyLed_p45__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
cyLed_p45__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
cyLed_p45__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
cyLed_p45__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
cyLed_p45__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
cyLed_p45__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
cyLed_p45__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
cyLed_p45__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
cyLed_p45__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
cyLed_p45__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
cyLed_p45__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
cyLed_p45__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
cyLed_p45__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
cyLed_p45__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
cyLed_p45__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
cyLed_p45__PC EQU CYREG_GPIO_PRT4_PC
cyLed_p45__PC2 EQU CYREG_GPIO_PRT4_PC2
cyLed_p45__PORT EQU 4
cyLed_p45__PS EQU CYREG_GPIO_PRT4_PS
cyLed_p45__SHIFT EQU 5

/* cyCapsense */
cyCapsense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
cyCapsense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
cyCapsense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
cyCapsense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
cyCapsense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
cyCapsense_Cmod__0__HSIOM_MASK EQU 0x00000F00
cyCapsense_Cmod__0__HSIOM_SHIFT EQU 8
cyCapsense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyCapsense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
cyCapsense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyCapsense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
cyCapsense_Cmod__0__MASK EQU 0x04
cyCapsense_Cmod__0__OUT_SEL EQU CYREG_UDB_PA5_CFG10
cyCapsense_Cmod__0__OUT_SEL_SHIFT EQU 4
cyCapsense_Cmod__0__OUT_SEL_VAL EQU 0
cyCapsense_Cmod__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
cyCapsense_Cmod__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
cyCapsense_Cmod__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
cyCapsense_Cmod__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
cyCapsense_Cmod__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
cyCapsense_Cmod__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
cyCapsense_Cmod__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
cyCapsense_Cmod__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
cyCapsense_Cmod__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
cyCapsense_Cmod__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
cyCapsense_Cmod__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
cyCapsense_Cmod__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
cyCapsense_Cmod__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
cyCapsense_Cmod__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
cyCapsense_Cmod__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
cyCapsense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
cyCapsense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
cyCapsense_Cmod__0__PORT EQU 4
cyCapsense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
cyCapsense_Cmod__0__SHIFT EQU 2
cyCapsense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
cyCapsense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
cyCapsense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
cyCapsense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
cyCapsense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyCapsense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
cyCapsense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyCapsense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
cyCapsense_Cmod__Cmod__MASK EQU 0x04
cyCapsense_Cmod__Cmod__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
cyCapsense_Cmod__Cmod__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
cyCapsense_Cmod__Cmod__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
cyCapsense_Cmod__Cmod__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
cyCapsense_Cmod__Cmod__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
cyCapsense_Cmod__Cmod__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
cyCapsense_Cmod__Cmod__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
cyCapsense_Cmod__Cmod__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
cyCapsense_Cmod__Cmod__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
cyCapsense_Cmod__Cmod__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
cyCapsense_Cmod__Cmod__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
cyCapsense_Cmod__Cmod__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
cyCapsense_Cmod__Cmod__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
cyCapsense_Cmod__Cmod__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
cyCapsense_Cmod__Cmod__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
cyCapsense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
cyCapsense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
cyCapsense_Cmod__Cmod__PORT EQU 4
cyCapsense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
cyCapsense_Cmod__Cmod__SHIFT EQU 2
cyCapsense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
cyCapsense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
cyCapsense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
cyCapsense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
cyCapsense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyCapsense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
cyCapsense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyCapsense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
cyCapsense_Cmod__MASK EQU 0x04
cyCapsense_Cmod__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
cyCapsense_Cmod__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
cyCapsense_Cmod__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
cyCapsense_Cmod__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
cyCapsense_Cmod__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
cyCapsense_Cmod__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
cyCapsense_Cmod__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
cyCapsense_Cmod__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
cyCapsense_Cmod__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
cyCapsense_Cmod__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
cyCapsense_Cmod__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
cyCapsense_Cmod__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
cyCapsense_Cmod__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
cyCapsense_Cmod__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
cyCapsense_Cmod__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
cyCapsense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
cyCapsense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
cyCapsense_Cmod__PORT EQU 4
cyCapsense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
cyCapsense_Cmod__SHIFT EQU 2
cyCapsense_CSD__CSD_CONFIG EQU CYREG_CSD0_CONFIG
cyCapsense_CSD__CSD_COUNTER EQU CYREG_CSD0_COUNTER
cyCapsense_CSD__CSD_ID EQU CYREG_CSD0_ID
cyCapsense_CSD__CSD_INTR EQU CYREG_CSD0_INTR
cyCapsense_CSD__CSD_INTR_SET EQU CYREG_CSD0_INTR_SET
cyCapsense_CSD__CSD_NUMBER EQU 0
cyCapsense_CSD__CSD_PWM EQU CYREG_CSD0_PWM
cyCapsense_CSD__CSD_STATUS EQU CYREG_CSD0_STATUS
cyCapsense_IDACMod_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
cyCapsense_IDACMod_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
cyCapsense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
cyCapsense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
cyCapsense_IDACMod_cy_psoc4_idac__IDAC_NUMBER EQU 1
cyCapsense_IDACMod_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
cyCapsense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT EQU 16
cyCapsense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
cyCapsense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
cyCapsense_ISR__INTC_MASK EQU 0x40000
cyCapsense_ISR__INTC_NUMBER EQU 18
cyCapsense_ISR__INTC_PRIOR_MASK EQU 0xC00000
cyCapsense_ISR__INTC_PRIOR_NUM EQU 3
cyCapsense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
cyCapsense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
cyCapsense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
cyCapsense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
cyCapsense_ModClk__DIV_ID EQU 0x00000040
cyCapsense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
cyCapsense_ModClk__PA_DIV_ID EQU 0x000000FF
cyCapsense_Sns__0__DR EQU CYREG_GPIO_PRT7_DR
cyCapsense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
cyCapsense_Sns__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
cyCapsense_Sns__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
cyCapsense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
cyCapsense_Sns__0__HSIOM_MASK EQU 0x000000F0
cyCapsense_Sns__0__HSIOM_SHIFT EQU 4
cyCapsense_Sns__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
cyCapsense_Sns__0__INTR EQU CYREG_GPIO_PRT7_INTR
cyCapsense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
cyCapsense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
cyCapsense_Sns__0__MASK EQU 0x02
cyCapsense_Sns__0__PC EQU CYREG_GPIO_PRT7_PC
cyCapsense_Sns__0__PC2 EQU CYREG_GPIO_PRT7_PC2
cyCapsense_Sns__0__PORT EQU 7
cyCapsense_Sns__0__PS EQU CYREG_GPIO_PRT7_PS
cyCapsense_Sns__0__SHIFT EQU 1
cyCapsense_Sns__1__DR EQU CYREG_GPIO_PRT7_DR
cyCapsense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
cyCapsense_Sns__1__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
cyCapsense_Sns__1__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
cyCapsense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL7
cyCapsense_Sns__1__HSIOM_MASK EQU 0x0000000F
cyCapsense_Sns__1__HSIOM_SHIFT EQU 0
cyCapsense_Sns__1__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
cyCapsense_Sns__1__INTR EQU CYREG_GPIO_PRT7_INTR
cyCapsense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
cyCapsense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT7_INTR
cyCapsense_Sns__1__MASK EQU 0x01
cyCapsense_Sns__1__PC EQU CYREG_GPIO_PRT7_PC
cyCapsense_Sns__1__PC2 EQU CYREG_GPIO_PRT7_PC2
cyCapsense_Sns__1__PORT EQU 7
cyCapsense_Sns__1__PS EQU CYREG_GPIO_PRT7_PS
cyCapsense_Sns__1__SHIFT EQU 0
cyCapsense_Sns__2__DR EQU CYREG_GPIO_PRT4_DR
cyCapsense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
cyCapsense_Sns__2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
cyCapsense_Sns__2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
cyCapsense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL4
cyCapsense_Sns__2__HSIOM_MASK EQU 0x0F000000
cyCapsense_Sns__2__HSIOM_SHIFT EQU 24
cyCapsense_Sns__2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyCapsense_Sns__2__INTR EQU CYREG_GPIO_PRT4_INTR
cyCapsense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyCapsense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
cyCapsense_Sns__2__MASK EQU 0x40
cyCapsense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
cyCapsense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
cyCapsense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
cyCapsense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
cyCapsense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
cyCapsense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
cyCapsense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
cyCapsense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
cyCapsense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
cyCapsense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
cyCapsense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
cyCapsense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
cyCapsense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
cyCapsense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
cyCapsense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
cyCapsense_Sns__2__PC EQU CYREG_GPIO_PRT4_PC
cyCapsense_Sns__2__PC2 EQU CYREG_GPIO_PRT4_PC2
cyCapsense_Sns__2__PORT EQU 4
cyCapsense_Sns__2__PS EQU CYREG_GPIO_PRT4_PS
cyCapsense_Sns__2__SHIFT EQU 6
cyCapsense_Sns__Button0_Sns0__DR EQU CYREG_GPIO_PRT7_DR
cyCapsense_Sns__Button0_Sns0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
cyCapsense_Sns__Button0_Sns0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
cyCapsense_Sns__Button0_Sns0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
cyCapsense_Sns__Button0_Sns0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
cyCapsense_Sns__Button0_Sns0__INTR EQU CYREG_GPIO_PRT7_INTR
cyCapsense_Sns__Button0_Sns0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
cyCapsense_Sns__Button0_Sns0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
cyCapsense_Sns__Button0_Sns0__MASK EQU 0x02
cyCapsense_Sns__Button0_Sns0__PC EQU CYREG_GPIO_PRT7_PC
cyCapsense_Sns__Button0_Sns0__PC2 EQU CYREG_GPIO_PRT7_PC2
cyCapsense_Sns__Button0_Sns0__PORT EQU 7
cyCapsense_Sns__Button0_Sns0__PS EQU CYREG_GPIO_PRT7_PS
cyCapsense_Sns__Button0_Sns0__SHIFT EQU 1
cyCapsense_Sns__Button1_Sns0__DR EQU CYREG_GPIO_PRT7_DR
cyCapsense_Sns__Button1_Sns0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
cyCapsense_Sns__Button1_Sns0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
cyCapsense_Sns__Button1_Sns0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
cyCapsense_Sns__Button1_Sns0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
cyCapsense_Sns__Button1_Sns0__INTR EQU CYREG_GPIO_PRT7_INTR
cyCapsense_Sns__Button1_Sns0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
cyCapsense_Sns__Button1_Sns0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
cyCapsense_Sns__Button1_Sns0__MASK EQU 0x01
cyCapsense_Sns__Button1_Sns0__PC EQU CYREG_GPIO_PRT7_PC
cyCapsense_Sns__Button1_Sns0__PC2 EQU CYREG_GPIO_PRT7_PC2
cyCapsense_Sns__Button1_Sns0__PORT EQU 7
cyCapsense_Sns__Button1_Sns0__PS EQU CYREG_GPIO_PRT7_PS
cyCapsense_Sns__Button1_Sns0__SHIFT EQU 0
cyCapsense_Sns__Button2_Sns0__DR EQU CYREG_GPIO_PRT4_DR
cyCapsense_Sns__Button2_Sns0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
cyCapsense_Sns__Button2_Sns0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
cyCapsense_Sns__Button2_Sns0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
cyCapsense_Sns__Button2_Sns0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyCapsense_Sns__Button2_Sns0__INTR EQU CYREG_GPIO_PRT4_INTR
cyCapsense_Sns__Button2_Sns0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
cyCapsense_Sns__Button2_Sns0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
cyCapsense_Sns__Button2_Sns0__MASK EQU 0x40
cyCapsense_Sns__Button2_Sns0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
cyCapsense_Sns__Button2_Sns0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
cyCapsense_Sns__Button2_Sns0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
cyCapsense_Sns__Button2_Sns0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
cyCapsense_Sns__Button2_Sns0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
cyCapsense_Sns__Button2_Sns0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
cyCapsense_Sns__Button2_Sns0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
cyCapsense_Sns__Button2_Sns0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
cyCapsense_Sns__Button2_Sns0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
cyCapsense_Sns__Button2_Sns0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
cyCapsense_Sns__Button2_Sns0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
cyCapsense_Sns__Button2_Sns0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
cyCapsense_Sns__Button2_Sns0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
cyCapsense_Sns__Button2_Sns0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
cyCapsense_Sns__Button2_Sns0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
cyCapsense_Sns__Button2_Sns0__PC EQU CYREG_GPIO_PRT4_PC
cyCapsense_Sns__Button2_Sns0__PC2 EQU CYREG_GPIO_PRT4_PC2
cyCapsense_Sns__Button2_Sns0__PORT EQU 4
cyCapsense_Sns__Button2_Sns0__PS EQU CYREG_GPIO_PRT4_PS
cyCapsense_Sns__Button2_Sns0__SHIFT EQU 6
cyCapsense_SnsClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
cyCapsense_SnsClk__DIV_ID EQU 0x00000041
cyCapsense_SnsClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
cyCapsense_SnsClk__PA_DIV_ID EQU 0x000000FF

/* cyCol1_p03 */
cyCol1_p03__0__DR EQU CYREG_GPIO_PRT0_DR
cyCol1_p03__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
cyCol1_p03__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
cyCol1_p03__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
cyCol1_p03__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
cyCol1_p03__0__HSIOM_MASK EQU 0x0000F000
cyCol1_p03__0__HSIOM_SHIFT EQU 12
cyCol1_p03__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol1_p03__0__INTR EQU CYREG_GPIO_PRT0_INTR
cyCol1_p03__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol1_p03__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
cyCol1_p03__0__MASK EQU 0x08
cyCol1_p03__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
cyCol1_p03__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
cyCol1_p03__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
cyCol1_p03__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
cyCol1_p03__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
cyCol1_p03__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
cyCol1_p03__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
cyCol1_p03__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
cyCol1_p03__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
cyCol1_p03__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
cyCol1_p03__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
cyCol1_p03__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
cyCol1_p03__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
cyCol1_p03__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
cyCol1_p03__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
cyCol1_p03__0__PC EQU CYREG_GPIO_PRT0_PC
cyCol1_p03__0__PC2 EQU CYREG_GPIO_PRT0_PC2
cyCol1_p03__0__PORT EQU 0
cyCol1_p03__0__PS EQU CYREG_GPIO_PRT0_PS
cyCol1_p03__0__SHIFT EQU 3
cyCol1_p03__DR EQU CYREG_GPIO_PRT0_DR
cyCol1_p03__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
cyCol1_p03__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
cyCol1_p03__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
cyCol1_p03__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol1_p03__INTR EQU CYREG_GPIO_PRT0_INTR
cyCol1_p03__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol1_p03__INTSTAT EQU CYREG_GPIO_PRT0_INTR
cyCol1_p03__MASK EQU 0x08
cyCol1_p03__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
cyCol1_p03__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
cyCol1_p03__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
cyCol1_p03__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
cyCol1_p03__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
cyCol1_p03__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
cyCol1_p03__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
cyCol1_p03__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
cyCol1_p03__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
cyCol1_p03__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
cyCol1_p03__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
cyCol1_p03__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
cyCol1_p03__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
cyCol1_p03__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
cyCol1_p03__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
cyCol1_p03__PC EQU CYREG_GPIO_PRT0_PC
cyCol1_p03__PC2 EQU CYREG_GPIO_PRT0_PC2
cyCol1_p03__PORT EQU 0
cyCol1_p03__PS EQU CYREG_GPIO_PRT0_PS
cyCol1_p03__SHIFT EQU 3

/* cyCol2_p02 */
cyCol2_p02__0__DR EQU CYREG_GPIO_PRT0_DR
cyCol2_p02__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
cyCol2_p02__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
cyCol2_p02__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
cyCol2_p02__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
cyCol2_p02__0__HSIOM_MASK EQU 0x00000F00
cyCol2_p02__0__HSIOM_SHIFT EQU 8
cyCol2_p02__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol2_p02__0__INTR EQU CYREG_GPIO_PRT0_INTR
cyCol2_p02__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol2_p02__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
cyCol2_p02__0__MASK EQU 0x04
cyCol2_p02__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
cyCol2_p02__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
cyCol2_p02__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
cyCol2_p02__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
cyCol2_p02__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
cyCol2_p02__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
cyCol2_p02__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
cyCol2_p02__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
cyCol2_p02__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
cyCol2_p02__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
cyCol2_p02__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
cyCol2_p02__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
cyCol2_p02__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
cyCol2_p02__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
cyCol2_p02__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
cyCol2_p02__0__PC EQU CYREG_GPIO_PRT0_PC
cyCol2_p02__0__PC2 EQU CYREG_GPIO_PRT0_PC2
cyCol2_p02__0__PORT EQU 0
cyCol2_p02__0__PS EQU CYREG_GPIO_PRT0_PS
cyCol2_p02__0__SHIFT EQU 2
cyCol2_p02__DR EQU CYREG_GPIO_PRT0_DR
cyCol2_p02__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
cyCol2_p02__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
cyCol2_p02__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
cyCol2_p02__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol2_p02__INTR EQU CYREG_GPIO_PRT0_INTR
cyCol2_p02__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol2_p02__INTSTAT EQU CYREG_GPIO_PRT0_INTR
cyCol2_p02__MASK EQU 0x04
cyCol2_p02__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
cyCol2_p02__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
cyCol2_p02__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
cyCol2_p02__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
cyCol2_p02__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
cyCol2_p02__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
cyCol2_p02__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
cyCol2_p02__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
cyCol2_p02__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
cyCol2_p02__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
cyCol2_p02__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
cyCol2_p02__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
cyCol2_p02__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
cyCol2_p02__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
cyCol2_p02__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
cyCol2_p02__PC EQU CYREG_GPIO_PRT0_PC
cyCol2_p02__PC2 EQU CYREG_GPIO_PRT0_PC2
cyCol2_p02__PORT EQU 0
cyCol2_p02__PS EQU CYREG_GPIO_PRT0_PS
cyCol2_p02__SHIFT EQU 2

/* cyCol3_p01 */
cyCol3_p01__0__DR EQU CYREG_GPIO_PRT0_DR
cyCol3_p01__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
cyCol3_p01__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
cyCol3_p01__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
cyCol3_p01__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
cyCol3_p01__0__HSIOM_MASK EQU 0x000000F0
cyCol3_p01__0__HSIOM_SHIFT EQU 4
cyCol3_p01__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol3_p01__0__INTR EQU CYREG_GPIO_PRT0_INTR
cyCol3_p01__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol3_p01__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
cyCol3_p01__0__MASK EQU 0x02
cyCol3_p01__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
cyCol3_p01__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
cyCol3_p01__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
cyCol3_p01__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
cyCol3_p01__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
cyCol3_p01__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
cyCol3_p01__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
cyCol3_p01__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
cyCol3_p01__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
cyCol3_p01__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
cyCol3_p01__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
cyCol3_p01__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
cyCol3_p01__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
cyCol3_p01__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
cyCol3_p01__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
cyCol3_p01__0__PC EQU CYREG_GPIO_PRT0_PC
cyCol3_p01__0__PC2 EQU CYREG_GPIO_PRT0_PC2
cyCol3_p01__0__PORT EQU 0
cyCol3_p01__0__PS EQU CYREG_GPIO_PRT0_PS
cyCol3_p01__0__SHIFT EQU 1
cyCol3_p01__DR EQU CYREG_GPIO_PRT0_DR
cyCol3_p01__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
cyCol3_p01__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
cyCol3_p01__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
cyCol3_p01__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol3_p01__INTR EQU CYREG_GPIO_PRT0_INTR
cyCol3_p01__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol3_p01__INTSTAT EQU CYREG_GPIO_PRT0_INTR
cyCol3_p01__MASK EQU 0x02
cyCol3_p01__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
cyCol3_p01__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
cyCol3_p01__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
cyCol3_p01__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
cyCol3_p01__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
cyCol3_p01__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
cyCol3_p01__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
cyCol3_p01__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
cyCol3_p01__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
cyCol3_p01__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
cyCol3_p01__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
cyCol3_p01__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
cyCol3_p01__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
cyCol3_p01__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
cyCol3_p01__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
cyCol3_p01__PC EQU CYREG_GPIO_PRT0_PC
cyCol3_p01__PC2 EQU CYREG_GPIO_PRT0_PC2
cyCol3_p01__PORT EQU 0
cyCol3_p01__PS EQU CYREG_GPIO_PRT0_PS
cyCol3_p01__SHIFT EQU 1

/* cyCol4_p00 */
cyCol4_p00__0__DR EQU CYREG_GPIO_PRT0_DR
cyCol4_p00__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
cyCol4_p00__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
cyCol4_p00__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
cyCol4_p00__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
cyCol4_p00__0__HSIOM_MASK EQU 0x0000000F
cyCol4_p00__0__HSIOM_SHIFT EQU 0
cyCol4_p00__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol4_p00__0__INTR EQU CYREG_GPIO_PRT0_INTR
cyCol4_p00__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol4_p00__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
cyCol4_p00__0__MASK EQU 0x01
cyCol4_p00__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
cyCol4_p00__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
cyCol4_p00__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
cyCol4_p00__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
cyCol4_p00__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
cyCol4_p00__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
cyCol4_p00__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
cyCol4_p00__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
cyCol4_p00__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
cyCol4_p00__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
cyCol4_p00__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
cyCol4_p00__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
cyCol4_p00__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
cyCol4_p00__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
cyCol4_p00__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
cyCol4_p00__0__PC EQU CYREG_GPIO_PRT0_PC
cyCol4_p00__0__PC2 EQU CYREG_GPIO_PRT0_PC2
cyCol4_p00__0__PORT EQU 0
cyCol4_p00__0__PS EQU CYREG_GPIO_PRT0_PS
cyCol4_p00__0__SHIFT EQU 0
cyCol4_p00__DR EQU CYREG_GPIO_PRT0_DR
cyCol4_p00__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
cyCol4_p00__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
cyCol4_p00__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
cyCol4_p00__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol4_p00__INTR EQU CYREG_GPIO_PRT0_INTR
cyCol4_p00__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
cyCol4_p00__INTSTAT EQU CYREG_GPIO_PRT0_INTR
cyCol4_p00__MASK EQU 0x01
cyCol4_p00__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
cyCol4_p00__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
cyCol4_p00__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
cyCol4_p00__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
cyCol4_p00__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
cyCol4_p00__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
cyCol4_p00__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
cyCol4_p00__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
cyCol4_p00__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
cyCol4_p00__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
cyCol4_p00__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
cyCol4_p00__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
cyCol4_p00__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
cyCol4_p00__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
cyCol4_p00__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
cyCol4_p00__PC EQU CYREG_GPIO_PRT0_PC
cyCol4_p00__PC2 EQU CYREG_GPIO_PRT0_PC2
cyCol4_p00__PORT EQU 0
cyCol4_p00__PS EQU CYREG_GPIO_PRT0_PS
cyCol4_p00__SHIFT EQU 0

/* cySegA_p20 */
cySegA_p20__0__DR EQU CYREG_GPIO_PRT2_DR
cySegA_p20__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegA_p20__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegA_p20__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegA_p20__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
cySegA_p20__0__HSIOM_MASK EQU 0x0000000F
cySegA_p20__0__HSIOM_SHIFT EQU 0
cySegA_p20__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegA_p20__0__INTR EQU CYREG_GPIO_PRT2_INTR
cySegA_p20__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegA_p20__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegA_p20__0__MASK EQU 0x01
cySegA_p20__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegA_p20__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegA_p20__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegA_p20__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegA_p20__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegA_p20__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegA_p20__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegA_p20__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegA_p20__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegA_p20__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegA_p20__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegA_p20__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegA_p20__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegA_p20__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegA_p20__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegA_p20__0__PC EQU CYREG_GPIO_PRT2_PC
cySegA_p20__0__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegA_p20__0__PORT EQU 2
cySegA_p20__0__PS EQU CYREG_GPIO_PRT2_PS
cySegA_p20__0__SHIFT EQU 0
cySegA_p20__DR EQU CYREG_GPIO_PRT2_DR
cySegA_p20__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegA_p20__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegA_p20__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegA_p20__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegA_p20__INTR EQU CYREG_GPIO_PRT2_INTR
cySegA_p20__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegA_p20__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegA_p20__MASK EQU 0x01
cySegA_p20__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegA_p20__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegA_p20__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegA_p20__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegA_p20__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegA_p20__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegA_p20__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegA_p20__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegA_p20__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegA_p20__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegA_p20__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegA_p20__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegA_p20__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegA_p20__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegA_p20__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegA_p20__PC EQU CYREG_GPIO_PRT2_PC
cySegA_p20__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegA_p20__PORT EQU 2
cySegA_p20__PS EQU CYREG_GPIO_PRT2_PS
cySegA_p20__SHIFT EQU 0

/* cySegB_p21 */
cySegB_p21__0__DR EQU CYREG_GPIO_PRT2_DR
cySegB_p21__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegB_p21__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegB_p21__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegB_p21__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
cySegB_p21__0__HSIOM_MASK EQU 0x000000F0
cySegB_p21__0__HSIOM_SHIFT EQU 4
cySegB_p21__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegB_p21__0__INTR EQU CYREG_GPIO_PRT2_INTR
cySegB_p21__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegB_p21__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegB_p21__0__MASK EQU 0x02
cySegB_p21__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegB_p21__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegB_p21__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegB_p21__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegB_p21__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegB_p21__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegB_p21__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegB_p21__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegB_p21__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegB_p21__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegB_p21__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegB_p21__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegB_p21__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegB_p21__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegB_p21__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegB_p21__0__PC EQU CYREG_GPIO_PRT2_PC
cySegB_p21__0__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegB_p21__0__PORT EQU 2
cySegB_p21__0__PS EQU CYREG_GPIO_PRT2_PS
cySegB_p21__0__SHIFT EQU 1
cySegB_p21__DR EQU CYREG_GPIO_PRT2_DR
cySegB_p21__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegB_p21__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegB_p21__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegB_p21__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegB_p21__INTR EQU CYREG_GPIO_PRT2_INTR
cySegB_p21__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegB_p21__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegB_p21__MASK EQU 0x02
cySegB_p21__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegB_p21__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegB_p21__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegB_p21__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegB_p21__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegB_p21__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegB_p21__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegB_p21__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegB_p21__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegB_p21__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegB_p21__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegB_p21__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegB_p21__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegB_p21__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegB_p21__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegB_p21__PC EQU CYREG_GPIO_PRT2_PC
cySegB_p21__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegB_p21__PORT EQU 2
cySegB_p21__PS EQU CYREG_GPIO_PRT2_PS
cySegB_p21__SHIFT EQU 1

/* cySegC_p22 */
cySegC_p22__0__DR EQU CYREG_GPIO_PRT2_DR
cySegC_p22__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegC_p22__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegC_p22__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegC_p22__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
cySegC_p22__0__HSIOM_MASK EQU 0x00000F00
cySegC_p22__0__HSIOM_SHIFT EQU 8
cySegC_p22__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegC_p22__0__INTR EQU CYREG_GPIO_PRT2_INTR
cySegC_p22__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegC_p22__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegC_p22__0__MASK EQU 0x04
cySegC_p22__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegC_p22__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegC_p22__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegC_p22__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegC_p22__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegC_p22__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegC_p22__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegC_p22__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegC_p22__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegC_p22__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegC_p22__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegC_p22__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegC_p22__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegC_p22__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegC_p22__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegC_p22__0__PC EQU CYREG_GPIO_PRT2_PC
cySegC_p22__0__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegC_p22__0__PORT EQU 2
cySegC_p22__0__PS EQU CYREG_GPIO_PRT2_PS
cySegC_p22__0__SHIFT EQU 2
cySegC_p22__DR EQU CYREG_GPIO_PRT2_DR
cySegC_p22__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegC_p22__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegC_p22__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegC_p22__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegC_p22__INTR EQU CYREG_GPIO_PRT2_INTR
cySegC_p22__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegC_p22__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegC_p22__MASK EQU 0x04
cySegC_p22__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegC_p22__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegC_p22__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegC_p22__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegC_p22__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegC_p22__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegC_p22__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegC_p22__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegC_p22__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegC_p22__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegC_p22__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegC_p22__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegC_p22__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegC_p22__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegC_p22__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegC_p22__PC EQU CYREG_GPIO_PRT2_PC
cySegC_p22__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegC_p22__PORT EQU 2
cySegC_p22__PS EQU CYREG_GPIO_PRT2_PS
cySegC_p22__SHIFT EQU 2

/* cySegD_p23 */
cySegD_p23__0__DR EQU CYREG_GPIO_PRT2_DR
cySegD_p23__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegD_p23__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegD_p23__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegD_p23__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
cySegD_p23__0__HSIOM_MASK EQU 0x0000F000
cySegD_p23__0__HSIOM_SHIFT EQU 12
cySegD_p23__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegD_p23__0__INTR EQU CYREG_GPIO_PRT2_INTR
cySegD_p23__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegD_p23__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegD_p23__0__MASK EQU 0x08
cySegD_p23__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegD_p23__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegD_p23__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegD_p23__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegD_p23__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegD_p23__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegD_p23__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegD_p23__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegD_p23__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegD_p23__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegD_p23__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegD_p23__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegD_p23__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegD_p23__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegD_p23__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegD_p23__0__PC EQU CYREG_GPIO_PRT2_PC
cySegD_p23__0__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegD_p23__0__PORT EQU 2
cySegD_p23__0__PS EQU CYREG_GPIO_PRT2_PS
cySegD_p23__0__SHIFT EQU 3
cySegD_p23__DR EQU CYREG_GPIO_PRT2_DR
cySegD_p23__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegD_p23__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegD_p23__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegD_p23__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegD_p23__INTR EQU CYREG_GPIO_PRT2_INTR
cySegD_p23__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegD_p23__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegD_p23__MASK EQU 0x08
cySegD_p23__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegD_p23__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegD_p23__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegD_p23__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegD_p23__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegD_p23__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegD_p23__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegD_p23__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegD_p23__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegD_p23__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegD_p23__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegD_p23__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegD_p23__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegD_p23__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegD_p23__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegD_p23__PC EQU CYREG_GPIO_PRT2_PC
cySegD_p23__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegD_p23__PORT EQU 2
cySegD_p23__PS EQU CYREG_GPIO_PRT2_PS
cySegD_p23__SHIFT EQU 3

/* cySegE_p24 */
cySegE_p24__0__DR EQU CYREG_GPIO_PRT2_DR
cySegE_p24__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegE_p24__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegE_p24__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegE_p24__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
cySegE_p24__0__HSIOM_MASK EQU 0x000F0000
cySegE_p24__0__HSIOM_SHIFT EQU 16
cySegE_p24__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegE_p24__0__INTR EQU CYREG_GPIO_PRT2_INTR
cySegE_p24__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegE_p24__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegE_p24__0__MASK EQU 0x10
cySegE_p24__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegE_p24__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegE_p24__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegE_p24__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegE_p24__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegE_p24__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegE_p24__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegE_p24__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegE_p24__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegE_p24__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegE_p24__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegE_p24__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegE_p24__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegE_p24__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegE_p24__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegE_p24__0__PC EQU CYREG_GPIO_PRT2_PC
cySegE_p24__0__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegE_p24__0__PORT EQU 2
cySegE_p24__0__PS EQU CYREG_GPIO_PRT2_PS
cySegE_p24__0__SHIFT EQU 4
cySegE_p24__DR EQU CYREG_GPIO_PRT2_DR
cySegE_p24__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegE_p24__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegE_p24__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegE_p24__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegE_p24__INTR EQU CYREG_GPIO_PRT2_INTR
cySegE_p24__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegE_p24__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegE_p24__MASK EQU 0x10
cySegE_p24__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegE_p24__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegE_p24__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegE_p24__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegE_p24__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegE_p24__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegE_p24__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegE_p24__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegE_p24__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegE_p24__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegE_p24__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegE_p24__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegE_p24__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegE_p24__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegE_p24__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegE_p24__PC EQU CYREG_GPIO_PRT2_PC
cySegE_p24__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegE_p24__PORT EQU 2
cySegE_p24__PS EQU CYREG_GPIO_PRT2_PS
cySegE_p24__SHIFT EQU 4

/* cySegF_p25 */
cySegF_p25__0__DR EQU CYREG_GPIO_PRT2_DR
cySegF_p25__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegF_p25__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegF_p25__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegF_p25__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
cySegF_p25__0__HSIOM_MASK EQU 0x00F00000
cySegF_p25__0__HSIOM_SHIFT EQU 20
cySegF_p25__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegF_p25__0__INTR EQU CYREG_GPIO_PRT2_INTR
cySegF_p25__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegF_p25__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegF_p25__0__MASK EQU 0x20
cySegF_p25__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegF_p25__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegF_p25__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegF_p25__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegF_p25__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegF_p25__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegF_p25__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegF_p25__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegF_p25__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegF_p25__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegF_p25__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegF_p25__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegF_p25__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegF_p25__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegF_p25__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegF_p25__0__PC EQU CYREG_GPIO_PRT2_PC
cySegF_p25__0__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegF_p25__0__PORT EQU 2
cySegF_p25__0__PS EQU CYREG_GPIO_PRT2_PS
cySegF_p25__0__SHIFT EQU 5
cySegF_p25__DR EQU CYREG_GPIO_PRT2_DR
cySegF_p25__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegF_p25__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegF_p25__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegF_p25__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegF_p25__INTR EQU CYREG_GPIO_PRT2_INTR
cySegF_p25__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegF_p25__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegF_p25__MASK EQU 0x20
cySegF_p25__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegF_p25__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegF_p25__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegF_p25__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegF_p25__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegF_p25__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegF_p25__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegF_p25__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegF_p25__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegF_p25__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegF_p25__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegF_p25__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegF_p25__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegF_p25__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegF_p25__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegF_p25__PC EQU CYREG_GPIO_PRT2_PC
cySegF_p25__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegF_p25__PORT EQU 2
cySegF_p25__PS EQU CYREG_GPIO_PRT2_PS
cySegF_p25__SHIFT EQU 5

/* cySegG_p26 */
cySegG_p26__0__DR EQU CYREG_GPIO_PRT2_DR
cySegG_p26__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegG_p26__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegG_p26__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegG_p26__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
cySegG_p26__0__HSIOM_MASK EQU 0x0F000000
cySegG_p26__0__HSIOM_SHIFT EQU 24
cySegG_p26__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegG_p26__0__INTR EQU CYREG_GPIO_PRT2_INTR
cySegG_p26__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegG_p26__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegG_p26__0__MASK EQU 0x40
cySegG_p26__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegG_p26__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegG_p26__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegG_p26__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegG_p26__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegG_p26__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegG_p26__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegG_p26__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegG_p26__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegG_p26__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegG_p26__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegG_p26__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegG_p26__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegG_p26__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegG_p26__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegG_p26__0__PC EQU CYREG_GPIO_PRT2_PC
cySegG_p26__0__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegG_p26__0__PORT EQU 2
cySegG_p26__0__PS EQU CYREG_GPIO_PRT2_PS
cySegG_p26__0__SHIFT EQU 6
cySegG_p26__DR EQU CYREG_GPIO_PRT2_DR
cySegG_p26__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
cySegG_p26__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
cySegG_p26__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
cySegG_p26__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegG_p26__INTR EQU CYREG_GPIO_PRT2_INTR
cySegG_p26__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
cySegG_p26__INTSTAT EQU CYREG_GPIO_PRT2_INTR
cySegG_p26__MASK EQU 0x40
cySegG_p26__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
cySegG_p26__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
cySegG_p26__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
cySegG_p26__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
cySegG_p26__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
cySegG_p26__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
cySegG_p26__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
cySegG_p26__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
cySegG_p26__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
cySegG_p26__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
cySegG_p26__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
cySegG_p26__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
cySegG_p26__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
cySegG_p26__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
cySegG_p26__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
cySegG_p26__PC EQU CYREG_GPIO_PRT2_PC
cySegG_p26__PC2 EQU CYREG_GPIO_PRT2_PC2
cySegG_p26__PORT EQU 2
cySegG_p26__PS EQU CYREG_GPIO_PRT2_PS
cySegG_p26__SHIFT EQU 6

/* cyBuzzerPWM */
cyBuzzerPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
cyBuzzerPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
cyBuzzerPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
cyBuzzerPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
cyBuzzerPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
cyBuzzerPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
cyBuzzerPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
cyBuzzerPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
cyBuzzerPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
cyBuzzerPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
cyBuzzerPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
cyBuzzerPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* cyBuzzer_p55 */
cyBuzzer_p55__0__DR EQU CYREG_GPIO_PRT5_DR
cyBuzzer_p55__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
cyBuzzer_p55__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
cyBuzzer_p55__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
cyBuzzer_p55__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
cyBuzzer_p55__0__HSIOM_MASK EQU 0x00F00000
cyBuzzer_p55__0__HSIOM_SHIFT EQU 20
cyBuzzer_p55__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyBuzzer_p55__0__INTR EQU CYREG_GPIO_PRT5_INTR
cyBuzzer_p55__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyBuzzer_p55__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
cyBuzzer_p55__0__MASK EQU 0x20
cyBuzzer_p55__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
cyBuzzer_p55__0__OUT_SEL_SHIFT EQU 10
cyBuzzer_p55__0__OUT_SEL_VAL EQU 1
cyBuzzer_p55__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
cyBuzzer_p55__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
cyBuzzer_p55__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
cyBuzzer_p55__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
cyBuzzer_p55__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
cyBuzzer_p55__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
cyBuzzer_p55__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
cyBuzzer_p55__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
cyBuzzer_p55__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
cyBuzzer_p55__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
cyBuzzer_p55__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
cyBuzzer_p55__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
cyBuzzer_p55__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
cyBuzzer_p55__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
cyBuzzer_p55__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
cyBuzzer_p55__0__PC EQU CYREG_GPIO_PRT5_PC
cyBuzzer_p55__0__PC2 EQU CYREG_GPIO_PRT5_PC2
cyBuzzer_p55__0__PORT EQU 5
cyBuzzer_p55__0__PS EQU CYREG_GPIO_PRT5_PS
cyBuzzer_p55__0__SHIFT EQU 5
cyBuzzer_p55__DR EQU CYREG_GPIO_PRT5_DR
cyBuzzer_p55__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
cyBuzzer_p55__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
cyBuzzer_p55__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
cyBuzzer_p55__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyBuzzer_p55__INTR EQU CYREG_GPIO_PRT5_INTR
cyBuzzer_p55__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyBuzzer_p55__INTSTAT EQU CYREG_GPIO_PRT5_INTR
cyBuzzer_p55__MASK EQU 0x20
cyBuzzer_p55__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
cyBuzzer_p55__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
cyBuzzer_p55__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
cyBuzzer_p55__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
cyBuzzer_p55__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
cyBuzzer_p55__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
cyBuzzer_p55__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
cyBuzzer_p55__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
cyBuzzer_p55__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
cyBuzzer_p55__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
cyBuzzer_p55__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
cyBuzzer_p55__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
cyBuzzer_p55__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
cyBuzzer_p55__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
cyBuzzer_p55__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
cyBuzzer_p55__PC EQU CYREG_GPIO_PRT5_PC
cyBuzzer_p55__PC2 EQU CYREG_GPIO_PRT5_PC2
cyBuzzer_p55__PORT EQU 5
cyBuzzer_p55__PS EQU CYREG_GPIO_PRT5_PS
cyBuzzer_p55__SHIFT EQU 5

/* cyDigit1_p34 */
cyDigit1_p34__0__DR EQU CYREG_GPIO_PRT3_DR
cyDigit1_p34__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
cyDigit1_p34__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
cyDigit1_p34__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
cyDigit1_p34__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
cyDigit1_p34__0__HSIOM_MASK EQU 0x000F0000
cyDigit1_p34__0__HSIOM_SHIFT EQU 16
cyDigit1_p34__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
cyDigit1_p34__0__INTR EQU CYREG_GPIO_PRT3_INTR
cyDigit1_p34__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
cyDigit1_p34__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
cyDigit1_p34__0__MASK EQU 0x10
cyDigit1_p34__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
cyDigit1_p34__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
cyDigit1_p34__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
cyDigit1_p34__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
cyDigit1_p34__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
cyDigit1_p34__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
cyDigit1_p34__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
cyDigit1_p34__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
cyDigit1_p34__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
cyDigit1_p34__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
cyDigit1_p34__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
cyDigit1_p34__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
cyDigit1_p34__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
cyDigit1_p34__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
cyDigit1_p34__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
cyDigit1_p34__0__PC EQU CYREG_GPIO_PRT3_PC
cyDigit1_p34__0__PC2 EQU CYREG_GPIO_PRT3_PC2
cyDigit1_p34__0__PORT EQU 3
cyDigit1_p34__0__PS EQU CYREG_GPIO_PRT3_PS
cyDigit1_p34__0__SHIFT EQU 4
cyDigit1_p34__DR EQU CYREG_GPIO_PRT3_DR
cyDigit1_p34__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
cyDigit1_p34__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
cyDigit1_p34__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
cyDigit1_p34__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
cyDigit1_p34__INTR EQU CYREG_GPIO_PRT3_INTR
cyDigit1_p34__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
cyDigit1_p34__INTSTAT EQU CYREG_GPIO_PRT3_INTR
cyDigit1_p34__MASK EQU 0x10
cyDigit1_p34__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
cyDigit1_p34__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
cyDigit1_p34__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
cyDigit1_p34__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
cyDigit1_p34__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
cyDigit1_p34__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
cyDigit1_p34__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
cyDigit1_p34__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
cyDigit1_p34__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
cyDigit1_p34__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
cyDigit1_p34__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
cyDigit1_p34__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
cyDigit1_p34__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
cyDigit1_p34__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
cyDigit1_p34__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
cyDigit1_p34__PC EQU CYREG_GPIO_PRT3_PC
cyDigit1_p34__PC2 EQU CYREG_GPIO_PRT3_PC2
cyDigit1_p34__PORT EQU 3
cyDigit1_p34__PS EQU CYREG_GPIO_PRT3_PS
cyDigit1_p34__SHIFT EQU 4

/* cyDigit2_p35 */
cyDigit2_p35__0__DR EQU CYREG_GPIO_PRT3_DR
cyDigit2_p35__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
cyDigit2_p35__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
cyDigit2_p35__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
cyDigit2_p35__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
cyDigit2_p35__0__HSIOM_MASK EQU 0x00F00000
cyDigit2_p35__0__HSIOM_SHIFT EQU 20
cyDigit2_p35__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
cyDigit2_p35__0__INTR EQU CYREG_GPIO_PRT3_INTR
cyDigit2_p35__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
cyDigit2_p35__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
cyDigit2_p35__0__MASK EQU 0x20
cyDigit2_p35__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
cyDigit2_p35__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
cyDigit2_p35__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
cyDigit2_p35__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
cyDigit2_p35__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
cyDigit2_p35__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
cyDigit2_p35__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
cyDigit2_p35__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
cyDigit2_p35__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
cyDigit2_p35__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
cyDigit2_p35__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
cyDigit2_p35__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
cyDigit2_p35__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
cyDigit2_p35__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
cyDigit2_p35__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
cyDigit2_p35__0__PC EQU CYREG_GPIO_PRT3_PC
cyDigit2_p35__0__PC2 EQU CYREG_GPIO_PRT3_PC2
cyDigit2_p35__0__PORT EQU 3
cyDigit2_p35__0__PS EQU CYREG_GPIO_PRT3_PS
cyDigit2_p35__0__SHIFT EQU 5
cyDigit2_p35__DR EQU CYREG_GPIO_PRT3_DR
cyDigit2_p35__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
cyDigit2_p35__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
cyDigit2_p35__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
cyDigit2_p35__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
cyDigit2_p35__INTR EQU CYREG_GPIO_PRT3_INTR
cyDigit2_p35__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
cyDigit2_p35__INTSTAT EQU CYREG_GPIO_PRT3_INTR
cyDigit2_p35__MASK EQU 0x20
cyDigit2_p35__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
cyDigit2_p35__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
cyDigit2_p35__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
cyDigit2_p35__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
cyDigit2_p35__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
cyDigit2_p35__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
cyDigit2_p35__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
cyDigit2_p35__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
cyDigit2_p35__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
cyDigit2_p35__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
cyDigit2_p35__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
cyDigit2_p35__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
cyDigit2_p35__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
cyDigit2_p35__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
cyDigit2_p35__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
cyDigit2_p35__PC EQU CYREG_GPIO_PRT3_PC
cyDigit2_p35__PC2 EQU CYREG_GPIO_PRT3_PC2
cyDigit2_p35__PORT EQU 3
cyDigit2_p35__PS EQU CYREG_GPIO_PRT3_PS
cyDigit2_p35__SHIFT EQU 5

/* cyUart_p50_p51 */
cyUart_p50_p51_rx__0__DR EQU CYREG_GPIO_PRT5_DR
cyUart_p50_p51_rx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
cyUart_p50_p51_rx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
cyUart_p50_p51_rx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
cyUart_p50_p51_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
cyUart_p50_p51_rx__0__HSIOM_GPIO EQU 0
cyUart_p50_p51_rx__0__HSIOM_I2C EQU 14
cyUart_p50_p51_rx__0__HSIOM_I2C_SCL EQU 14
cyUart_p50_p51_rx__0__HSIOM_MASK EQU 0x0000000F
cyUart_p50_p51_rx__0__HSIOM_SHIFT EQU 0
cyUart_p50_p51_rx__0__HSIOM_SPI EQU 15
cyUart_p50_p51_rx__0__HSIOM_SPI_MOSI EQU 15
cyUart_p50_p51_rx__0__HSIOM_UART EQU 9
cyUart_p50_p51_rx__0__HSIOM_UART_RX EQU 9
cyUart_p50_p51_rx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyUart_p50_p51_rx__0__INTR EQU CYREG_GPIO_PRT5_INTR
cyUart_p50_p51_rx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyUart_p50_p51_rx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
cyUart_p50_p51_rx__0__MASK EQU 0x01
cyUart_p50_p51_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
cyUart_p50_p51_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
cyUart_p50_p51_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
cyUart_p50_p51_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
cyUart_p50_p51_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
cyUart_p50_p51_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
cyUart_p50_p51_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
cyUart_p50_p51_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
cyUart_p50_p51_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
cyUart_p50_p51_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
cyUart_p50_p51_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
cyUart_p50_p51_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
cyUart_p50_p51_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
cyUart_p50_p51_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
cyUart_p50_p51_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
cyUart_p50_p51_rx__0__PC EQU CYREG_GPIO_PRT5_PC
cyUart_p50_p51_rx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
cyUart_p50_p51_rx__0__PORT EQU 5
cyUart_p50_p51_rx__0__PS EQU CYREG_GPIO_PRT5_PS
cyUart_p50_p51_rx__0__SHIFT EQU 0
cyUart_p50_p51_rx__DR EQU CYREG_GPIO_PRT5_DR
cyUart_p50_p51_rx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
cyUart_p50_p51_rx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
cyUart_p50_p51_rx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
cyUart_p50_p51_rx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyUart_p50_p51_rx__INTR EQU CYREG_GPIO_PRT5_INTR
cyUart_p50_p51_rx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyUart_p50_p51_rx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
cyUart_p50_p51_rx__MASK EQU 0x01
cyUart_p50_p51_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
cyUart_p50_p51_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
cyUart_p50_p51_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
cyUart_p50_p51_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
cyUart_p50_p51_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
cyUart_p50_p51_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
cyUart_p50_p51_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
cyUart_p50_p51_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
cyUart_p50_p51_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
cyUart_p50_p51_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
cyUart_p50_p51_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
cyUart_p50_p51_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
cyUart_p50_p51_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
cyUart_p50_p51_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
cyUart_p50_p51_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
cyUart_p50_p51_rx__PC EQU CYREG_GPIO_PRT5_PC
cyUart_p50_p51_rx__PC2 EQU CYREG_GPIO_PRT5_PC2
cyUart_p50_p51_rx__PORT EQU 5
cyUart_p50_p51_rx__PS EQU CYREG_GPIO_PRT5_PS
cyUart_p50_p51_rx__SHIFT EQU 0
cyUart_p50_p51_SCB__CTRL EQU CYREG_SCB2_CTRL
cyUart_p50_p51_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
cyUart_p50_p51_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
cyUart_p50_p51_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
cyUart_p50_p51_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
cyUart_p50_p51_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
cyUart_p50_p51_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
cyUart_p50_p51_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
cyUart_p50_p51_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
cyUart_p50_p51_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
cyUart_p50_p51_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
cyUart_p50_p51_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
cyUart_p50_p51_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
cyUart_p50_p51_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
cyUart_p50_p51_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
cyUart_p50_p51_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
cyUart_p50_p51_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
cyUart_p50_p51_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
cyUart_p50_p51_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
cyUart_p50_p51_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
cyUart_p50_p51_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
cyUart_p50_p51_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
cyUart_p50_p51_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
cyUart_p50_p51_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
cyUart_p50_p51_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
cyUart_p50_p51_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
cyUart_p50_p51_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
cyUart_p50_p51_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
cyUart_p50_p51_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
cyUart_p50_p51_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
cyUart_p50_p51_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
cyUart_p50_p51_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
cyUart_p50_p51_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
cyUart_p50_p51_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
cyUart_p50_p51_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
cyUart_p50_p51_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
cyUart_p50_p51_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
cyUart_p50_p51_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
cyUart_p50_p51_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
cyUart_p50_p51_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
cyUart_p50_p51_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
cyUart_p50_p51_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
cyUart_p50_p51_SCB__INTR_M EQU CYREG_SCB2_INTR_M
cyUart_p50_p51_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
cyUart_p50_p51_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
cyUart_p50_p51_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
cyUart_p50_p51_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
cyUart_p50_p51_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
cyUart_p50_p51_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
cyUart_p50_p51_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
cyUart_p50_p51_SCB__INTR_S EQU CYREG_SCB2_INTR_S
cyUart_p50_p51_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
cyUart_p50_p51_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
cyUart_p50_p51_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
cyUart_p50_p51_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
cyUart_p50_p51_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
cyUart_p50_p51_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
cyUart_p50_p51_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
cyUart_p50_p51_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
cyUart_p50_p51_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
cyUart_p50_p51_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
cyUart_p50_p51_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
cyUart_p50_p51_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
cyUart_p50_p51_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
cyUart_p50_p51_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
cyUart_p50_p51_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
cyUart_p50_p51_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
cyUart_p50_p51_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
cyUart_p50_p51_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
cyUart_p50_p51_SCB__SS0_POSISTION EQU 0
cyUart_p50_p51_SCB__SS1_POSISTION EQU 1
cyUart_p50_p51_SCB__SS2_POSISTION EQU 2
cyUart_p50_p51_SCB__SS3_POSISTION EQU 3
cyUart_p50_p51_SCB__STATUS EQU CYREG_SCB2_STATUS
cyUart_p50_p51_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
cyUart_p50_p51_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
cyUart_p50_p51_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
cyUart_p50_p51_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
cyUart_p50_p51_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
cyUart_p50_p51_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
cyUart_p50_p51_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
cyUart_p50_p51_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
cyUart_p50_p51_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
cyUart_p50_p51_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
cyUart_p50_p51_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
cyUart_p50_p51_SCB_IRQ__INTC_MASK EQU 0x800
cyUart_p50_p51_SCB_IRQ__INTC_NUMBER EQU 11
cyUart_p50_p51_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
cyUart_p50_p51_SCB_IRQ__INTC_PRIOR_NUM EQU 3
cyUart_p50_p51_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
cyUart_p50_p51_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
cyUart_p50_p51_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
cyUart_p50_p51_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
cyUart_p50_p51_SCBCLK__DIV_ID EQU 0x00000042
cyUart_p50_p51_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
cyUart_p50_p51_SCBCLK__PA_DIV_ID EQU 0x000000FF
cyUart_p50_p51_tx__0__DR EQU CYREG_GPIO_PRT5_DR
cyUart_p50_p51_tx__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
cyUart_p50_p51_tx__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
cyUart_p50_p51_tx__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
cyUart_p50_p51_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
cyUart_p50_p51_tx__0__HSIOM_GPIO EQU 0
cyUart_p50_p51_tx__0__HSIOM_I2C EQU 14
cyUart_p50_p51_tx__0__HSIOM_I2C_SDA EQU 14
cyUart_p50_p51_tx__0__HSIOM_MASK EQU 0x000000F0
cyUart_p50_p51_tx__0__HSIOM_SHIFT EQU 4
cyUart_p50_p51_tx__0__HSIOM_SPI EQU 15
cyUart_p50_p51_tx__0__HSIOM_SPI_MISO EQU 15
cyUart_p50_p51_tx__0__HSIOM_UART EQU 9
cyUart_p50_p51_tx__0__HSIOM_UART_TX EQU 9
cyUart_p50_p51_tx__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyUart_p50_p51_tx__0__INTR EQU CYREG_GPIO_PRT5_INTR
cyUart_p50_p51_tx__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyUart_p50_p51_tx__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
cyUart_p50_p51_tx__0__MASK EQU 0x02
cyUart_p50_p51_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
cyUart_p50_p51_tx__0__OUT_SEL_SHIFT EQU 2
cyUart_p50_p51_tx__0__OUT_SEL_VAL EQU -1
cyUart_p50_p51_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
cyUart_p50_p51_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
cyUart_p50_p51_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
cyUart_p50_p51_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
cyUart_p50_p51_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
cyUart_p50_p51_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
cyUart_p50_p51_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
cyUart_p50_p51_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
cyUart_p50_p51_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
cyUart_p50_p51_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
cyUart_p50_p51_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
cyUart_p50_p51_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
cyUart_p50_p51_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
cyUart_p50_p51_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
cyUart_p50_p51_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
cyUart_p50_p51_tx__0__PC EQU CYREG_GPIO_PRT5_PC
cyUart_p50_p51_tx__0__PC2 EQU CYREG_GPIO_PRT5_PC2
cyUart_p50_p51_tx__0__PORT EQU 5
cyUart_p50_p51_tx__0__PS EQU CYREG_GPIO_PRT5_PS
cyUart_p50_p51_tx__0__SHIFT EQU 1
cyUart_p50_p51_tx__DR EQU CYREG_GPIO_PRT5_DR
cyUart_p50_p51_tx__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
cyUart_p50_p51_tx__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
cyUart_p50_p51_tx__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
cyUart_p50_p51_tx__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyUart_p50_p51_tx__INTR EQU CYREG_GPIO_PRT5_INTR
cyUart_p50_p51_tx__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
cyUart_p50_p51_tx__INTSTAT EQU CYREG_GPIO_PRT5_INTR
cyUart_p50_p51_tx__MASK EQU 0x02
cyUart_p50_p51_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
cyUart_p50_p51_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
cyUart_p50_p51_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
cyUart_p50_p51_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
cyUart_p50_p51_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
cyUart_p50_p51_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
cyUart_p50_p51_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
cyUart_p50_p51_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
cyUart_p50_p51_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
cyUart_p50_p51_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
cyUart_p50_p51_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
cyUart_p50_p51_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
cyUart_p50_p51_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
cyUart_p50_p51_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
cyUart_p50_p51_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
cyUart_p50_p51_tx__PC EQU CYREG_GPIO_PRT5_PC
cyUart_p50_p51_tx__PC2 EQU CYREG_GPIO_PRT5_PC2
cyUart_p50_p51_tx__PORT EQU 5
cyUart_p50_p51_tx__PS EQU CYREG_GPIO_PRT5_PS
cyUart_p50_p51_tx__SHIFT EQU 1

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x100E11A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
