// Seed: 3397768327
module module_0 (
    input  id_0,
    output id_1,
    output id_2,
    output id_3
);
  always @(posedge 1 or negedge id_0) begin
    if (!id_0 && id_0) begin
      id_3 <= id_0;
    end else begin
      id_2 = 1 == 1;
    end
  end
endmodule
