Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/DE4_DDR2_UniPHY/ --output-directory=C:/DE4_DDR2_UniPHY/DE4_QSYS/ --report-file=bsf:C:/DE4_DDR2_UniPHY/DE4_QSYS.bsf --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=EP4SGX230KF40C2 --system-info=DEVICE_SPEEDGRADE=2 --component-file=C:/DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Loading DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50_bank3 [clock_source 12.1]
Progress: Parameterizing module clk_50_bank3
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory
Progress: Adding mem_if_ddr2_emif [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif
Progress: Adding nios2_qsys [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding led [altera_avalon_pio 12.1]
Progress: Parameterizing module led
Progress: Adding button [altera_avalon_pio 12.1]
Progress: Parameterizing module button
Progress: Adding mm_clock_crossing_bridge_io [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_io
Progress: Adding ddr2_i2c_scl [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_scl
Progress: Adding ddr2_i2c_sda [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_sda
Progress: Adding spi [altera_avalon_spi 12.1]
Progress: Parameterizing module spi
Progress: Adding mem_if_ddr2_emif_0 [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif_0
Progress: Adding clk_0_bank4 [clock_source 12.1]
Progress: Parameterizing module clk_0_bank4
Progress: Adding mm_clock_crossing_bridge_io_0 [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_io_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE4_QSYS.onchip_memory: Memory will be initialized from onchip_memory.hex
Info: DE4_QSYS.nios2_qsys: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: DE4_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE4_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE4_QSYS.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Error: DE4_QSYS.mm_clock_crossing_bridge_io: mm_clock_crossing_bridge_io.m0_clk must be connected to a clock output
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/DE4_DDR2_UniPHY/ --output-directory=C:/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/DE4_DDR2_UniPHY/DE4_QSYS.sopcinfo --report-file=html:C:/DE4_DDR2_UniPHY/DE4_QSYS.html --report-file=qip:C:/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.qip --report-file=cmp:C:/DE4_DDR2_UniPHY/DE4_QSYS.cmp --system-info=DEVICE_FAMILY="Stratix IV" --system-info=DEVICE=EP4SGX230KF40C2 --system-info=DEVICE_SPEEDGRADE=2 --component-file=C:/DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Loading DE4_DDR2_UniPHY/DE4_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50_bank3 [clock_source 12.1]
Progress: Parameterizing module clk_50_bank3
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory
Progress: Adding mem_if_ddr2_emif [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif
Progress: Adding nios2_qsys [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding led [altera_avalon_pio 12.1]
Progress: Parameterizing module led
Progress: Adding button [altera_avalon_pio 12.1]
Progress: Parameterizing module button
Progress: Adding mm_clock_crossing_bridge_io [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_io
Progress: Adding ddr2_i2c_scl [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_scl
Progress: Adding ddr2_i2c_sda [altera_avalon_pio 12.1]
Progress: Parameterizing module ddr2_i2c_sda
Progress: Adding spi [altera_avalon_spi 12.1]
Progress: Parameterizing module spi
Progress: Adding mem_if_ddr2_emif_0 [altera_mem_if_ddr2_emif 12.1]
Progress: Parameterizing module mem_if_ddr2_emif_0
Progress: Adding clk_0_bank4 [clock_source 12.1]
Progress: Parameterizing module clk_0_bank4
Progress: Adding mm_clock_crossing_bridge_io_0 [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module mm_clock_crossing_bridge_io_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE4_QSYS.onchip_memory: Memory will be initialized from onchip_memory.hex
Info: DE4_QSYS.nios2_qsys: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: DE4_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE4_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE4_QSYS.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Error: DE4_QSYS.mm_clock_crossing_bridge_io: mm_clock_crossing_bridge_io.m0_clk must be connected to a clock output
Info: DE4_QSYS: Generating DE4_QSYS "DE4_QSYS" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 33 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 22 modules, 68 connections
Info: merlin_domain_transform: After transform: 45 modules, 184 connections
Info: merlin_router_transform: After transform: 57 modules, 219 connections
Info: merlin_traffic_limiter_transform: After transform: 60 modules, 230 connections
Info: merlin_burst_transform: After transform: 64 modules, 242 connections
Error: Cannot find clock for mm_clock_crossing_bridge_io.m0_clk. If mm_clock_crossing_bridge_io.m0_clk is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_001, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_001 in the generated RTL.
Info: reset_adaptation_transform: After transform: 66 modules, 245 connections
Info: merlin_network_to_switch_transform: After transform: 88 modules, 290 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src0 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src1 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src2 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src3 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src4 and cmd_xbar_mux_008.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_002.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_002.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_002.sink4
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 98 modules, 330 connections
Info: limiter_update_transform: After transform: 98 modules, 333 connections
Info: merlin_interrupt_mapper_transform: After transform: 99 modules, 336 connections
Error: Generation stopped, 91 or more modules remaining
Info: DE4_QSYS: Done DE4_QSYS" with 36 modules, 1 files, 447898 bytes
Error: ip-generate failed with exit code 1: 3 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
