# ğŸŸ¦ Day 17 â€“ UART Verification (Loopback Test)

## ğŸ¯ Objective
Verify proper integration of UART Transmitter and UART Receiver  
using a loopback configuration in simulation.

The goal is to confirm that transmitted data is correctly received
without corruption under synchronized baud timing.

---

## ğŸ”„ Verification Method â€“ Loopback Configuration

The UART TX output is directly connected to the UART RX input.

This setup validates:
- End-to-end serial communication
- Correct start bit detection
- Proper data bit sampling
- Correct stop bit handling

---

## âš™ï¸ Design Components

### Transmitter (UART_TX)
- Sends 8-bit data frame
- Generates:
  - Start bit
  - 8 data bits (LSB first)
  - Stop bit
- Uses baud_tick for timing control

### Receiver (UART_RX)
- Detects start bit
- Samples data bits
- Validates stop bit
- Outputs:
  - `data_out`
  - `done`
  - `error`

---

## ğŸ§ª Testbench Strategy

âœ” Generated system clock  
âœ” Created baud_tick generator  
âœ” Applied reset sequence  
âœ” Sent test byte (`8'hA5`)  
âœ” Waited for `rx_done`  
âœ” Compared transmitted and received data  

Simulation prints:

if verification succeeds.

---

## ğŸ“Š Simulation

Tool Used: **Vivado Simulator**

Waveforms Observed:
- `tx_line`
- `rx_data`
- `rx_done`
- `baud_tick`
- Start and Stop bit timing

---
