
---------- Begin Simulation Statistics ----------
final_tick                               132528213000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 389247                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659068                       # Number of bytes of host memory used
host_op_rate                                   425960                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   256.91                       # Real time elapsed on the host
host_tick_rate                              515861841                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.132528                       # Number of seconds simulated
sim_ticks                                132528213000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.325282                       # CPI: cycles per instruction
system.cpu.discardedOps                        704476                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        16648097                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.754556                       # IPC: instructions per cycle
system.cpu.numCycles                        132528213                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646336     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       115880116                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32763                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       133980                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           94                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1004439                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2180                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2009107                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2274                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20730478                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16622972                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            150989                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8824935                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8734246                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.972355                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050526                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                319                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434075                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300032                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134043                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1119                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35464672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35464672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35468036                       # number of overall hits
system.cpu.dcache.overall_hits::total        35468036                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41915                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41915                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41924                       # number of overall misses
system.cpu.dcache.overall_misses::total         41924                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3133903000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3133903000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3133903000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3133903000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35506587                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35506587                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35509960                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35509960                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001181                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74768.054396                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74768.054396                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74752.003626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74752.003626                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32083                       # number of writebacks
system.cpu.dcache.writebacks::total             32083                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         6286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        35629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35634                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2552026000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2552026000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2552676000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2552676000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71627.775127                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71627.775127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71635.965651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71635.965651                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35506                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21224307                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21224307                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        27697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1476321000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1476321000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21252004                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21252004                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53302.559844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53302.559844                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1969                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1969                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        25728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1330381000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1330381000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 51709.460510                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51709.460510                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14240365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14240365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1657582000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1657582000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000997                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 116583.345056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 116583.345056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4317                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4317                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1221645000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1221645000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000695                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000695                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 123386.021614                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 123386.021614                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       650000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       650000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       130000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       130000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.928003                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35681831                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35634                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1001.342285                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            285000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.928003                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         142788118                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        142788118                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49816948                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17251169                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10043886                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     24995669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24995669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24995669                       # number of overall hits
system.cpu.icache.overall_hits::total        24995669                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       969040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         969040                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       969040                       # number of overall misses
system.cpu.icache.overall_misses::total        969040                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  27589424000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  27589424000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  27589424000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  27589424000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25964709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25964709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25964709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25964709                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037321                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037321                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28470.882523                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28470.882523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28470.882523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28470.882523                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       968927                       # number of writebacks
system.cpu.icache.writebacks::total            968927                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       969040                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       969040                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       969040                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       969040                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  25651346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  25651346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  25651346000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  25651346000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037321                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037321                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26470.884587                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26470.884587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26470.884587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26470.884587                       # average overall mshr miss latency
system.cpu.icache.replacements                 968927                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24995669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24995669                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       969040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        969040                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  27589424000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  27589424000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25964709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25964709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28470.882523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28470.882523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       969040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       969040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  25651346000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  25651346000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26470.884587                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26470.884587                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           111.984439                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25964708                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            969039                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.794286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   111.984439                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.874878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26933748                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26933748                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 132528213000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               968187                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18973                       # number of demand (read+write) hits
system.l2.demand_hits::total                   987160                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              968187                       # number of overall hits
system.l2.overall_hits::.cpu.data               18973                       # number of overall hits
system.l2.overall_hits::total                  987160                       # number of overall hits
system.l2.demand_misses::.cpu.inst                853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16661                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17514                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               853                       # number of overall misses
system.l2.overall_misses::.cpu.data             16661                       # number of overall misses
system.l2.overall_misses::total                 17514                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    107321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2046613000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2153934000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    107321000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2046613000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2153934000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           969040                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            35634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1004674                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          969040                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           35634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1004674                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.467559                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017433                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.467559                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017433                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 125815.943728                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 122838.545105                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122983.556012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 125815.943728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 122838.545105                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122983.556012                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14221                       # number of writebacks
system.l2.writebacks::total                     14221                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17509                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17509                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     90261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1712948000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1803209000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     90261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1712948000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1803209000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.467419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017428                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.467419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017428                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 105815.943728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 102842.699328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102987.549260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 105815.943728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 102842.699328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102987.549260                       # average overall mshr miss latency
system.l2.replacements                          17352                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32083                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32083                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       835536                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           835536                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       835536                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       835536                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          176                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           176                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               185                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   185                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9716                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1187909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1187909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.981315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 122263.174146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122263.174146                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    993589000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    993589000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 102263.174146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102263.174146                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         968187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             968187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    107321000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107321000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       969040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         969040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 125815.943728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 125815.943728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          853                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          853                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     90261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000880                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000880                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 105815.943728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 105815.943728                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    858704000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    858704000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        25733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.269887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.269887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 123643.484521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123643.484521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    719359000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    719359000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.269693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.269693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103654.034582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103654.034582                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2005.202273                       # Cycle average of tags in use
system.l2.tags.total_refs                     1874946                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19400                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     96.646701                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      82.321228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.068658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1896.812387                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.040196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.926178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979103                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1263                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1894527                       # Number of tag accesses
system.l2.tags.data_accesses                  1894527                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     56868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006289444500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2824                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2824                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              134811                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54107                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17509                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14221                       # Number of write requests accepted
system.mem_ctrls.readBursts                     70036                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56884                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    336                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 70036                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56884                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.681303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.171584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     86.009311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2816     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2824                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.132082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.095367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.232132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               70      2.48%      2.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.71%      3.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      0.07%      3.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      0.78%      4.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2524     89.38%     93.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.14%     93.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%     93.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              179      6.34%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2824                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   21504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4482304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3640576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     33.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  132508624000                       # Total gap between requests
system.mem_ctrls.avgGap                    4176130.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       218368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4242432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3638592                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1647709.533365548356                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 32011538.554435949773                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 27455225.703526236117                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3412                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        66624                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        56884                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    158066000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2923309250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2999362605750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     46326.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     43877.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  52727702.09                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       218368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4263936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4482304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       218368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       218368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3640576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3640576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          853                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        16656                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          17509                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        14221                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         14221                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1647710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     32173798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         33821508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1647710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1647710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     27470196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        27470196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     27470196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1647710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     32173798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        61291704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                69700                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               56853                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3352                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1774500250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             348500000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3081375250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                25459.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44209.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               53607                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              46326                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.48                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        26620                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   304.259654                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   271.835393                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   171.372138                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1203      4.52%      4.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1011      3.80%      8.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        20501     77.01%     85.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          319      1.20%     86.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2082      7.82%     94.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          210      0.79%     95.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          462      1.74%     96.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          165      0.62%     97.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          667      2.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        26620                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4460800                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3638592                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               33.659248                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               27.455226                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        98874720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        52553160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      260631420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     149443380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10461172800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15726089100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  37647811680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   64396576260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   485.908433                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  97701973750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4425200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30401039250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        91192080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        48469740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      237026580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     147329280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10461172800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14819807910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38410995840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   64215994230                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   484.545840                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  99697181750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4425200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28405831250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7793                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14221                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1033                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9716                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7793                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        50272                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  50272                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      8122880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 8122880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17509                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17509    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17509                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           260299000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          306073500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            994772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        46304                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       968927                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9901                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        969040                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25733                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2907006                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       106774                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3013780                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    496119296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17335552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              513454848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           17352                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3640576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1022026                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.133415                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.340294                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 885766     86.67%     86.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 136166     13.32%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     94      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1022026                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 132528213000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10017187000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        8721351000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         320711994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
