library ieee;
    use ieee.std_logic_1164.all;

entity rx_synch is
    generic(
        over_sampling_rate : natural := 8
    );
    port (
        clk   : in std_logic;
        rst   : in std_logic;
        sampled_rx    : in std_logic;
        synch_en    : out std_logic -- synchronization signal for the
    );
end entity;

architecture struct of rx_synch_reg is
begin

    signal bit_count    : natural range 0 to over_sampling_rate := 0;

    p_rx_synch : process(clk, rst)
    begin
        if rst = '0' then -- reset active low
            q <= '0';
        elsif rising_edge(clk) then
            if rx = '0' then -- UART line goes down
                q <= d;
            end if;
        end if;
    end process;

end architecture;



