<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_xcvr_native_a10_160/sim/altera_xcvr_native_a10_functions_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="altera_xcvr_native_a10_functions_h" />
 <file
   path="altera_xcvr_native_a10_160/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_160/sim/mentor/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_160/sim/twentynm_pcs.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/twentynm_pma.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/twentynm_xcvr_native.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/mentor/twentynm_pcs.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_160/sim/mentor/twentynm_pma.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_160/sim/mentor/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_160/sim/mentor/twentynm_xcvr_native.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_native_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_native_a10_160/sim/a10_avmm_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/alt_xcvr_native_pipe_retry.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/alt_xcvr_native_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/alt_xcvr_native_prbs_accum.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/alt_xcvr_native_odi_accel.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/alt_xcvr_native_rcfg_arb.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/plain_files.txt"
   type="OTHER"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/mentor_files.txt"
   type="OTHER"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/cadence_files.txt"
   type="OTHER"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/synopsys_files.txt"
   type="OTHER"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/aldec_files.txt"
   type="OTHER"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/e40_altera_xcvr_native_a10_160_pzsqwza.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_native_a10_160/sim/alt_xcvr_native_rcfg_opt_logic_pzsqwza.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_native_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/mentor/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/a10_avmm_h.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_atx_pll_rcfg_arb.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/a10_xcvr_atx_pll.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/mentor/a10_xcvr_atx_pll.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="altera_xcvr_atx_pll_a10_160"
   simulator="modelsim" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/plain_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/mentor_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/cadence_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/synopsys_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/aldec_files.txt"
   type="OTHER"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/e40_altera_xcvr_atx_pll_a10_160_fb7adsq.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_atx_pll_rcfg_opt_logic_fb7adsq.sv"
   type="SYSTEM_VERILOG"
   library="altera_xcvr_atx_pll_a10_160" />
 <file
   path="altera_iopll_160/sim/e40_altera_iopll_160_gqiavfy.vo"
   type="VERILOG"
   library="altera_iopll_160" />
 <file
   path="altera_iopll_160/sim/e40_altera_iopll_160_h3enegy.vo"
   type="VERILOG"
   library="altera_iopll_160" />
 <file
   path="alt_eth_ultra_160/sim/gx_a10_40g_644.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   hasInlineConfiguration="true" />
 <file
   path="alt_eth_ultra_160/sim/arria10_atx_pll.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   hasInlineConfiguration="true" />
 <file
   path="alt_eth_ultra_160/sim/e40_rx_pll.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   hasInlineConfiguration="true" />
 <file
   path="alt_eth_ultra_160/sim/e40_tx_pll_644.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   hasInlineConfiguration="true" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_adapter_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_adapter_rx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_adapter_tx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_wide_l4if_rx2to4.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_wide_l4if_rx2to4fifo.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_wide_l4if_sopfifo.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_wide_l4if_tx4to2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_wide_l4if_tx4to2fifo.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_rx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_rx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_rx_ctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_rx_dp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_rx_qctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_efc_top.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_top.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_pipe_line.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_ctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_dfsm.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_dpipe.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_idp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_lctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_odp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sfc_tx_qctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_avl_filter.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_clks_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_fifo_depth_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_ptp_rx_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_status_sync.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sync_arst.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_bip_xor_2way.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_hproc_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_chk_pkt.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_link_fault_det.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_link_fault_gen.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_rx_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_rx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_stats_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_tx_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_mac_tx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_stats_reg.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_tx_error.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_xlgmii_custom_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_dform.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_tx_pkt_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/crc32_z64_x2_unreg.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/ecrc_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/ectrl_dic_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/ectrl_frac_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/ectrl_frac_2_8.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/ectrl_gap_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/ectrl_ins4preamble_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/ectrl_ins_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/ectrl_preamble_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/ectrl_tag_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/shifter_40ge_gbx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_align_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_capture.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_gb_40_66_x2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_interval_timer.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pcs_ber.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pcs_ber_cnt_ns.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pcs_ber_sm.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_rx_pcs_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sane_block_decode.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_sane_block_encode.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_stripe_2way.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_tx_pcs_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_tx_tagger_2way.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_vlane_id.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx_counter.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx_ctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx_dp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_rx_qctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_top.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_mspipe.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_ctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_dpipe.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_idp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_lctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_odp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_40_pfc_tx_qctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_adj_offset.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_adp_ff.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_chk_sum.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_cor_chksum.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_cyc_ahd.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_dly_3_cyc.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_dly_mlab.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_fld_mod.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_fld_shl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_fld_shr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_ptp_2calc.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_ptp_extr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_ptp_fld.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_ptp_tx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/alt_aeu_wd_match.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/aldec/sc_fifo_ptp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="riviera" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_adapter_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_adapter_rx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_adapter_tx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_wide_l4if_rx2to4.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_wide_l4if_rx2to4fifo.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_wide_l4if_sopfifo.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_wide_l4if_tx4to2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_wide_l4if_tx4to2fifo.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_rx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_rx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_rx_ctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_rx_dp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_rx_qctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_efc_top.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_top.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_pipe_line.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_ctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_dfsm.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_dpipe.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_idp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_lctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_odp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sfc_tx_qctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_avl_filter.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_eth_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_top.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_clks_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_fifo_depth_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_ptp_rx_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_status_sync.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sync_arst.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_bip_xor_2way.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_hproc_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_chk_pkt.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_link_fault_det.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_link_fault_gen.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_rx_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_rx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_stats_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_tx_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_mac_tx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_stats_reg.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_tx_error.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_xlgmii_custom_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_dform.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_tx_pkt_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/crc32_z64_x2_unreg.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/ecrc_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/ectrl_dic_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/ectrl_frac_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/ectrl_frac_2_8.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/ectrl_gap_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/ectrl_ins4preamble_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/ectrl_ins_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/ectrl_preamble_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/ectrl_tag_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/shifter_40ge_gbx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_align_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_capture.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_gb_40_66_x2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_interval_timer.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pcs_assembly.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pcs_ber.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pcs_ber_cnt_ns.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pcs_ber_sm.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_rx_pcs_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sane_block_decode.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_sane_block_encode.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_stripe_2way.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_tx_pcs_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_tx_tagger_2way.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_vlane_id.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx_counter.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx_ctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx_dp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_rx_qctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_top.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_mspipe.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_csr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_ctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_dpipe.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_idp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_lctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_odp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_40_pfc_tx_qctrl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/a10_40bit_4pack.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/e40_io_frame_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/e40_reco.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/s5xcvr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/s5_40bit_4pack.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/s5_40bit_trip_raw.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_adj_offset.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_adp_ff.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_chk_sum.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_cor_chksum.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_cyc_ahd.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_dly_3_cyc.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_dly_mlab.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_fld_mod.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_fld_shl.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_fld_shr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_ptp_2calc.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_ptp_extr.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_ptp_fld.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_ptp_tx.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/alt_aeu_wd_match.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/mentor/sc_fifo_ptp.v"
   type="VERILOG"
   library="alt_eth_ultra_160"
   simulator="modelsim" />
 <file
   path="alt_eth_ultra_160/sim/a10mlab.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/a10_5way_register.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/accum.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/aclr_filter.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/agtb_16.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/agtb_8.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/align_16.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/alt_delay_dynamic_m20k.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/and_r.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/aneb_18.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/bip_xor.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/bip_xor_5way.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/capture.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/capture_m20k.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/clos_20.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/clos_20_perm.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/clos_20_unperm.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/cntr.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/compressor_4to3.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/crc32_byte_roll.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/crc32_d64_sig.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/crc32_rev_1.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/crc32_rev_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/crc32_rev_4.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/crc32_z64_x1.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/crc32_z64_x2.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/crc32_z64_x3.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/crc32_z64_x4.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/crc32_z64_xn.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/cross_handshake.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/cross_mlab.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/cross_sparse_valid.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/cross_strobe.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/dcfifo_mlab.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/dcfifo_mlab_ack.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/delay_dynamic.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/delay_mlab.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/delay_regs.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/delay_regs_ena.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/descrambler.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/descrambler_wys.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/dip8_32.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/divider.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/ecrc_4.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/ectrl_frac_4.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/ectrl_tag_4.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/eq_10_const.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/eq_18.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/eq_18_const.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/eq_5_ena.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/eth_reframe.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/eth_tx_tagger.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/eth_tx_tagger_5way.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/eth_unframe.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/frequency_monitor.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/gb_16_66_x5.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/grace_period_16.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/grace_period_64.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/grace_period_8.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/gray_cntr_4.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/gray_cntr_4_sl.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/gray_cntr_5_sl.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/gray_to_bin_4.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/gray_to_bin_5.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/interval_timer.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/jtag_bytes.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/jtag_master.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/jtag_shift_reg.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/lfsr.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/mix_odd_even.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/mlab_32word_32bit.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/mx16r.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/mx4r.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/mx5r.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/mx8r.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/neq_5_ena.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/opposite_18.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/opposite_3.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/opposite_36.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/or_r.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/pgen.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/reg_tree.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/reset_delay.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/reverse_bits.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/reverse_bytes.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/s5mlab.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/s5_5way_register.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/scfifo_a10m20k.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/scfifo_mlab.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/scfifo_s5m20k.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/scrambler.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/sep_odd_even.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/serif_master.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/serif_slave.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/serif_slave_async.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/serif_tap.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/shifter_100ge_gbx.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/sim_block_decoder.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/sim_block_decoder_ns.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/sim_mii_decode_multiple.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/stacker2.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/stat_ram_16x64b.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/stripe_5way.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/sync_regs.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/sync_regs_aclr_m2.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/sync_regs_m2.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/uart.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/vlane_id.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/watchdog_timer.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/wys_lut.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/xbar_4.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/xbar_5.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/xor_2tick.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/xor_2tick_b.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/xor_2tick_t.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/xor_lut.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/xor_r.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/xor_r_b.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/xor_r_t.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/build_stp.tcl"
   type="OTHER"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/alt_aeu_40_eth_2.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/alt_aeu_40_top.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/eth_40g_a10.txt"
   type="OTHER"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/alt_aeu_40_pcs_assembly.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/alt_aeu_40_rx_pcs_2.hex"
   type="HEX"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/alt_aeu_40_rx_pcs_2.ocp"
   type="OTHER"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/alt_aeu_40_rx_pcs_2_full_skew.hex"
   type="HEX"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/a10_40bit_4pack.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/e40_io_frame_40.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/e40_reco.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/s5xcvr.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/s5_40bit_4pack.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file
   path="alt_eth_ultra_160/sim/s5_40bit_trip_raw.v"
   type="VERILOG"
   library="alt_eth_ultra_160" />
 <file path="sim/e40.v" type="VERILOG" hasInlineConfiguration="true" />
 <topLevel name="e40" />
 <deviceFamily name="arria10" />
</simPackage>
