{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:55:52 2011 " "Info: Processing started: Sun Nov 27 16:55:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "autoreset:inst1\|clk_div " "Info: Detected ripple clock \"autoreset:inst1\|clk_div\" as buffer" {  } { { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 32 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "autoreset:inst1\|rst_tmp " "Info: Detected ripple clock \"autoreset:inst1\|rst_tmp\" as buffer" {  } { { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|rst_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "autoreset:inst1\|clkout " "Info: Detected gated clock \"autoreset:inst1\|clkout\" as buffer" {  } { { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "autoreset:inst1\|clkout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Driver:inst\|cnt\[15\] " "Info: Detected ripple clock \"LCD_Driver:inst\|cnt\[15\]\" as buffer" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Driver:inst\|cnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LCD_Driver:inst\|current_state.ROW2_9 register LCD_Driver:inst\|lcd_data\[4\] 59.79 MHz 16.724 ns Internal " "Info: Clock \"clk\" has Internal fmax of 59.79 MHz between source register \"LCD_Driver:inst\|current_state.ROW2_9\" and destination register \"LCD_Driver:inst\|lcd_data\[4\]\" (period= 16.724 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.387 ns + Longest register register " "Info: + Longest register to register delay is 6.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Driver:inst\|current_state.ROW2_9 1 REG LC_X3_Y4_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N9; Fanout = 2; REG Node = 'LCD_Driver:inst\|current_state.ROW2_9'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Driver:inst|current_state.ROW2_9 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.740 ns) 1.662 ns LCD_Driver:inst\|WideOr3~49 2 COMB LC_X3_Y4_N5 2 " "Info: 2: + IC(0.922 ns) + CELL(0.740 ns) = 1.662 ns; Loc. = LC_X3_Y4_N5; Fanout = 2; COMB Node = 'LCD_Driver:inst\|WideOr3~49'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { LCD_Driver:inst|current_state.ROW2_9 LCD_Driver:inst|WideOr3~49 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.200 ns) 3.692 ns LCD_Driver:inst\|current_state.ROW1_C~62 3 COMB LC_X3_Y4_N4 2 " "Info: 3: + IC(1.830 ns) + CELL(0.200 ns) = 3.692 ns; Loc. = LC_X3_Y4_N4; Fanout = 2; COMB Node = 'LCD_Driver:inst\|current_state.ROW1_C~62'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { LCD_Driver:inst|WideOr3~49 LCD_Driver:inst|current_state.ROW1_C~62 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.200 ns) 5.060 ns LCD_Driver:inst\|WideOr15~66 4 COMB LC_X3_Y4_N2 2 " "Info: 4: + IC(1.168 ns) + CELL(0.200 ns) = 5.060 ns; Loc. = LC_X3_Y4_N2; Fanout = 2; COMB Node = 'LCD_Driver:inst\|WideOr15~66'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { LCD_Driver:inst|current_state.ROW1_C~62 LCD_Driver:inst|WideOr15~66 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.591 ns) 6.387 ns LCD_Driver:inst\|lcd_data\[4\] 5 REG LC_X3_Y4_N0 1 " "Info: 5: + IC(0.736 ns) + CELL(0.591 ns) = 6.387 ns; Loc. = LC_X3_Y4_N0; Fanout = 1; REG Node = 'LCD_Driver:inst\|lcd_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { LCD_Driver:inst|WideOr15~66 LCD_Driver:inst|lcd_data[4] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.731 ns ( 27.10 % ) " "Info: Total cell delay = 1.731 ns ( 27.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.656 ns ( 72.90 % ) " "Info: Total interconnect delay = 4.656 ns ( 72.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { LCD_Driver:inst|current_state.ROW2_9 LCD_Driver:inst|WideOr3~49 LCD_Driver:inst|current_state.ROW1_C~62 LCD_Driver:inst|WideOr15~66 LCD_Driver:inst|lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.387 ns" { LCD_Driver:inst|current_state.ROW2_9 {} LCD_Driver:inst|WideOr3~49 {} LCD_Driver:inst|current_state.ROW1_C~62 {} LCD_Driver:inst|WideOr15~66 {} LCD_Driver:inst|lcd_data[4] {} } { 0.000ns 0.922ns 1.830ns 1.168ns 0.736ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.628 ns - Smallest " "Info: - Smallest clock skew is -9.628 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.422 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 12.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.466 ns) + CELL(0.200 ns) 3.798 ns autoreset:inst1\|clkout 2 COMB LC_X3_Y3_N2 16 " "Info: 2: + IC(2.466 ns) + CELL(0.200 ns) = 3.798 ns; Loc. = LC_X3_Y3_N2; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.043 ns) + CELL(1.294 ns) 8.135 ns LCD_Driver:inst\|cnt\[15\] 3 REG LC_X6_Y3_N7 51 " "Info: 3: + IC(3.043 ns) + CELL(1.294 ns) = 8.135 ns; Loc. = LC_X6_Y3_N7; Fanout = 51; REG Node = 'LCD_Driver:inst\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { autoreset:inst1|clkout LCD_Driver:inst|cnt[15] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.369 ns) + CELL(0.918 ns) 12.422 ns LCD_Driver:inst\|lcd_data\[4\] 4 REG LC_X3_Y4_N0 1 " "Info: 4: + IC(3.369 ns) + CELL(0.918 ns) = 12.422 ns; Loc. = LC_X3_Y4_N0; Fanout = 1; REG Node = 'LCD_Driver:inst\|lcd_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[4] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.544 ns ( 28.53 % ) " "Info: Total cell delay = 3.544 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.878 ns ( 71.47 % ) " "Info: Total interconnect delay = 8.878 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.422 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.422 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|lcd_data[4] {} } { 0.000ns 0.000ns 2.466ns 3.043ns 3.369ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 22.050 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 22.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.498 ns) + CELL(1.294 ns) 6.924 ns autoreset:inst1\|clk_div 2 REG LC_X2_Y3_N1 10 " "Info: 2: + IC(4.498 ns) + CELL(1.294 ns) = 6.924 ns; Loc. = LC_X2_Y3_N1; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.744 ns) + CELL(1.294 ns) 10.962 ns autoreset:inst1\|rst_tmp 3 REG LC_X6_Y3_N8 2 " "Info: 3: + IC(2.744 ns) + CELL(1.294 ns) = 10.962 ns; Loc. = LC_X6_Y3_N8; Fanout = 2; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.038 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.511 ns) 13.426 ns autoreset:inst1\|clkout 4 COMB LC_X3_Y3_N2 16 " "Info: 4: + IC(1.953 ns) + CELL(0.511 ns) = 13.426 ns; Loc. = LC_X3_Y3_N2; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.043 ns) + CELL(1.294 ns) 17.763 ns LCD_Driver:inst\|cnt\[15\] 5 REG LC_X6_Y3_N7 51 " "Info: 5: + IC(3.043 ns) + CELL(1.294 ns) = 17.763 ns; Loc. = LC_X6_Y3_N7; Fanout = 51; REG Node = 'LCD_Driver:inst\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { autoreset:inst1|clkout LCD_Driver:inst|cnt[15] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.369 ns) + CELL(0.918 ns) 22.050 ns LCD_Driver:inst\|current_state.ROW2_9 6 REG LC_X3_Y4_N9 2 " "Info: 6: + IC(3.369 ns) + CELL(0.918 ns) = 22.050 ns; Loc. = LC_X3_Y4_N9; Fanout = 2; REG Node = 'LCD_Driver:inst\|current_state.ROW2_9'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_9 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.443 ns ( 29.22 % ) " "Info: Total cell delay = 6.443 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.607 ns ( 70.78 % ) " "Info: Total interconnect delay = 15.607 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.050 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_9 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.050 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_9 {} } { 0.000ns 0.000ns 4.498ns 2.744ns 1.953ns 3.043ns 3.369ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.422 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.422 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|lcd_data[4] {} } { 0.000ns 0.000ns 2.466ns 3.043ns 3.369ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.050 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_9 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.050 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_9 {} } { 0.000ns 0.000ns 4.498ns 2.744ns 1.953ns 3.043ns 3.369ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { LCD_Driver:inst|current_state.ROW2_9 LCD_Driver:inst|WideOr3~49 LCD_Driver:inst|current_state.ROW1_C~62 LCD_Driver:inst|WideOr15~66 LCD_Driver:inst|lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.387 ns" { LCD_Driver:inst|current_state.ROW2_9 {} LCD_Driver:inst|WideOr3~49 {} LCD_Driver:inst|current_state.ROW1_C~62 {} LCD_Driver:inst|WideOr15~66 {} LCD_Driver:inst|lcd_data[4] {} } { 0.000ns 0.922ns 1.830ns 1.168ns 0.736ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.422 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.422 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|lcd_data[4] {} } { 0.000ns 0.000ns 2.466ns 3.043ns 3.369ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.050 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_9 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.050 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_9 {} } { 0.000ns 0.000ns 4.498ns 2.744ns 1.953ns 3.043ns 3.369ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LCD_Driver:inst\|current_state.ROW2_ADDR LCD_Driver:inst\|current_state.ROW2_0 clk 8.252 ns " "Info: Found hold time violation between source  pin or register \"LCD_Driver:inst\|current_state.ROW2_ADDR\" and destination pin or register \"LCD_Driver:inst\|current_state.ROW2_0\" for clock \"clk\" (Hold time is 8.252 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.628 ns + Largest " "Info: + Largest clock skew is 9.628 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 22.050 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 22.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.498 ns) + CELL(1.294 ns) 6.924 ns autoreset:inst1\|clk_div 2 REG LC_X2_Y3_N1 10 " "Info: 2: + IC(4.498 ns) + CELL(1.294 ns) = 6.924 ns; Loc. = LC_X2_Y3_N1; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.744 ns) + CELL(1.294 ns) 10.962 ns autoreset:inst1\|rst_tmp 3 REG LC_X6_Y3_N8 2 " "Info: 3: + IC(2.744 ns) + CELL(1.294 ns) = 10.962 ns; Loc. = LC_X6_Y3_N8; Fanout = 2; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.038 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.511 ns) 13.426 ns autoreset:inst1\|clkout 4 COMB LC_X3_Y3_N2 16 " "Info: 4: + IC(1.953 ns) + CELL(0.511 ns) = 13.426 ns; Loc. = LC_X3_Y3_N2; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.043 ns) + CELL(1.294 ns) 17.763 ns LCD_Driver:inst\|cnt\[15\] 5 REG LC_X6_Y3_N7 51 " "Info: 5: + IC(3.043 ns) + CELL(1.294 ns) = 17.763 ns; Loc. = LC_X6_Y3_N7; Fanout = 51; REG Node = 'LCD_Driver:inst\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { autoreset:inst1|clkout LCD_Driver:inst|cnt[15] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.369 ns) + CELL(0.918 ns) 22.050 ns LCD_Driver:inst\|current_state.ROW2_0 6 REG LC_X2_Y4_N8 2 " "Info: 6: + IC(3.369 ns) + CELL(0.918 ns) = 22.050 ns; Loc. = LC_X2_Y4_N8; Fanout = 2; REG Node = 'LCD_Driver:inst\|current_state.ROW2_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_0 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.443 ns ( 29.22 % ) " "Info: Total cell delay = 6.443 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.607 ns ( 70.78 % ) " "Info: Total interconnect delay = 15.607 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.050 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.050 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_0 {} } { 0.000ns 0.000ns 4.498ns 2.744ns 1.953ns 3.043ns 3.369ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.422 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 12.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.466 ns) + CELL(0.200 ns) 3.798 ns autoreset:inst1\|clkout 2 COMB LC_X3_Y3_N2 16 " "Info: 2: + IC(2.466 ns) + CELL(0.200 ns) = 3.798 ns; Loc. = LC_X3_Y3_N2; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.043 ns) + CELL(1.294 ns) 8.135 ns LCD_Driver:inst\|cnt\[15\] 3 REG LC_X6_Y3_N7 51 " "Info: 3: + IC(3.043 ns) + CELL(1.294 ns) = 8.135 ns; Loc. = LC_X6_Y3_N7; Fanout = 51; REG Node = 'LCD_Driver:inst\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { autoreset:inst1|clkout LCD_Driver:inst|cnt[15] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.369 ns) + CELL(0.918 ns) 12.422 ns LCD_Driver:inst\|current_state.ROW2_ADDR 4 REG LC_X2_Y4_N7 3 " "Info: 4: + IC(3.369 ns) + CELL(0.918 ns) = 12.422 ns; Loc. = LC_X2_Y4_N7; Fanout = 3; REG Node = 'LCD_Driver:inst\|current_state.ROW2_ADDR'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_ADDR } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.544 ns ( 28.53 % ) " "Info: Total cell delay = 3.544 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.878 ns ( 71.47 % ) " "Info: Total interconnect delay = 8.878 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.422 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_ADDR } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.422 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_ADDR {} } { 0.000ns 0.000ns 2.466ns 3.043ns 3.369ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.050 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.050 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_0 {} } { 0.000ns 0.000ns 4.498ns 2.744ns 1.953ns 3.043ns 3.369ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.422 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_ADDR } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.422 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_ADDR {} } { 0.000ns 0.000ns 2.466ns 3.043ns 3.369ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.221 ns - Shortest register register " "Info: - Shortest register to register delay is 1.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Driver:inst\|current_state.ROW2_ADDR 1 REG LC_X2_Y4_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N7; Fanout = 3; REG Node = 'LCD_Driver:inst\|current_state.ROW2_ADDR'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Driver:inst|current_state.ROW2_ADDR } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.280 ns) 1.221 ns LCD_Driver:inst\|current_state.ROW2_0 2 REG LC_X2_Y4_N8 2 " "Info: 2: + IC(0.941 ns) + CELL(0.280 ns) = 1.221 ns; Loc. = LC_X2_Y4_N8; Fanout = 2; REG Node = 'LCD_Driver:inst\|current_state.ROW2_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { LCD_Driver:inst|current_state.ROW2_ADDR LCD_Driver:inst|current_state.ROW2_0 } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.93 % ) " "Info: Total cell delay = 0.280 ns ( 22.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.941 ns ( 77.07 % ) " "Info: Total interconnect delay = 0.941 ns ( 77.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { LCD_Driver:inst|current_state.ROW2_ADDR LCD_Driver:inst|current_state.ROW2_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.221 ns" { LCD_Driver:inst|current_state.ROW2_ADDR {} LCD_Driver:inst|current_state.ROW2_0 {} } { 0.000ns 0.941ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.050 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.050 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_0 {} } { 0.000ns 0.000ns 4.498ns 2.744ns 1.953ns 3.043ns 3.369ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.422 ns" { clk autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|current_state.ROW2_ADDR } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.422 ns" { clk {} clk~combout {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|current_state.ROW2_ADDR {} } { 0.000ns 0.000ns 2.466ns 3.043ns 3.369ns } { 0.000ns 1.132ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { LCD_Driver:inst|current_state.ROW2_ADDR LCD_Driver:inst|current_state.ROW2_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.221 ns" { LCD_Driver:inst|current_state.ROW2_ADDR {} LCD_Driver:inst|current_state.ROW2_0 {} } { 0.000ns 0.941ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lcd_data\[5\] LCD_Driver:inst\|lcd_data\[5\] 27.537 ns register " "Info: tco from clock \"clk\" to destination pin \"lcd_data\[5\]\" through register \"LCD_Driver:inst\|lcd_data\[5\]\" is 27.537 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 22.050 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 22.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD1602.bdf" { { 88 16 184 104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.498 ns) + CELL(1.294 ns) 6.924 ns autoreset:inst1\|clk_div 2 REG LC_X2_Y3_N1 10 " "Info: 2: + IC(4.498 ns) + CELL(1.294 ns) = 6.924 ns; Loc. = LC_X2_Y3_N1; Fanout = 10; REG Node = 'autoreset:inst1\|clk_div'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { clk autoreset:inst1|clk_div } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.744 ns) + CELL(1.294 ns) 10.962 ns autoreset:inst1\|rst_tmp 3 REG LC_X6_Y3_N8 2 " "Info: 3: + IC(2.744 ns) + CELL(1.294 ns) = 10.962 ns; Loc. = LC_X6_Y3_N8; Fanout = 2; REG Node = 'autoreset:inst1\|rst_tmp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.038 ns" { autoreset:inst1|clk_div autoreset:inst1|rst_tmp } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.511 ns) 13.426 ns autoreset:inst1\|clkout 4 COMB LC_X3_Y3_N2 16 " "Info: 4: + IC(1.953 ns) + CELL(0.511 ns) = 13.426 ns; Loc. = LC_X3_Y3_N2; Fanout = 16; COMB Node = 'autoreset:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { autoreset:inst1|rst_tmp autoreset:inst1|clkout } "NODE_NAME" } } { "autoreset.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/autoreset.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.043 ns) + CELL(1.294 ns) 17.763 ns LCD_Driver:inst\|cnt\[15\] 5 REG LC_X6_Y3_N7 51 " "Info: 5: + IC(3.043 ns) + CELL(1.294 ns) = 17.763 ns; Loc. = LC_X6_Y3_N7; Fanout = 51; REG Node = 'LCD_Driver:inst\|cnt\[15\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { autoreset:inst1|clkout LCD_Driver:inst|cnt[15] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.369 ns) + CELL(0.918 ns) 22.050 ns LCD_Driver:inst\|lcd_data\[5\] 6 REG LC_X4_Y4_N4 1 " "Info: 6: + IC(3.369 ns) + CELL(0.918 ns) = 22.050 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; REG Node = 'LCD_Driver:inst\|lcd_data\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[5] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.443 ns ( 29.22 % ) " "Info: Total cell delay = 6.443 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.607 ns ( 70.78 % ) " "Info: Total interconnect delay = 15.607 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.050 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.050 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|lcd_data[5] {} } { 0.000ns 0.000ns 4.498ns 2.744ns 1.953ns 3.043ns 3.369ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.111 ns + Longest register pin " "Info: + Longest register to pin delay is 5.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Driver:inst\|lcd_data\[5\] 1 REG LC_X4_Y4_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; REG Node = 'LCD_Driver:inst\|lcd_data\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Driver:inst|lcd_data[5] } "NODE_NAME" } } { "LCD_Driver.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD_Driver.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.789 ns) + CELL(2.322 ns) 5.111 ns lcd_data\[5\] 2 PIN PIN_40 0 " "Info: 2: + IC(2.789 ns) + CELL(2.322 ns) = 5.111 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'lcd_data\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { LCD_Driver:inst|lcd_data[5] lcd_data[5] } "NODE_NAME" } } { "LCD1602.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602_3/LCD1602.bdf" { { 88 488 664 104 "lcd_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 45.43 % ) " "Info: Total cell delay = 2.322 ns ( 45.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.789 ns ( 54.57 % ) " "Info: Total interconnect delay = 2.789 ns ( 54.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { LCD_Driver:inst|lcd_data[5] lcd_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.111 ns" { LCD_Driver:inst|lcd_data[5] {} lcd_data[5] {} } { 0.000ns 2.789ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "22.050 ns" { clk autoreset:inst1|clk_div autoreset:inst1|rst_tmp autoreset:inst1|clkout LCD_Driver:inst|cnt[15] LCD_Driver:inst|lcd_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "22.050 ns" { clk {} clk~combout {} autoreset:inst1|clk_div {} autoreset:inst1|rst_tmp {} autoreset:inst1|clkout {} LCD_Driver:inst|cnt[15] {} LCD_Driver:inst|lcd_data[5] {} } { 0.000ns 0.000ns 4.498ns 2.744ns 1.953ns 3.043ns 3.369ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { LCD_Driver:inst|lcd_data[5] lcd_data[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.111 ns" { LCD_Driver:inst|lcd_data[5] {} lcd_data[5] {} } { 0.000ns 2.789ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:55:53 2011 " "Info: Processing ended: Sun Nov 27 16:55:53 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
