Command: write_bitstream -force -cell inst_shift ./Bitstreams/pblock_inst_shift_shift_left_partial
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1766] RAMB36E2_DOx_REG_0_incompatible_with_REGCEx_RSTREGx_use: The RAMB36E2 cell inst_shift/RAMB36_inst has DOA_REG set to 0. The REGCEAREGCE and RSTREGARSTREG pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_inst_shift" Reconfigurable Module "inst_shift"
Partition "pblock_inst_count" Reconfigurable Module "inst_count"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_inst_shift"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2404224 bits.
Writing bitstream ./Bitstreams/pblock_inst_shift_shift_left_partial.bit...
Creating bitstream...
Partial bitstream contains 80032 bits.
Writing bitstream ./Bitstreams/pblock_inst_shift_shift_left_partial_clear.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
362 Infos, 27 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4128.645 ; gain = 0.000 ; free physical = 10388 ; free virtual = 32987
