{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 14:06:52 2021 " "Info: Processing started: Wed May 12 14:06:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off t_bird -c t_bird --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off t_bird -c t_bird --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } } { "d:/program files/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register zeros_temp\[2\]~reg0 register t_output\[6\]~reg0 317.16 MHz 3.153 ns Internal " "Info: Clock \"clock\" has Internal fmax of 317.16 MHz between source register \"zeros_temp\[2\]~reg0\" and destination register \"t_output\[6\]~reg0\" (period= 3.153 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.913 ns + Longest register register " "Info: + Longest register to register delay is 2.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zeros_temp\[2\]~reg0 1 REG LCFF_X2_Y12_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N13; Fanout = 6; REG Node = 'zeros_temp\[2\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { zeros_temp[2]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.545 ns) 0.942 ns Equal6~0 2 COMB LCCOMB_X2_Y12_N0 11 " "Info: 2: + IC(0.397 ns) + CELL(0.545 ns) = 0.942 ns; Loc. = LCCOMB_X2_Y12_N0; Fanout = 11; COMB Node = 'Equal6~0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { zeros_temp[2]~reg0 Equal6~0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.178 ns) 1.493 ns t_output\[4\]~78 3 COMB LCCOMB_X2_Y12_N28 5 " "Info: 3: + IC(0.373 ns) + CELL(0.178 ns) = 1.493 ns; Loc. = LCCOMB_X2_Y12_N28; Fanout = 5; COMB Node = 't_output\[4\]~78'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.551 ns" { Equal6~0 t_output[4]~78 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.521 ns) 2.817 ns t_output~84 4 COMB LCCOMB_X1_Y12_N24 1 " "Info: 4: + IC(0.803 ns) + CELL(0.521 ns) = 2.817 ns; Loc. = LCCOMB_X1_Y12_N24; Fanout = 1; COMB Node = 't_output~84'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { t_output[4]~78 t_output~84 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.913 ns t_output\[6\]~reg0 5 REG LCFF_X1_Y12_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.913 ns; Loc. = LCFF_X1_Y12_N25; Fanout = 1; REG Node = 't_output\[6\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { t_output~84 t_output[6]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 46.00 % ) " "Info: Total cell delay = 1.340 ns ( 46.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.573 ns ( 54.00 % ) " "Info: Total interconnect delay = 1.573 ns ( 54.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { zeros_temp[2]~reg0 Equal6~0 t_output[4]~78 t_output~84 t_output[6]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { zeros_temp[2]~reg0 {} Equal6~0 {} t_output[4]~78 {} t_output~84 {} t_output[6]~reg0 {} } { 0.000ns 0.397ns 0.373ns 0.803ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.860 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns t_output\[6\]~reg0 3 REG LCFF_X1_Y12_N25 1 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N25; Fanout = 1; REG Node = 't_output\[6\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clock~clkctrl t_output[6]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl t_output[6]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} t_output[6]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.861 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns zeros_temp\[2\]~reg0 3 REG LCFF_X2_Y12_N13 6 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N13; Fanout = 6; REG Node = 'zeros_temp\[2\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clock~clkctrl zeros_temp[2]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl zeros_temp[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} zeros_temp[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl t_output[6]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} t_output[6]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl zeros_temp[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} zeros_temp[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.913 ns" { zeros_temp[2]~reg0 Equal6~0 t_output[4]~78 t_output~84 t_output[6]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.913 ns" { zeros_temp[2]~reg0 {} Equal6~0 {} t_output[4]~78 {} t_output~84 {} t_output[6]~reg0 {} } { 0.000ns 0.397ns 0.373ns 0.803ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.521ns 0.096ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl t_output[6]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} t_output[6]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl zeros_temp[2]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} zeros_temp[2]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "t_output\[0\]~reg0 switch\[1\] clock 6.029 ns register " "Info: tsu for register \"t_output\[0\]~reg0\" (data pin = \"switch\[1\]\", clock pin = \"clock\") is 6.029 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.928 ns + Longest pin register " "Info: + Longest pin to register delay is 8.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns switch\[1\] 1 PIN PIN_J4 22 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_J4; Fanout = 22; PIN Node = 'switch\[1\]'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[1] } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.815 ns) + CELL(0.178 ns) 6.847 ns t_output~66 2 COMB LCCOMB_X1_Y12_N12 4 " "Info: 2: + IC(5.815 ns) + CELL(0.178 ns) = 6.847 ns; Loc. = LCCOMB_X1_Y12_N12; Fanout = 4; COMB Node = 't_output~66'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { switch[1] t_output~66 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.544 ns) 7.969 ns t_output~67 3 COMB LCCOMB_X2_Y12_N6 1 " "Info: 3: + IC(0.578 ns) + CELL(0.544 ns) = 7.969 ns; Loc. = LCCOMB_X2_Y12_N6; Fanout = 1; COMB Node = 't_output~67'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.122 ns" { t_output~66 t_output~67 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.544 ns) 8.832 ns t_output~68 4 COMB LCCOMB_X2_Y12_N24 1 " "Info: 4: + IC(0.319 ns) + CELL(0.544 ns) = 8.832 ns; Loc. = LCCOMB_X2_Y12_N24; Fanout = 1; COMB Node = 't_output~68'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { t_output~67 t_output~68 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.928 ns t_output\[0\]~reg0 5 REG LCFF_X2_Y12_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 8.928 ns; Loc. = LCFF_X2_Y12_N25; Fanout = 1; REG Node = 't_output\[0\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { t_output~68 t_output[0]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 24.82 % ) " "Info: Total cell delay = 2.216 ns ( 24.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.712 ns ( 75.18 % ) " "Info: Total interconnect delay = 6.712 ns ( 75.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.928 ns" { switch[1] t_output~66 t_output~67 t_output~68 t_output[0]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "8.928 ns" { switch[1] {} switch[1]~combout {} t_output~66 {} t_output~67 {} t_output~68 {} t_output[0]~reg0 {} } { 0.000ns 0.000ns 5.815ns 0.578ns 0.319ns 0.000ns } { 0.000ns 0.854ns 0.178ns 0.544ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.861 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns t_output\[0\]~reg0 3 REG LCFF_X2_Y12_N25 1 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N25; Fanout = 1; REG Node = 't_output\[0\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clock~clkctrl t_output[0]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl t_output[0]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} t_output[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.928 ns" { switch[1] t_output~66 t_output~67 t_output~68 t_output[0]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "8.928 ns" { switch[1] {} switch[1]~combout {} t_output~66 {} t_output~67 {} t_output~68 {} t_output[0]~reg0 {} } { 0.000ns 0.000ns 5.815ns 0.578ns 0.319ns 0.000ns } { 0.000ns 0.854ns 0.178ns 0.544ns 0.544ns 0.096ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl t_output[0]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} t_output[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock zeros_temp\[1\] zeros_temp\[1\]~reg0 9.886 ns register " "Info: tco from clock \"clock\" to destination pin \"zeros_temp\[1\]\" through register \"zeros_temp\[1\]~reg0\" is 9.886 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.861 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns zeros_temp\[1\]~reg0 3 REG LCFF_X2_Y12_N11 6 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N11; Fanout = 6; REG Node = 'zeros_temp\[1\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { clock~clkctrl zeros_temp[1]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl zeros_temp[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} zeros_temp[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.748 ns + Longest register pin " "Info: + Longest register to pin delay is 6.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zeros_temp\[1\]~reg0 1 REG LCFF_X2_Y12_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N11; Fanout = 6; REG Node = 'zeros_temp\[1\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { zeros_temp[1]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.908 ns) + CELL(2.840 ns) 6.748 ns zeros_temp\[1\] 2 PIN PIN_N22 0 " "Info: 2: + IC(3.908 ns) + CELL(2.840 ns) = 6.748 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'zeros_temp\[1\]'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.748 ns" { zeros_temp[1]~reg0 zeros_temp[1] } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 42.09 % ) " "Info: Total cell delay = 2.840 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.908 ns ( 57.91 % ) " "Info: Total interconnect delay = 3.908 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.748 ns" { zeros_temp[1]~reg0 zeros_temp[1] } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "6.748 ns" { zeros_temp[1]~reg0 {} zeros_temp[1] {} } { 0.000ns 3.908ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { clock clock~clkctrl zeros_temp[1]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { clock {} clock~combout {} clock~clkctrl {} zeros_temp[1]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.748 ns" { zeros_temp[1]~reg0 zeros_temp[1] } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "6.748 ns" { zeros_temp[1]~reg0 {} zeros_temp[1] {} } { 0.000ns 3.908ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "zeros\[0\]~reg0 one clock 0.299 ns register " "Info: th for register \"zeros\[0\]~reg0\" (data pin = \"one\", clock pin = \"clock\") is 0.299 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.860 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns zeros\[0\]~reg0 3 REG LCFF_X1_Y12_N31 6 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N31; Fanout = 6; REG Node = 'zeros\[0\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clock~clkctrl zeros[0]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl zeros[0]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} zeros[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.847 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns one 1 PIN PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; PIN Node = 'one'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { one } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.544 ns) 2.751 ns zeros~26 2 COMB LCCOMB_X1_Y12_N30 1 " "Info: 2: + IC(1.181 ns) + CELL(0.544 ns) = 2.751 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 1; COMB Node = 'zeros~26'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { one zeros~26 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.847 ns zeros\[0\]~reg0 3 REG LCFF_X1_Y12_N31 6 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.847 ns; Loc. = LCFF_X1_Y12_N31; Fanout = 6; REG Node = 'zeros\[0\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { zeros~26 zeros[0]~reg0 } "NODE_NAME" } } { "t_bird.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/6 - T Bird/t_bird.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 58.52 % ) " "Info: Total cell delay = 1.666 ns ( 58.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.181 ns ( 41.48 % ) " "Info: Total interconnect delay = 1.181 ns ( 41.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { one zeros~26 zeros[0]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { one {} one~combout {} zeros~26 {} zeros[0]~reg0 {} } { 0.000ns 0.000ns 1.181ns 0.000ns } { 0.000ns 1.026ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clock clock~clkctrl zeros[0]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clock {} clock~combout {} clock~clkctrl {} zeros[0]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { one zeros~26 zeros[0]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { one {} one~combout {} zeros~26 {} zeros[0]~reg0 {} } { 0.000ns 0.000ns 1.181ns 0.000ns } { 0.000ns 1.026ns 0.544ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 14:06:52 2021 " "Info: Processing ended: Wed May 12 14:06:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
