// Seed: 2635271052
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output tri1 id_1;
  assign module_1.id_8 = 0;
  logic [-1 : ""] id_7 = "";
  wire id_8;
  assign id_1 = 1;
  assign id_1 = id_7;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input tri0 id_2,
    output wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wor id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    input wand id_13,
    output wor id_14,
    output logic id_15,
    input tri1 id_16
);
  wire [1 : -1] id_18;
  initial begin : LABEL_0
    id_15 <= 1;
  end
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  always @(-1 or posedge id_16) if (-1) deassign id_15;
endmodule
