// Seed: 3459470501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output tri0 id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1;
  wire [1 : -1 'b0] id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_5,
      id_6
  );
  output wire id_1;
  always_ff id_11[-1-1 : 1] = 1;
endmodule
