0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.gen/sources_1/bd/system/hdl/system_wrapper.v,1706763426,verilog,,,,system_wrapper,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,../../../../trigger_test.gen/sources_1/bd/system/ipshared/6b2b/hdl;../../../../trigger_test.gen/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.ip_user_files/bd/system/ip/system_adc_to_bram_0_0/sim/system_adc_to_bram_0_0.v,1706763256,verilog,,C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v,,system_adc_to_bram_0_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,../../../../trigger_test.gen/sources_1/bd/system/ipshared/6b2b/hdl;../../../../trigger_test.gen/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd,1706744257,vhdl,,,,system_axi_gpio_0_0,,,,,,,,
C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.ip_user_files/bd/system/ip/system_blk_mem_gen_1_0/sim/system_blk_mem_gen_1_0.v,1706750950,verilog,,C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.ip_user_files/bd/system/ip/system_adc_to_bram_0_0/sim/system_adc_to_bram_0_0.v,,system_blk_mem_gen_1_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,../../../../trigger_test.gen/sources_1/bd/system/ipshared/6b2b/hdl;../../../../trigger_test.gen/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v,1706594355,verilog,,C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.ip_user_files/bd/system/ip/system_blk_mem_gen_1_0/sim/system_blk_mem_gen_1_0.v,,system_processing_system7_0_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,../../../../trigger_test.gen/sources_1/bd/system/ipshared/6b2b/hdl;../../../../trigger_test.gen/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.ip_user_files/bd/system/ip/system_rst_ps7_0_125M_0/sim/system_rst_ps7_0_125M_0.vhd,1706594360,vhdl,,,,system_rst_ps7_0_125m_0,,,,,,,,
C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v,1706750950,verilog,,C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.gen/sources_1/bd/system/hdl/system_wrapper.v,,system_xlconstant_0_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,../../../../trigger_test.gen/sources_1/bd/system/ipshared/6b2b/hdl;../../../../trigger_test.gen/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;uvm;xilinx_vip,,,,,,
C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.srcs/sim_1/new/test_record_control.vhd,1706792746,vhdl,,,,test_record_control,,,,,,,,
C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.srcs/sources_1/new/adc_to_bram.vhd,1706763219,vhdl,,,,adc_to_bram,,,,,,,,
C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.srcs/sources_1/new/record_control.vhd,1706794889,vhdl,,,,record_control,,,,,,,,
