I 000051 55 1185          1652093761313 Behavioral
(_unit VHDL(spram 0 5(behavioral 0 21))
	(_version vef)
	(_time 1652093761314 2022.05.09 12:56:01)
	(_source(\../src/spram.vhd\))
	(_parameters tan)
	(_code 4b1e4a48191d1d5d4b1c0f10194c4b4c494d4a4d1f)
	(_ent
		(_time 1652093761311)
	)
	(_object
		(_gen(_int C_DWIDTH -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int C_AWIDTH -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int en -2 0 13(_ent(_in))))
		(_port(_int wren -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 15(_array -2((_dto c 0 i 0)))))
		(_port(_int din 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~122 0 16(_array -2((_dto c 1 i 0)))))
		(_port(_int dout 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~12 0 17(_array -2((_dto c 2 i 0)))))
		(_port(_int addr 2 0 17(_ent(_in))))
		(_type(_int array_t 0 23(_array -1((_to i 0 i 1)))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1400          1652094254903 Behavioral
(_unit VHDL(spram 0 5(behavioral 0 21))
	(_version vef)
	(_time 1652094254904 2022.05.09 13:04:14)
	(_source(\../src/spram.vhd\))
	(_parameters tan)
	(_code 55510757500303435507110e075255525753545301)
	(_ent
		(_time 1652093761310)
	)
	(_object
		(_gen(_int C_DWIDTH -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int C_AWIDTH -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int en -2 0 13(_ent(_in))))
		(_port(_int wren -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 15(_array -2((_dto c 0 i 0)))))
		(_port(_int din 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~122 0 16(_array -2((_dto c 1 i 0)))))
		(_port(_int dout 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~12 0 17(_array -2((_dto c 2 i 0)))))
		(_port(_int addr 2 0 17(_ent(_in))))
		(_type(_int array_t 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 24(_array -2((_dto c 3 i 0)))))
		(_type(_int memory_t 0 24(_array 4((_to i 0 c 4)))))
		(_sig(_int memory 5 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1530          1652094688850 Behavioral
(_unit VHDL(spram 0 5(behavioral 0 21))
	(_version vef)
	(_time 1652094688851 2022.05.09 13:11:28)
	(_source(\../src/spram.vhd\))
	(_parameters tan)
	(_code 77247d77702121617472332c257077707571767123)
	(_ent
		(_time 1652093761310)
	)
	(_object
		(_gen(_int C_DWIDTH -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int C_AWIDTH -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int en -2 0 13(_ent(_in))))
		(_port(_int wren -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int din 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int dout 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~12 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_in))))
		(_type(_int array_t 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_type(_int memory_t 0 24(_array 4((_to i 0 c 5)))))
		(_sig(_int memory 5 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1659          1652094723477 Behavioral
(_unit VHDL(spram 0 5(behavioral 0 21))
	(_version vef)
	(_time 1652094723478 2022.05.09 13:12:03)
	(_source(\../src/spram.vhd\))
	(_parameters tan)
	(_code b8b9bbedb0eeeeaebbeffce3eabfb8bfbabeb9beec)
	(_ent
		(_time 1652093761310)
	)
	(_object
		(_gen(_int C_DWIDTH -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int C_AWIDTH -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int en -2 0 13(_ent(_in))))
		(_port(_int wren -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int din 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int dout 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~12 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_in))))
		(_type(_int array_t 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_type(_int memory_t 0 24(_array 4((_to i 0 c 5)))))
		(_sig(_int memory 5 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(5))(_sens(0)(7)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 2809          1652095158871 Behavioral
(_unit VHDL(ram_tb 0 5(behavioral 0 9))
	(_version vef)
	(_time 1652095158872 2022.05.09 13:19:18)
	(_source(\../src/ram_tb.vhd\))
	(_parameters tan)
	(_code 76717177712176632775622c257174707770227320)
	(_ent
		(_time 1652094988806)
	)
	(_generate DUT_SP_G 0 49(_if t)
		(_inst DUT_SP 0 50(_ent . spram)
			(_gen
				((C_DWIDTH)(_code 2))
				((C_AWIDTH)(_code 3))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((en)(en))
				((wren)(wren))
				((din)(din))
				((dout)(dout))
				((addr)(addr))
			)
		)
	)
	(_generate DUT_SDP_G 0 66(_if f)
	)
	(_generate DUT_TDP_G 0 83(_if f)
	)
	(_object
		(_type(_int simulation_ram_t 0 11(_enum1 single_port simple_dual_port true_dual_port (_to i 0 i 2))))
		(_cnst(_int C_WHAT_WILL_BE_SIMULATED_TODAY 0 0 12(_arch((i 0)))))
		(_cnst(_int C_DWIDTH -1 0 14(_arch((i 4)))))
		(_cnst(_int C_AWIDTH -1 0 15(_arch((i 10)))))
		(_cnst(_int CLK_P -2 0 17(_arch((ns 4621819117588971520)))))
		(_sig(_int clk -3 0 20(_arch(_uni((i 2))))))
		(_sig(_int rst -3 0 21(_arch(_uni((i 2))))))
		(_sig(_int en -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int wren -3 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 24(_array -3((_dto i 3 i 0)))))
		(_sig(_int din 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~13 0 26(_array -3((_dto i 9 i 0)))))
		(_sig(_int addr 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int rden -3 0 29(_arch(_uni((i 2))))))
		(_sig(_int addrrd 2 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int addrwr 2 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int en_A -3 0 34(_arch(_uni((i 2))))))
		(_sig(_int wren_A -3 0 35(_arch(_uni((i 2))))))
		(_sig(_int addr_A 2 0 36(_arch(_uni((_others(i 2)))))))
		(_sig(_int din_A 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout_A 1 0 38(_arch(_uni))))
		(_sig(_int en_B -3 0 39(_arch(_uni((i 2))))))
		(_sig(_int wren_B -3 0 40(_arch(_uni((i 2))))))
		(_sig(_int addr_B 2 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int din_B 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout_B 1 0 43(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(0))(_sens(0)))))
			(line__104(_arch 1 0 104(_prcs(_wait_for)(_trgt(2)(6))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 2812          1652095210922 Behavioral
(_unit VHDL(ram_tb 0 5(behavioral 0 9))
	(_version vef)
	(_time 1652095210923 2022.05.09 13:20:10)
	(_source(\../src/ram_tb.vhd\))
	(_parameters tan)
	(_code d586d787d182d5c084d7c18f86d2d7d3d4d381d083)
	(_ent
		(_time 1652094988806)
	)
	(_generate DUT_SP_G 0 49(_if t)
		(_inst DUT_SP 0 50(_ent . spram)
			(_gen
				((C_DWIDTH)(_code 2))
				((C_AWIDTH)(_code 3))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((en)(en))
				((wren)(wren))
				((din)(din))
				((dout)(dout))
				((addr)(addr))
			)
		)
	)
	(_generate DUT_SDP_G 0 66(_if f)
	)
	(_generate DUT_TDP_G 0 83(_if f)
	)
	(_object
		(_type(_int simulation_ram_t 0 11(_enum1 single_port simple_dual_port true_dual_port (_to i 0 i 2))))
		(_cnst(_int C_WHAT_WILL_BE_SIMULATED_TODAY 0 0 12(_arch((i 0)))))
		(_cnst(_int C_DWIDTH -1 0 14(_arch((i 4)))))
		(_cnst(_int C_AWIDTH -1 0 15(_arch((i 10)))))
		(_cnst(_int CLK_P -2 0 17(_arch((ns 4621819117588971520)))))
		(_sig(_int clk -3 0 20(_arch(_uni((i 2))))))
		(_sig(_int rst -3 0 21(_arch(_uni((i 2))))))
		(_sig(_int en -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int wren -3 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 24(_array -3((_dto i 3 i 0)))))
		(_sig(_int din 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~13 0 26(_array -3((_dto i 9 i 0)))))
		(_sig(_int addr 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int rden -3 0 29(_arch(_uni((i 2))))))
		(_sig(_int addrrd 2 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int addrwr 2 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int en_A -3 0 34(_arch(_uni((i 2))))))
		(_sig(_int wren_A -3 0 35(_arch(_uni((i 2))))))
		(_sig(_int addr_A 2 0 36(_arch(_uni((_others(i 2)))))))
		(_sig(_int din_A 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout_A 1 0 38(_arch(_uni))))
		(_sig(_int en_B -3 0 39(_arch(_uni((i 2))))))
		(_sig(_int wren_B -3 0 40(_arch(_uni((i 2))))))
		(_sig(_int addr_B 2 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int din_B 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout_B 1 0 43(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(0))(_sens(0)))))
			(line__104(_arch 1 0 104(_prcs(_wait_for)(_trgt(2)(4)(6))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1659          1652095214083 Behavioral
(_unit VHDL(spram 0 5(behavioral 0 21))
	(_version vef)
	(_time 1652095214084 2022.05.09 13:20:14)
	(_source(\../src/spram.vhd\))
	(_parameters tan)
	(_code 297a7e2c207f7f3f2a7e6d727b2e292e2b2f282f7d)
	(_ent
		(_time 1652095214081)
	)
	(_object
		(_gen(_int C_DWIDTH -1 0 7 \4\ (_ent gms((i 4)))))
		(_gen(_int C_AWIDTH -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int en -2 0 13(_ent(_in))))
		(_port(_int wren -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int din 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int dout 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~12 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_in))))
		(_type(_int array_t 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_type(_int memory_t 0 24(_array 4((_to i 0 c 5)))))
		(_sig(_int memory 5 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(5))(_sens(0)(7)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
I 000051 55 2760          1652095395303 Behavioral
(_unit VHDL(ram_tb 0 5(behavioral 0 9))
	(_version vef)
	(_time 1652095395304 2022.05.09 13:23:15)
	(_source(\../src/ram_tb.vhd\))
	(_parameters tan)
	(_code 0c5a0f0a5e5b0c195d5a18565f0b0e0a0d0a58095a)
	(_ent
		(_time 1652094988806)
	)
	(_generate DUT_SP_G 0 49(_if t)
		(_inst DUT_SP 0 50(_ent . spram)
			(_gen
				((C_DWIDTH)(_code 2))
				((C_AWIDTH)(_code 3))
			)
			(_port
				((clk)(clk))
				((rst)(rst))
				((en)(en))
				((wren)(wren))
				((din)(din))
				((dout)(dout))
				((addr)(addr))
			)
		)
	)
	(_generate DUT_SDP_G 0 66(_if f)
	)
	(_generate DUT_TDP_G 0 83(_if f)
	)
	(_object
		(_type(_int simulation_ram_t 0 11(_enum1 single_port simple_dual_port true_dual_port (_to i 0 i 2))))
		(_cnst(_int C_WHAT_WILL_BE_SIMULATED_TODAY 0 0 12(_arch((i 0)))))
		(_cnst(_int C_DWIDTH -1 0 14(_arch((i 4)))))
		(_cnst(_int C_AWIDTH -1 0 15(_arch((i 10)))))
		(_cnst(_int CLK_P -2 0 17(_arch((ns 4621819117588971520)))))
		(_sig(_int clk -3 0 20(_arch(_uni((i 2))))))
		(_sig(_int rst -3 0 21(_arch(_uni((i 2))))))
		(_sig(_int en -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int wren -3 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 24(_array -3((_dto i 3 i 0)))))
		(_sig(_int din 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~13 0 26(_array -3((_dto i 9 i 0)))))
		(_sig(_int addr 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int rden -3 0 29(_arch(_uni((i 2))))))
		(_sig(_int addrrd 2 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int addrwr 2 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int en_A -3 0 34(_arch(_uni((i 2))))))
		(_sig(_int wren_A -3 0 35(_arch(_uni((i 2))))))
		(_sig(_int addr_A 2 0 36(_arch(_uni((_others(i 2)))))))
		(_sig(_int din_A 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout_A 1 0 38(_arch(_uni))))
		(_sig(_int en_B -3 0 39(_arch(_uni((i 2))))))
		(_sig(_int wren_B -3 0 40(_arch(_uni((i 2))))))
		(_sig(_int addr_B 2 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int din_B 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout_B 1 0 43(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(0))(_sens(0)))))
			(line__104(_arch 1 0 104(_prcs(_wait_for)(_trgt(2)(3)(4)(6))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1626          1652095928351 Behavioral
(_unit VHDL(spram 0 5(behavioral 0 21))
	(_version vef)
	(_time 1652095928352 2022.05.09 13:32:08)
	(_source(\../src/spram.vhd\))
	(_parameters tan)
	(_code 4317434040151555404c0718114443444145424517)
	(_ent
		(_time 1652095214080)
	)
	(_object
		(_gen(_int C_DWIDTH -1 0 7 \4\ (_ent gms((i 4)))))
		(_gen(_int C_AWIDTH -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int en -2 0 13(_ent(_in))))
		(_port(_int wren -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int din 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int dout 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~12 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_in))))
		(_type(_int array_t 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_type(_int memory_t 0 24(_array 4((_to i 0 c 5)))))
		(_var(_int memory 5 0 29(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(2)(3)(4)(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
V 000051 55 1629          1652096937328 Behavioral
(_unit VHDL(spram 0 5(behavioral 0 21))
	(_version vef)
	(_time 1652096937329 2022.05.09 13:48:57)
	(_source(\../src/spram.vhd\))
	(_parameters tan)
	(_code 9b9e9095c9cdcd8d98cedfc0c99c9b9c999d9a9dcf)
	(_ent
		(_time 1652095214080)
	)
	(_object
		(_gen(_int C_DWIDTH -1 0 7 \4\ (_ent gms((i 4)))))
		(_gen(_int C_AWIDTH -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int en -2 0 13(_ent(_in))))
		(_port(_int wren -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int din 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~122 0 16(_array -2((_dto c 2 i 0)))))
		(_port(_int dout 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~12 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_in))))
		(_type(_int array_t 0 23(_array -1((_to i 0 i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 24(_array -2((_dto c 4 i 0)))))
		(_type(_int memory_t 0 24(_array 4((_to i 0 c 5)))))
		(_var(_int memory 5 0 29(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(4)(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 6 -1)
)
V 000051 55 1674          1652096966510 Behavioral
(_unit VHDL(sdpram 0 6(behavioral 0 23))
	(_version vef)
	(_time 1652096966511 2022.05.09 13:49:26)
	(_source(\../src/sdpram.vhd\))
	(_parameters tan)
	(_code 9e90cc91cfc8ca899ec98fc49b999d989a999e999c)
	(_ent
		(_time 1652096966508)
	)
	(_object
		(_gen(_int C_DWIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_gen(_int C_AWIDTH -1 0 10 \10\ (_ent gms((i 10)))))
		(_port(_int clk -2 0 13(_ent(_in)(_event))))
		(_port(_int rden -2 0 14(_ent(_in))))
		(_port(_int wren -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~12 0 16(_array -2((_dto c 1 i 0)))))
		(_port(_int din 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~122 0 17(_array -2((_dto c 2 i 0)))))
		(_port(_int dout 1 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~12 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int addrrd 2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~124 0 19(_array -2((_dto c 4 i 0)))))
		(_port(_int addrwr 3 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 25(_array -2((_dto c 5 i 0)))))
		(_type(_int memory_t 0 25(_array 4((_to i 0 c 6)))))
		(_var(_int memory 5 0 28(_prcs 0((_others(_others(i 2)))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(4))(_sens(0))(_mon)(_read(1)(2)(3)(5)(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
V 000051 55 2782          1652096974137 Behavioral
(_unit VHDL(ram_tb 0 5(behavioral 0 9))
	(_version vef)
	(_time 1652096974138 2022.05.09 13:49:34)
	(_source(\../src/ram_tb.vhd\))
	(_parameters tan)
	(_code 67326d67613067723633733d346065616661336231)
	(_ent
		(_time 1652094988806)
	)
	(_generate DUT_SP_G 0 49(_if f)
	)
	(_generate DUT_SDP_G 0 66(_if t)
		(_inst DUT_SDP 0 67(_ent . sdpram)
			(_gen
				((C_DWIDTH)(_code 2))
				((C_AWIDTH)(_code 3))
			)
			(_port
				((clk)(clk))
				((rden)(rden))
				((wren)(wren))
				((din)(din))
				((dout)(dout))
				((addrrd)(addrrd))
				((addrwr)(addrwr))
			)
		)
	)
	(_generate DUT_TDP_G 0 83(_if f)
	)
	(_object
		(_type(_int simulation_ram_t 0 11(_enum1 single_port simple_dual_port true_dual_port (_to i 0 i 2))))
		(_cnst(_int C_WHAT_WILL_BE_SIMULATED_TODAY 0 0 12(_arch((i 1)))))
		(_cnst(_int C_DWIDTH -1 0 14(_arch((i 4)))))
		(_cnst(_int C_AWIDTH -1 0 15(_arch((i 10)))))
		(_cnst(_int CLK_P -2 0 17(_arch((ns 4621819117588971520)))))
		(_sig(_int clk -3 0 20(_arch(_uni((i 2))))))
		(_sig(_int rst -3 0 21(_arch(_uni((i 2))))))
		(_sig(_int en -3 0 22(_arch(_uni((i 2))))))
		(_sig(_int wren -3 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{C_DWIDTH-1~downto~0}~13 0 24(_array -3((_dto i 3 i 0)))))
		(_sig(_int din 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_AWIDTH-1~downto~0}~13 0 26(_array -3((_dto i 9 i 0)))))
		(_sig(_int addr 2 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int rden -3 0 29(_arch(_uni((i 2))))))
		(_sig(_int addrrd 2 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int addrwr 2 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int en_A -3 0 34(_arch(_uni((i 2))))))
		(_sig(_int wren_A -3 0 35(_arch(_uni((i 2))))))
		(_sig(_int addr_A 2 0 36(_arch(_uni((_others(i 2)))))))
		(_sig(_int din_A 1 0 37(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout_A 1 0 38(_arch(_uni))))
		(_sig(_int en_B -3 0 39(_arch(_uni((i 2))))))
		(_sig(_int wren_B -3 0 40(_arch(_uni((i 2))))))
		(_sig(_int addr_B 2 0 41(_arch(_uni((_others(i 2)))))))
		(_sig(_int din_B 1 0 42(_arch(_uni((_others(i 2)))))))
		(_sig(_int dout_B 1 0 43(_arch(_uni))))
		(_cnst(_int \CLK_P/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(0))(_sens(0)))))
			(line__104(_arch 1 0 104(_prcs(_wait_for)(_trgt(2)(3)(4)(7)(8)(9))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
