
---------- Begin Simulation Statistics ----------
final_tick                               542225541000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 845845                       # Simulator instruction rate (inst/s)
host_mem_usage                                 770524                       # Number of bytes of host memory used
host_op_rate                                  1407448                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   354.68                       # Real time elapsed on the host
host_tick_rate                             1528794794                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   300000000                       # Number of instructions simulated
sim_ops                                     499186885                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.542226                       # Number of seconds simulated
sim_ticks                                542225541000                       # Number of ticks simulated
system.cpu.Branches                          39887203                       # Number of branches fetched
system.cpu.committedInsts                   300000000                       # Number of instructions committed
system.cpu.committedOps                     499186885                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1084451082                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1084451082                       # Number of busy cycles
system.cpu.num_cc_register_reads            250119119                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           210408798                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     30824051                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               17652898                       # Number of float alu accesses
system.cpu.num_fp_insts                      17652898                       # number of float instructions
system.cpu.num_fp_register_reads             10439439                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             9401604                       # number of times the floating registers were written
system.cpu.num_func_calls                     5195142                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             496643529                       # Number of integer alu accesses
system.cpu.num_int_insts                    496643529                       # number of integer instructions
system.cpu.num_int_register_reads          1039119499                       # number of times the integer registers were read
system.cpu.num_int_register_writes          417165312                       # number of times the integer registers were written
system.cpu.num_load_insts                    77908445                       # Number of load instructions
system.cpu.num_mem_refs                     121500777                       # number of memory refs
system.cpu.num_store_insts                   43592332                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1361399      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 368507490     73.82%     74.09% # Class of executed instruction
system.cpu.op_class::IntMult                  1751769      0.35%     74.44% # Class of executed instruction
system.cpu.op_class::IntDiv                   4936172      0.99%     75.43% # Class of executed instruction
system.cpu.op_class::FloatAdd                  192731      0.04%     75.47% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.47% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     75.47% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.47% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.47% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.47% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.47% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.47% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14086      0.00%     75.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                   341343      0.07%     75.54% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     75.54% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28678      0.01%     75.55% # Class of executed instruction
system.cpu.op_class::SimdMisc                  134694      0.03%     75.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdShift                   6350      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              127953      0.03%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                 653      0.00%     75.60% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              216857      0.04%     75.65% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 720      0.00%     75.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              67227      0.01%     75.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 92      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.66% # Class of executed instruction
system.cpu.op_class::MemRead                 69665563     13.96%     89.62% # Class of executed instruction
system.cpu.op_class::MemWrite                35483719      7.11%     96.72% # Class of executed instruction
system.cpu.op_class::FloatMemRead             8242882      1.65%     98.38% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            8108613      1.62%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  499190427                       # Class of executed instruction
system.cpu.workload.numSyscalls                   160                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43220                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       897724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1796472                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            107                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    122418402                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        122418402                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    122418499                       # number of overall hits
system.cpu.dcache.overall_hits::total       122418499                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       668424                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         668424                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       668519                       # number of overall misses
system.cpu.dcache.overall_misses::total        668519                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11044605000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11044605000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11044605000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11044605000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    123086826                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    123086826                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    123087018                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    123087018                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005431                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005431                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005431                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005431                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16523.351944                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16523.351944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16521.003891                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16521.003891                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       588252                       # number of writebacks
system.cpu.dcache.writebacks::total            588252                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       668424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       668424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       668519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       668519                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10376181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10376181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10383208000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10383208000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005431                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15523.351944                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15523.351944                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15531.657290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15531.657290                       # average overall mshr miss latency
system.cpu.dcache.replacements                 668007                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     78303582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        78303582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       395876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        395876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5445256500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5445256500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     78699458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     78699458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13754.954834                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13754.954834                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       395876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       395876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5049380500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5049380500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12754.954834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12754.954834                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44114820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44114820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       272548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       272548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5599348500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5599348500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44387368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44387368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20544.449051                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20544.449051                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272548                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272548                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5326800500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5326800500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 19544.449051                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19544.449051                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           97                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            97                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           95                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           95                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.494792                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.494792                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           95                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           95                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7027000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7027000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.494792                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.494792                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73968.421053                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73968.421053                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.933332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           123087018                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            668519                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            184.118952                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.933332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999870                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         246842555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        246842555                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    78699731                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    44390669                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         18262                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         11277                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    406375619                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        406375619                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    406375619                       # number of overall hits
system.cpu.icache.overall_hits::total       406375619                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       230229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         230229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       230229                       # number of overall misses
system.cpu.icache.overall_misses::total        230229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3188137500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3188137500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3188137500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3188137500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    406605848                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    406605848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    406605848                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    406605848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000566                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000566                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000566                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000566                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13847.679919                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13847.679919                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13847.679919                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13847.679919                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       229717                       # number of writebacks
system.cpu.icache.writebacks::total            229717                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       230229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       230229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       230229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       230229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2957908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2957908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2957908500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2957908500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000566                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000566                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000566                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000566                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12847.679919                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12847.679919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12847.679919                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12847.679919                       # average overall mshr miss latency
system.cpu.icache.replacements                 229717                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    406375619                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       406375619                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       230229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        230229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3188137500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3188137500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    406605848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    406605848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000566                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000566                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13847.679919                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13847.679919                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       230229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       230229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2957908500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2957908500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000566                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000566                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12847.679919                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12847.679919                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.816898                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           406605848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            230229                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1766.093099                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.816898                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999642                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         813441925                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        813441925                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   406605931                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           350                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 542225541000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               227365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               633655                       # number of demand (read+write) hits
system.l2.demand_hits::total                   861020                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              227365                       # number of overall hits
system.l2.overall_hits::.cpu.data              633655                       # number of overall hits
system.l2.overall_hits::total                  861020                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34864                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37728                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2864                       # number of overall misses
system.l2.overall_misses::.cpu.data             34864                       # number of overall misses
system.l2.overall_misses::total                 37728                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    223372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2619669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2843041500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    223372000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2619669500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2843041500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           230229                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           668519                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               898748                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          230229                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          668519                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              898748                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.012440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.052151                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041978                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.012440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.052151                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041978                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77993.016760                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75139.671294                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75356.273855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77993.016760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75139.671294                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75356.273855                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3397                       # number of writebacks
system.l2.writebacks::total                      3397                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37728                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37728                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    194732000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2271029500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2465761500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    194732000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2271029500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2465761500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.012440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.052151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.012440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.052151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.041978                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67993.016760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65139.671294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65356.273855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67993.016760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65139.671294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65356.273855                       # average overall mshr miss latency
system.l2.replacements                           5599                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       588252                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           588252                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       588252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       588252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       229717                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           229717                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       229717                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       229717                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            240662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                240662                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           31886                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31886                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2388047000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2388047000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.116992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.116992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74893.276046                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74893.276046                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        31886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2069187000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2069187000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.116992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.116992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64893.276046                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64893.276046                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         227365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             227365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    223372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    223372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       230229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         230229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.012440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77993.016760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77993.016760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    194732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    194732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.012440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67993.016760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67993.016760                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        392993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            392993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    231622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    231622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       395971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        395971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77777.871054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77777.871054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    201842500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    201842500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67777.871054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67777.871054                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31943.127254                       # Cycle average of tags in use
system.l2.tags.total_refs                     1796471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37832                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.485488                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     102.007696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2135.361298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29705.758260                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.065166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.906548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974827                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32233                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.983673                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14409600                       # Number of tag accesses
system.l2.tags.data_accesses                 14409600                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      3397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.713974842500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          203                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          203                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              217970                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3176                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37728                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3397                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37728                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3397                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37728                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3397                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     185.822660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.003782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1813.967581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          201     99.01%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           203                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.635468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.608460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              140     68.97%     68.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.49%     69.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59     29.06%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.99%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           203                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2414592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               217408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      4.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  495366779500                       # Total gap between requests
system.mem_ctrls.avgGap                   12045392.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       183296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2231232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       216128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 338043.832575566543                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4114951.862807952799                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 398594.281636762666                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2864                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        34864                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3397                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     77718750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    849107000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 11070332649750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27136.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24354.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 3258855651.97                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       183296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2231296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2414592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       183296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       183296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       217408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       217408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2864                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        34864                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          37728                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3397                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3397                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       338044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4115070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          4453114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       338044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       338044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       400955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          400955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       400955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       338044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4115070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         4854069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                37727                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3377                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          275                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               219444500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             188635000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          926825750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5816.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24566.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               32295                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2389                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.74                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6420                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   409.759502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   249.324483                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   374.789863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1360     21.18%     21.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1966     30.62%     51.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          550      8.57%     60.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          245      3.82%     64.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          396      6.17%     70.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          316      4.92%     75.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          131      2.04%     77.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          121      1.88%     79.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1335     20.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6420                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2414528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             216128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                4.452996                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.398594                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.04                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        23640540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        12565245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      135410100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8383320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 42802300320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  10186794330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 199636254720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  252805348575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.236519                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 518910440500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  18105880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5209220500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        22198260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        11798655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      133960680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       9244620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 42802300320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  10154604150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 199663362240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  252797468925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.221987                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 518979926000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  18105880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5139735000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3397                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2095                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31886                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31886                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        80948                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        80948                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  80948                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2632000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2632000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2632000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37728                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37728    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37728                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            56974000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199428250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            626200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       591649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       229717                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           81957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272548                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        230229                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       395971                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       690175                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2005045                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2695220                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     29436544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     80433344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              109869888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            5599                       # Total snoops (count)
system.tol2bus.snoopTraffic                    217408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           904347                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000119                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010927                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 904239     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    108      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             904347                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 542225541000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1716205000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         345343500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1002778500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
