#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jun 18 18:47:57 2024
# Process ID: 15664
# Current directory: C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1\vivado.jou
# Running On: DESKTOP-FP1C80A, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17070 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 439.176 ; gain = 165.344
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_decompose_0_0/design_1_decompose_0_0.dcp' for cell 'design_1_i/decompose_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1050.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4740 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1227.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1227.340 ; gain = 730.664
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1252.359 ; gain = 25.020

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b114ed16

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1889.680 ; gain = 637.320

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 36 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 25 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6650b19b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2225.734 ; gain = 9.996
INFO: [Opt 31-389] Phase Retarget created 502 cells and removed 533 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dc0c0b10

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2225.734 ; gain = 9.996
INFO: [Opt 31-389] Phase Constant propagation created 136 cells and removed 2550 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7bc33994

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2225.734 ; gain = 9.996
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14327 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7bc33994

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2225.734 ; gain = 9.996
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c8d42f02

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.734 ; gain = 9.996
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 181f14e48

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.734 ; gain = 9.996
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             502  |             533  |                                              0  |
|  Constant propagation         |             136  |            2550  |                                              0  |
|  Sweep                        |               0  |           14327  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2225.734 ; gain = 0.000
Ending Logic Optimization Task | Checksum: aeaa7592

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.734 ; gain = 9.996

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 8 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 101049341

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 2458.668 ; gain = 0.000
Ending Power Optimization Task | Checksum: 101049341

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2458.668 ; gain = 232.934

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 148b5a022

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2458.668 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 148b5a022

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2458.668 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2458.668 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 148b5a022

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2458.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 2458.668 ; gain = 1231.328
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 2458.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2458.668 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2458.668 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6e75df7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2458.668 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f34a81b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 0cf581ef

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 0cf581ef

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2458.668 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 0cf581ef

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 88477353

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d5f7783b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d5f7783b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13ed8b8e1

Time (s): cpu = 00:01:36 ; elapsed = 00:00:57 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 41 LUTNM shape to break, 581 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 17, two critical 24, total 41, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 297 nets or LUTs. Breaked 41 LUTs, combined 256 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2458.668 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           41  |            256  |                   297  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           41  |            256  |                   297  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1cbd363ad

Time (s): cpu = 00:01:43 ; elapsed = 00:01:02 . Memory (MB): peak = 2458.668 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f1b90296

Time (s): cpu = 00:01:44 ; elapsed = 00:01:04 . Memory (MB): peak = 2458.668 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f1b90296

Time (s): cpu = 00:01:45 ; elapsed = 00:01:04 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a8614961

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24b46f978

Time (s): cpu = 00:02:05 ; elapsed = 00:01:18 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16ab2a6f6

Time (s): cpu = 00:02:06 ; elapsed = 00:01:18 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1daf5efed

Time (s): cpu = 00:02:06 ; elapsed = 00:01:18 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 24ccc8691

Time (s): cpu = 00:02:20 ; elapsed = 00:01:27 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17340acb3

Time (s): cpu = 00:02:37 ; elapsed = 00:01:42 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 108f4e13f

Time (s): cpu = 00:02:39 ; elapsed = 00:01:44 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a1d2b81d

Time (s): cpu = 00:02:40 ; elapsed = 00:01:45 . Memory (MB): peak = 2458.668 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a1d2b81d

Time (s): cpu = 00:02:40 ; elapsed = 00:01:45 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 103e80b19

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.460 | TNS=-67.798 |
Phase 1 Physical Synthesis Initialization | Checksum: 11d32d792

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2458.668 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/decompose_0/inst/ap_CS_fsm_state1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/decompose_0/inst/ap_CS_fsm_state60, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11d32d792

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2458.668 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 103e80b19

Time (s): cpu = 00:03:06 ; elapsed = 00:02:04 . Memory (MB): peak = 2458.668 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14c3cd1ad

Time (s): cpu = 00:03:15 ; elapsed = 00:02:13 . Memory (MB): peak = 2477.398 ; gain = 18.730

Time (s): cpu = 00:03:15 ; elapsed = 00:02:13 . Memory (MB): peak = 2477.398 ; gain = 18.730
Phase 4.1 Post Commit Optimization | Checksum: 14c3cd1ad

Time (s): cpu = 00:03:16 ; elapsed = 00:02:13 . Memory (MB): peak = 2477.398 ; gain = 18.730

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14c3cd1ad

Time (s): cpu = 00:03:16 ; elapsed = 00:02:14 . Memory (MB): peak = 2477.398 ; gain = 18.730

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                8x8|                4x4|
|___________|___________________|___________________|
|       East|                8x8|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 14c3cd1ad

Time (s): cpu = 00:03:17 ; elapsed = 00:02:14 . Memory (MB): peak = 2477.398 ; gain = 18.730
Phase 4.3 Placer Reporting | Checksum: 14c3cd1ad

Time (s): cpu = 00:03:17 ; elapsed = 00:02:14 . Memory (MB): peak = 2477.398 ; gain = 18.730

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2477.398 ; gain = 0.000

Time (s): cpu = 00:03:17 ; elapsed = 00:02:15 . Memory (MB): peak = 2477.398 ; gain = 18.730
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f10a9e92

Time (s): cpu = 00:03:17 ; elapsed = 00:02:15 . Memory (MB): peak = 2477.398 ; gain = 18.730
Ending Placer Task | Checksum: cdbf95fc

Time (s): cpu = 00:03:17 ; elapsed = 00:02:15 . Memory (MB): peak = 2477.398 ; gain = 18.730
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:21 ; elapsed = 00:02:18 . Memory (MB): peak = 2477.398 ; gain = 18.730
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2477.398 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 2477.398 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2485.684 ; gain = 8.285
INFO: [Common 17-1381] The checkpoint 'C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2485.684 ; gain = 8.285
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2591.578 ; gain = 105.895
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2591.578 ; gain = 105.895
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2620.613 ; gain = 28.797
INFO: [Common 17-1381] The checkpoint 'C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2620.613 ; gain = 29.035
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b0b5127c ConstDB: 0 ShapeSum: 1d0a8380 RouteDB: 0
Post Restoration Checksum: NetGraph: 3594c4ad | NumContArr: 56814700 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: a520615a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 2746.281 ; gain = 60.715

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a520615a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 2746.281 ; gain = 60.715

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a520615a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 2746.281 ; gain = 60.715
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 213bd802e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 2746.281 ; gain = 60.715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.770  | TNS=0.000  | WHS=-0.191 | THS=-234.376|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 43997
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 43997
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 14a24bbb2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 2791.062 ; gain = 105.496

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14a24bbb2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 2791.062 ; gain = 105.496
Phase 3 Initial Routing | Checksum: 1be44926b

Time (s): cpu = 00:01:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2833.301 ; gain = 147.734

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4218
 Number of Nodes with overlaps = 702
 Number of Nodes with overlaps = 253
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.270  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 203d0c610

Time (s): cpu = 00:02:47 ; elapsed = 00:01:56 . Memory (MB): peak = 2833.301 ; gain = 147.734

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.160  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d1cc7027

Time (s): cpu = 00:02:59 ; elapsed = 00:02:07 . Memory (MB): peak = 2833.301 ; gain = 147.734
Phase 4 Rip-up And Reroute | Checksum: 1d1cc7027

Time (s): cpu = 00:02:59 ; elapsed = 00:02:07 . Memory (MB): peak = 2833.301 ; gain = 147.734

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d1cc7027

Time (s): cpu = 00:02:59 ; elapsed = 00:02:07 . Memory (MB): peak = 2833.301 ; gain = 147.734

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d1cc7027

Time (s): cpu = 00:02:59 ; elapsed = 00:02:08 . Memory (MB): peak = 2833.301 ; gain = 147.734
Phase 5 Delay and Skew Optimization | Checksum: 1d1cc7027

Time (s): cpu = 00:03:00 ; elapsed = 00:02:08 . Memory (MB): peak = 2833.301 ; gain = 147.734

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21c5e30b4

Time (s): cpu = 00:03:05 ; elapsed = 00:02:11 . Memory (MB): peak = 2833.301 ; gain = 147.734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.160  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 180165710

Time (s): cpu = 00:03:05 ; elapsed = 00:02:11 . Memory (MB): peak = 2833.301 ; gain = 147.734
Phase 6 Post Hold Fix | Checksum: 180165710

Time (s): cpu = 00:03:05 ; elapsed = 00:02:11 . Memory (MB): peak = 2833.301 ; gain = 147.734

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.7729 %
  Global Horizontal Routing Utilization  = 16.9953 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2294ce29e

Time (s): cpu = 00:03:06 ; elapsed = 00:02:12 . Memory (MB): peak = 2833.301 ; gain = 147.734

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2294ce29e

Time (s): cpu = 00:03:06 ; elapsed = 00:02:12 . Memory (MB): peak = 2833.301 ; gain = 147.734

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ee778cc0

Time (s): cpu = 00:03:11 ; elapsed = 00:02:16 . Memory (MB): peak = 2833.301 ; gain = 147.734

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.160  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ee778cc0

Time (s): cpu = 00:03:17 ; elapsed = 00:02:19 . Memory (MB): peak = 2833.301 ; gain = 147.734
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1145644ab

Time (s): cpu = 00:03:17 ; elapsed = 00:02:20 . Memory (MB): peak = 2833.301 ; gain = 147.734

Time (s): cpu = 00:03:17 ; elapsed = 00:02:20 . Memory (MB): peak = 2833.301 ; gain = 147.734

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:26 ; elapsed = 00:02:25 . Memory (MB): peak = 2833.301 ; gain = 212.688
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.301 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2949.508 ; gain = 116.207
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2958.996 ; gain = 9.488
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.176 ; gain = 16.328
INFO: [Common 17-1381] The checkpoint 'C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3010.176 ; gain = 16.328
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 18:56:07 2024...
#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jun 18 18:56:42 2024
# Process ID: 22596
# Current directory: C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/impl_1\vivado.jou
# Running On: DESKTOP-FP1C80A, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17070 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 289.715 ; gain = 6.078
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 955.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4069 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1832.434 ; gain = 56.012
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1832.434 ; gain = 56.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1832.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  SRLC32E => SRL16E: 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1832.434 ; gain = 1556.219
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product input design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0 input design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product output design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0 output design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/tmp_product output design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/tmp_product__0 output design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product output design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg multiplier stage design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0 multiplier stage design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product multiplier stage design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0 multiplier stage design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/mul_31ns_33ns_44_2_1_U2/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/buff0_reg multiplier stage design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/buff0_reg__0 multiplier stage design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/tmp_product multiplier stage design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/tmp_product__0 multiplier stage design_1_i/decompose_0/inst/mul_31ns_31ns_62_2_1_U64/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/decompose_0/inst/mul_64ns_66ns_77_5_1_U66/buff0_reg__0 multiplier stage design_1_i/decompose_0/inst/mul_64ns_66ns_77_5_1_U66/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg multiplier stage design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 2537.758 ; gain = 705.324
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 18:58:08 2024...
