# DFT_Internship

This repository documents the Design for Test (DFT) Flow that I am currently exploring during my internship.


## Prerequisites
- Cadence Genus installed and licensed
- Cadence Tempus installed and licensed
- Mentor Grpahics Tessent installed and licensed
- Valid library files (.lib, .lef, .mdt) in project directories
- UNIX/Linux environment

 ## Block Diagram
<img src="https://github.com/user-attachments/assets/4823bd0b-0cf2-4a25-a1a2-c04600dbcc0b" height="400">




## **Repository Structure** 

ðŸ”¹ **[Cadence Genus (Synthesis)](https://github.com/Harsh-patil28/DFT_Internship/tree/main/Cadence_Genus)** â€“ Logic synthesis and netlist generation.  
ðŸ”¹ **[Siemens Tessent (DFT & ATPG)](your_tessent_repo_link)** â€“ Scan chain insertion, ATPG pattern generation, and Memory Built in Self Test.  
ðŸ”¹ **[Cadence Tempus (Static Timing Analysis)](your_tempus_repo_link)** â€“ Timing verification and analysis.  

## **ðŸ“– References & Additional Resources**  


For any queries or contributions, feel free to **open an issue** or **submit a pull request**! ðŸš€

## Support
For issues contact: <br>Harsh A Patil <br>harshpatilhp28@gmail.com <br>
