<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: Device Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a>  </div>
  <div class="headertitle">
<div class="title">Device Peripheral Access Layer</div>  </div>
</div><!--header-->
<div class="contents">

<p>C structs allowing access to peripheral registers.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___a_d_c___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral__access__layer___g_r_o_u_p.html">ADC Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___a_d_c___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for ADC. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_x_b_s___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_x_b_s___peripheral__access__layer___g_r_o_u_p.html">AXBS Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___a_x_b_s___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for AXBS. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___c_m_p___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_p___peripheral__access__layer___g_r_o_u_p.html">CMP Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___c_m_p___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for CMP. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___c_m_t___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_t___peripheral__access__layer___g_r_o_u_p.html">CMT Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___c_m_t___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for CMT. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___c_r_c___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_r_c___peripheral__access__layer___g_r_o_u_p.html">CRC Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___c_r_c___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for CRC. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___d_m_a0___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a0___peripheral__access__layer___g_r_o_u_p.html">DMA0 Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___d_m_a0___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for DMA0. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___d_m_a_m_u_x___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a_m_u_x___peripheral__access__layer___g_r_o_u_p.html">DMAMUX Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___d_m_a_m_u_x___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for DMAMUX. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___e_t_f___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_t_f___peripheral__access__layer___g_r_o_u_p.html">ETF Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___e_t_f___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for ETF. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___e_w_m___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_w_m___peripheral__access__layer___g_r_o_u_p.html">EWM Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___e_w_m___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for EWM. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___f_m_c___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_m_c___peripheral__access__layer___g_r_o_u_p.html">FMC Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___f_m_c___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for FMC. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___f_p_b___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_b___peripheral__access__layer___g_r_o_u_p.html">FPB Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___f_p_b___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for FPB. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___f_t_f_l___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_f_l___peripheral__access__layer___g_r_o_u_p.html">FTFL Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___f_t_f_l___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for FTFL. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___f_t_m___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_t_m___peripheral__access__layer___g_r_o_u_p.html">FTM Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___f_t_m___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for FTM. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___g_p_i_o___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___peripheral__access__layer___g_r_o_u_p.html">GPIO Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___g_p_i_o___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for GPIO. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_c___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_c___peripheral__access__layer___g_r_o_u_p.html">I2C Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___i2_c___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for I2C. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___i2_s___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___peripheral__access__layer___g_r_o_u_p.html">I2S Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___i2_s___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for I2S. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_l_w_u___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_l_w_u___peripheral__access__layer___g_r_o_u_p.html">LLWU Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___l_l_w_u___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for LLWU. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_t_m_r___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_t_m_r___peripheral__access__layer___g_r_o_u_p.html">LPTMR Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___l_p_t_m_r___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for LPTMR. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___m_c_g___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___m_c_g___peripheral__access__layer___g_r_o_u_p.html">MCG Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___m_c_g___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for MCG. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___n_v___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_v___peripheral__access__layer___g_r_o_u_p.html">NV Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___n_v___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for NV. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___o_s_c___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___o_s_c___peripheral__access__layer___g_r_o_u_p.html">OSC Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___o_s_c___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for OSC. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_d_b___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_d_b___peripheral__access__layer___g_r_o_u_p.html">PDB Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___p_d_b___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for PDB. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_i_t___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_i_t___peripheral__access__layer___g_r_o_u_p.html">PIT Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___p_i_t___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for PIT. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_m_c___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_m_c___peripheral__access__layer___g_r_o_u_p.html">PMC Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___p_m_c___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for PMC. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___p_o_r_t___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_o_r_t___peripheral__access__layer___g_r_o_u_p.html">PORT Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___p_o_r_t___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for PORT. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_c_m___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_m___peripheral__access__layer___g_r_o_u_p.html">RCM Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___r_c_m___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for RCM. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_f_s_y_s___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_f_s_y_s___peripheral__access__layer___g_r_o_u_p.html">RFSYS Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___r_f_s_y_s___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for RFSYS. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_f_v_b_a_t___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_f_v_b_a_t___peripheral__access__layer___g_r_o_u_p.html">RFVBAT Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___r_f_v_b_a_t___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for RFVBAT. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___r_t_c___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_t_c___peripheral__access__layer___g_r_o_u_p.html">RTC Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___r_t_c___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for RTC. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_i_m___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___peripheral__access__layer___g_r_o_u_p.html">SIM Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___s_i_m___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for SIM. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_m_c___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_m_c___peripheral__access__layer___g_r_o_u_p.html">SMC Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___s_m_c___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for SMC. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_p_i___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___peripheral__access__layer___g_r_o_u_p.html">SPI Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___s_p_i___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for SPI. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___s_y_s_t___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_y_s_t___peripheral__access__layer___g_r_o_u_p.html">SYST Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___s_y_s_t___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for SYST. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___t_p_i_u___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_p_i_u___peripheral__access__layer___g_r_o_u_p.html">TPIU Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___t_p_i_u___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for TPIU. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___t_s_i___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___t_s_i___peripheral__access__layer___g_r_o_u_p.html">TSI Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___t_s_i___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for TSI. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___u_a_r_t___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html">UART Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___u_a_r_t___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for UART. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___u_s_b___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_b___peripheral__access__layer___g_r_o_u_p.html">USB Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___u_s_b___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for USB. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___u_s_b_d_c_d___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_s_b_d_c_d___peripheral__access__layer___g_r_o_u_p.html">USBDCD Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___u_s_b_d_c_d___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for USBDCD. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___v_r_e_f___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___v_r_e_f___peripheral__access__layer___g_r_o_u_p.html">VREF Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___v_r_e_f___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for VREF. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___w_d_o_g___peripheral__access__layer___g_r_o_u_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___w_d_o_g___peripheral__access__layer___g_r_o_u_p.html">WDOG Peripheral Access Layer</a></td></tr>
<tr class="memdesc:group___w_d_o_g___peripheral__access__layer___g_r_o_u_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">C Struct for WDOG. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>C structs allowing access to peripheral registers. </p>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:23 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
