;redcode
;assert 1
	SPL 0, <314
	CMP -267, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV @121, 106
	SUB #627, @320
	SPL 0, #408
	SUB #72, @-200
	JMN 10, 9
	MOV @121, 106
	SUB #-127, @120
	MOV @121, 106
	SPL 0, #408
	SUB @-47, <410
	SPL 3
	ADD 3, 0
	SUB 0, @408
	DJN -1, @-20
	JMN 10, 9
	MOV -1, <-20
	SUB @-47, <-110
	SUB @-47, <-110
	SUB @121, 103
	MOV @151, 106
	MOV -1, <-20
	MOV @151, 106
	SPL 0, #408
	ADD 403, 600
	JMZ -8, @-20
	JMN 10, 9
	ADD #0, -40
	SLT 5, @19
	SUB @-127, 100
	SUB @-47, <410
	SUB @-47, <410
	SUB #-127, @120
	SUB @-47, <410
	SPL 0, #408
	ADD @-127, 490
	DJN -1, @-20
	SUB -7, <-120
	ADD #270, 0
	DJN -1, @-20
	SLT 826, @12
	SUB @-30, @9
	CMP -267, <-120
	CMP -267, <-120
	ADD 210, 60
	CMP -267, <-120
