TimeQuest Timing Analyzer report for Exp01
Fri Oct 25 11:35:25 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock48MHz'
 12. Slow Model Setup: 'clockPB'
 13. Slow Model Hold: 'clock48MHz'
 14. Slow Model Hold: 'clockPB'
 15. Slow Model Minimum Pulse Width: 'clockPB'
 16. Slow Model Minimum Pulse Width: 'clock48MHz'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'clock48MHz'
 31. Fast Model Setup: 'clockPB'
 32. Fast Model Hold: 'clock48MHz'
 33. Fast Model Hold: 'clockPB'
 34. Fast Model Minimum Pulse Width: 'clockPB'
 35. Fast Model Minimum Pulse Width: 'clock48MHz'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Exp01                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; clock48MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock48MHz } ;
; clockPB    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockPB }    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                          ;
+------------+-----------------+------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                 ;
+------------+-----------------+------------+------------------------------------------------------+
; 155.28 MHz ; 155.28 MHz      ; clock48MHz ;                                                      ;
; 303.4 MHz  ; 260.01 MHz      ; clockPB    ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock48MHz ; -9.007 ; -162.271      ;
; clockPB    ; -2.296 ; -38.717       ;
+------------+--------+---------------+


+------------------------------------+
; Slow Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.391 ; 0.000         ;
; clockPB    ; 0.931 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clockPB    ; -1.423 ; -54.916          ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock48MHz'                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -9.007 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.492      ;
; -9.007 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.492      ;
; -9.007 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.492      ;
; -9.007 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.492      ;
; -9.007 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.492      ;
; -9.007 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.492      ;
; -9.007 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.492      ;
; -9.007 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.492      ;
; -8.804 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.278      ;
; -8.804 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.278      ;
; -8.804 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.278      ;
; -8.804 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.278      ;
; -8.804 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.278      ;
; -8.804 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.278      ;
; -8.804 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.278      ;
; -8.804 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.278      ;
; -8.676 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.150      ;
; -8.676 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.150      ;
; -8.676 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.150      ;
; -8.676 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.150      ;
; -8.676 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.150      ;
; -8.676 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.150      ;
; -8.676 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.150      ;
; -8.676 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.062     ; 9.150      ;
; -8.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.044      ;
; -8.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.044      ;
; -8.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.044      ;
; -8.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.044      ;
; -8.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.044      ;
; -8.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.044      ;
; -8.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.044      ;
; -8.559 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.044      ;
; -8.542 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.027      ;
; -8.542 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.027      ;
; -8.542 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.027      ;
; -8.542 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.027      ;
; -8.542 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.027      ;
; -8.542 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.027      ;
; -8.542 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.027      ;
; -8.542 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.027      ;
; -8.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.026      ;
; -8.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.026      ;
; -8.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.026      ;
; -8.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.026      ;
; -8.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.026      ;
; -8.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.026      ;
; -8.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.026      ;
; -8.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 9.026      ;
; -8.489 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.967      ;
; -8.489 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.967      ;
; -8.489 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.967      ;
; -8.489 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.967      ;
; -8.489 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.967      ;
; -8.489 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.967      ;
; -8.489 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.967      ;
; -8.489 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.967      ;
; -8.450 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 8.935      ;
; -8.450 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 8.935      ;
; -8.450 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 8.935      ;
; -8.450 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 8.935      ;
; -8.450 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 8.935      ;
; -8.450 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 8.935      ;
; -8.450 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 8.935      ;
; -8.450 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.051     ; 8.935      ;
; -8.157 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.624      ;
; -8.157 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.624      ;
; -8.157 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.624      ;
; -8.157 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.624      ;
; -8.157 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.624      ;
; -8.157 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.624      ;
; -8.157 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.624      ;
; -8.157 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.624      ;
; -8.029 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.496      ;
; -8.029 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.496      ;
; -8.029 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.496      ;
; -8.029 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.496      ;
; -8.029 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.496      ;
; -8.029 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.496      ;
; -8.029 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.496      ;
; -8.029 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.069     ; 8.496      ;
; -7.825 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.303      ;
; -7.825 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.303      ;
; -7.825 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.303      ;
; -7.825 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.303      ;
; -7.825 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.303      ;
; -7.825 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.303      ;
; -7.825 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.303      ;
; -7.825 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.303      ;
; -7.824 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.302      ;
; -7.824 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.302      ;
; -7.824 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.302      ;
; -7.824 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.302      ;
; -7.824 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.302      ;
; -7.824 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.302      ;
; -7.824 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.302      ;
; -7.824 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.302      ;
; -7.814 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.292      ;
; -7.814 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.292      ;
; -7.814 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.292      ;
; -7.814 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.058     ; 8.292      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockPB'                                                                                                                                                                        ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.296 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.308      ;
; -2.237 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.249      ;
; -2.229 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.241      ;
; -2.218 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.230      ;
; -2.170 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.182      ;
; -2.159 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.171      ;
; -2.143 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.155      ;
; -2.098 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.110      ;
; -2.084 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.096      ;
; -2.077 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.089      ;
; -2.039 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.051      ;
; -2.005 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 3.024      ;
; -2.005 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.017      ;
; -1.999 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 3.011      ;
; -1.960 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.979      ;
; -1.946 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.965      ;
; -1.934 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.946      ;
; -1.934 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.946      ;
; -1.929 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.948      ;
; -1.927 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.939      ;
; -1.924 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.936      ;
; -1.901 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.920      ;
; -1.879 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.891      ;
; -1.875 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.887      ;
; -1.870 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.889      ;
; -1.861 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.873      ;
; -1.856 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.868      ;
; -1.852 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.864      ;
; -1.842 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.861      ;
; -1.829 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.841      ;
; -1.807 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.819      ;
; -1.804 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.823      ;
; -1.786 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.805      ;
; -1.783 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.795      ;
; -1.783 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.802      ;
; -1.749 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.761      ;
; -1.745 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.764      ;
; -1.736 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.748      ;
; -1.715 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.727      ;
; -1.714 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.733      ;
; -1.710 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.729      ;
; -1.698 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.710      ;
; -1.645 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.664      ;
; -1.643 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.662      ;
; -1.638 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.657      ;
; -1.623 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.642      ;
; -1.586 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.605      ;
; -1.585 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.604      ;
; -1.570 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.589      ;
; -1.567 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.586      ;
; -1.555 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.574      ;
; -1.551 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.570      ;
; -1.513 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.532      ;
; -1.512 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.524      ;
; -1.494 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.513      ;
; -1.469 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.481      ;
; -1.460 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.479      ;
; -1.454 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.466      ;
; -1.442 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.461      ;
; -1.429 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.448      ;
; -1.426 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.445      ;
; -1.388 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.424      ;
; -1.351 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.363      ;
; -1.331 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.343      ;
; -1.329 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.365      ;
; -1.325 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.361      ;
; -1.295 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.307      ;
; -1.279 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.298      ;
; -1.266 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.302      ;
; -1.246 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.282      ;
; -1.221 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.240      ;
; -1.187 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.223      ;
; -1.182 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.218      ;
; -1.180 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.199      ;
; -1.169 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.205      ;
; -1.168 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.187      ;
; -1.123 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.159      ;
; -1.106 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.142      ;
; -1.105 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[4]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.141      ;
; -1.097 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.133      ;
; -1.057 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.076      ;
; -1.054 ; Ifetch:IFT|pc[9] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.047      ; 2.066      ;
; -1.046 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[4]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.082      ;
; -1.042 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 2.061      ;
; -1.041 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.077      ;
; -1.034 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.070      ;
; -1.027 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.063      ;
; -1.026 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.062      ;
; -0.982 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 2.018      ;
; -0.963 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.999      ;
; -0.963 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.999      ;
; -0.955 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.991      ;
; -0.953 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.989      ;
; -0.943 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[3]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.979      ;
; -0.891 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.927      ;
; -0.890 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.926      ;
; -0.856 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.892      ;
; -0.822 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.858      ;
; -0.820 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.856      ;
; -0.765 ; Ifetch:IFT|pc[9] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.054      ; 1.784      ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.522 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.789      ;
; 0.534 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; LCD_Display:lcd|state.DISPLAY_ON           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.804      ;
; 0.549 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.815      ;
; 0.550 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.816      ;
; 0.586 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.852      ;
; 0.589 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.855      ;
; 0.653 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.919      ;
; 0.655 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.921      ;
; 0.708 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.974      ;
; 0.712 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.978      ;
; 0.747 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.013      ;
; 0.748 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.014      ;
; 0.751 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.017      ;
; 0.754 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.020      ;
; 0.754 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.020      ;
; 0.788 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.054      ;
; 0.796 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.067      ;
; 0.806 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.073      ;
; 0.809 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.821 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.087      ;
; 0.823 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.089      ;
; 0.825 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.091      ;
; 0.826 ; LCD_Display:lcd|CHAR_COUNT[0]              ; LCD_Display:lcd|CHAR_COUNT[0]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.092      ;
; 0.826 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.092      ;
; 0.834 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.104      ;
; 0.842 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[3]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.892 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.158      ;
; 0.892 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.158      ;
; 0.893 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.159      ;
; 0.895 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.161      ;
; 0.895 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.161      ;
; 0.897 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.163      ;
; 0.898 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.164      ;
; 0.898 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.164      ;
; 0.898 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.164      ;
; 0.950 ; LCD_Display:lcd|state.RESET1               ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.216      ;
; 0.954 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.220      ;
; 0.994 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.HOLD                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.260      ;
; 0.998 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.264      ;
; 0.998 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.264      ;
; 0.998 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.264      ;
; 1.011 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.277      ;
; 1.013 ; LCD_Display:lcd|state.FUNC_SET             ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.279      ;
; 1.018 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.284      ;
; 1.025 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.291      ;
; 1.050 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.315      ;
; 1.050 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.315      ;
; 1.055 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.321      ;
; 1.056 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.322      ;
; 1.128 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.010      ; 1.404      ;
; 1.131 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.010      ; 1.407      ;
; 1.151 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.010     ; 1.407      ;
; 1.153 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.010     ; 1.409      ;
; 1.157 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.010     ; 1.413      ;
; 1.179 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.445      ;
; 1.181 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.447      ;
; 1.184 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.450      ;
; 1.189 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.455      ;
; 1.190 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.456      ;
; 1.193 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.463      ;
; 1.202 ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.468      ;
; 1.207 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.473      ;
; 1.209 ; LCD_Display:lcd|CHAR_COUNT[0]              ; LCD_Display:lcd|CHAR_COUNT[1]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.475      ;
; 1.210 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.476      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockPB'                                                                                                                                                                        ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.931 ; Ifetch:IFT|pc[9] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.197      ;
; 1.196 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[2]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.462      ;
; 1.205 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.471      ;
; 1.208 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.474      ;
; 1.338 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[3]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.604      ;
; 1.342 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.608      ;
; 1.344 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.610      ;
; 1.374 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.640      ;
; 1.496 ; Ifetch:IFT|pc[9] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 1.784      ;
; 1.590 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.856      ;
; 1.592 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.858      ;
; 1.626 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.892      ;
; 1.660 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.926      ;
; 1.661 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.927      ;
; 1.713 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[3]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.979      ;
; 1.723 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.989      ;
; 1.725 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.991      ;
; 1.733 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.999      ;
; 1.733 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.999      ;
; 1.752 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.018      ;
; 1.773 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.061      ;
; 1.785 ; Ifetch:IFT|pc[9] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.066      ;
; 1.788 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.076      ;
; 1.796 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.062      ;
; 1.797 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.063      ;
; 1.804 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.070      ;
; 1.811 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.077      ;
; 1.816 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.082      ;
; 1.867 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.133      ;
; 1.875 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.141      ;
; 1.876 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.142      ;
; 1.893 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.159      ;
; 1.899 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.187      ;
; 1.911 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.199      ;
; 1.939 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.205      ;
; 1.952 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.240      ;
; 1.952 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.218      ;
; 1.957 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.223      ;
; 2.010 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.298      ;
; 2.016 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.282      ;
; 2.026 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.307      ;
; 2.036 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.302      ;
; 2.062 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.343      ;
; 2.082 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.363      ;
; 2.095 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.361      ;
; 2.099 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.365      ;
; 2.157 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.445      ;
; 2.158 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 2.424      ;
; 2.160 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.448      ;
; 2.173 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.461      ;
; 2.185 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.466      ;
; 2.191 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.479      ;
; 2.200 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.481      ;
; 2.225 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.513      ;
; 2.243 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.524      ;
; 2.244 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.532      ;
; 2.282 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.570      ;
; 2.286 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.574      ;
; 2.298 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.586      ;
; 2.301 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.589      ;
; 2.316 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.604      ;
; 2.317 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.605      ;
; 2.354 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.642      ;
; 2.369 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.657      ;
; 2.374 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.662      ;
; 2.376 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.664      ;
; 2.429 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.710      ;
; 2.441 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.729      ;
; 2.445 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.733      ;
; 2.446 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.727      ;
; 2.467 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.748      ;
; 2.476 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.764      ;
; 2.480 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.761      ;
; 2.514 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.802      ;
; 2.514 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.795      ;
; 2.517 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.805      ;
; 2.535 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.823      ;
; 2.538 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.819      ;
; 2.560 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.841      ;
; 2.573 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.861      ;
; 2.583 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.864      ;
; 2.587 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.868      ;
; 2.592 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.873      ;
; 2.601 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.889      ;
; 2.606 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.887      ;
; 2.610 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.891      ;
; 2.632 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.920      ;
; 2.655 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.936      ;
; 2.658 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.939      ;
; 2.660 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.948      ;
; 2.665 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.946      ;
; 2.665 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 2.946      ;
; 2.677 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.965      ;
; 2.691 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 2.979      ;
; 2.730 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 3.011      ;
; 2.736 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 3.017      ;
; 2.736 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.054      ; 3.024      ;
; 2.770 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 3.051      ;
; 2.808 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 3.089      ;
; 2.815 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.047      ; 3.096      ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockPB'                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clockPB ; Rise       ; clockPB                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[2]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[2]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[3]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[3]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[4]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[4]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[5]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[5]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[6]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[6]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[7]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[7]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[8]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[8]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[9]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[9]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|data_memory|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|data_memory|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|data_memory|auto_generated|ram_block1a3|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|data_memory|auto_generated|ram_block1a3|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[2]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[2]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[3]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[3]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[4]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[4]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[5]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[5]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[6]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[6]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[7]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[7]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[8]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[8]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[9]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[9]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; clockPB|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; clockPB|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; clockPB~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; clockPB~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; clockPB~clkctrl|outclk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; clockPB~clkctrl|outclk                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock48MHz ; 2.655 ; 2.655 ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; 2.245 ; 2.245 ; Fall       ; clockPB         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clock48MHz ; -1.070 ; -1.070 ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; -0.751 ; -0.751 ; Fall       ; clockPB         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.224 ; 7.224 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.224 ; 7.224 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.187 ; 7.187 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 6.931 ; 6.931 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.023 ; 7.023 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.017 ; 7.017 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.023 ; 7.023 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 6.950 ; 6.950 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 6.909 ; 6.909 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 6.987 ; 6.987 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 7.238 ; 7.238 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 6.738 ; 6.738 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 6.909 ; 6.909 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.224 ; 7.224 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.187 ; 7.187 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 6.931 ; 6.931 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.023 ; 7.023 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.017 ; 7.017 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.023 ; 7.023 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 6.950 ; 6.950 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 6.909 ; 6.909 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 6.987 ; 6.987 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 7.238 ; 7.238 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 6.738 ; 6.738 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 6.650 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.050 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 6.650 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 6.660 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.050 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.050 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.050 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 6.660 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 6.660 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 6.650 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.050 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 6.650 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 6.660 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.050 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.050 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.050 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 6.660 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 6.660 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 6.650     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.050     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 6.650     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 6.660     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.050     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.050     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.050     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 6.660     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 6.660     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 6.650     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.050     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 6.650     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 6.660     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.050     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.050     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.050     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 6.660     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 6.660     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------+
; Fast Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock48MHz ; -4.235 ; -50.814       ;
; clockPB    ; -0.467 ; -4.363        ;
+------------+--------+---------------+


+------------------------------------+
; Fast Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.215 ; 0.000         ;
; clockPB    ; 0.412 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clockPB    ; -1.423 ; -54.916          ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock48MHz'                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -4.235 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.710      ;
; -4.235 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.710      ;
; -4.235 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.710      ;
; -4.235 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.710      ;
; -4.235 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.710      ;
; -4.235 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.710      ;
; -4.235 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.710      ;
; -4.235 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.710      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.616      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.616      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.616      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.616      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.616      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.616      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.616      ;
; -4.155 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.616      ;
; -4.090 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.551      ;
; -4.090 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.551      ;
; -4.090 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.551      ;
; -4.090 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.551      ;
; -4.090 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.551      ;
; -4.090 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.551      ;
; -4.090 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.551      ;
; -4.090 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.071     ; 4.551      ;
; -4.060 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.535      ;
; -4.060 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.535      ;
; -4.060 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.535      ;
; -4.060 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.535      ;
; -4.060 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.535      ;
; -4.060 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.535      ;
; -4.060 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.535      ;
; -4.060 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.535      ;
; -4.059 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.534      ;
; -4.059 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.534      ;
; -4.059 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.534      ;
; -4.059 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.534      ;
; -4.059 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.534      ;
; -4.059 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.534      ;
; -4.059 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.534      ;
; -4.059 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.534      ;
; -4.051 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.526      ;
; -4.051 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.526      ;
; -4.051 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.526      ;
; -4.051 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.526      ;
; -4.051 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.526      ;
; -4.051 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.526      ;
; -4.051 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.526      ;
; -4.051 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.526      ;
; -4.046 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.514      ;
; -4.046 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.514      ;
; -4.046 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.514      ;
; -4.046 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.514      ;
; -4.046 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.514      ;
; -4.046 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.514      ;
; -4.046 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.514      ;
; -4.046 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.514      ;
; -3.989 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.464      ;
; -3.989 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.464      ;
; -3.989 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.464      ;
; -3.989 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.464      ;
; -3.989 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.464      ;
; -3.989 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.464      ;
; -3.989 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.464      ;
; -3.989 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clockPB      ; clock48MHz  ; 0.500        ; -0.057     ; 4.464      ;
; -3.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.355      ;
; -3.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.355      ;
; -3.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.355      ;
; -3.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.355      ;
; -3.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.355      ;
; -3.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.355      ;
; -3.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.355      ;
; -3.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.355      ;
; -3.836 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.290      ;
; -3.836 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.290      ;
; -3.836 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.290      ;
; -3.836 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.290      ;
; -3.836 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.290      ;
; -3.836 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.290      ;
; -3.836 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.290      ;
; -3.836 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clockPB      ; clock48MHz  ; 0.500        ; -0.078     ; 4.290      ;
; -3.764 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.232      ;
; -3.764 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.232      ;
; -3.764 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.232      ;
; -3.764 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.232      ;
; -3.764 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.232      ;
; -3.764 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.232      ;
; -3.764 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.232      ;
; -3.764 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.232      ;
; -3.763 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.231      ;
; -3.763 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.231      ;
; -3.763 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.231      ;
; -3.763 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.231      ;
; -3.763 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.231      ;
; -3.763 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.231      ;
; -3.763 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.231      ;
; -3.763 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.231      ;
; -3.755 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.223      ;
; -3.755 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.223      ;
; -3.755 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.223      ;
; -3.755 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clockPB      ; clock48MHz  ; 0.500        ; -0.064     ; 4.223      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockPB'                                                                                                                                                                        ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.467 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.521      ;
; -0.433 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.487      ;
; -0.422 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.476      ;
; -0.417 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.471      ;
; -0.393 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.447      ;
; -0.388 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.442      ;
; -0.383 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.437      ;
; -0.359 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.413      ;
; -0.357 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.411      ;
; -0.346 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.400      ;
; -0.333 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.394      ;
; -0.323 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.377      ;
; -0.310 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.364      ;
; -0.307 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.368      ;
; -0.299 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.360      ;
; -0.296 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.350      ;
; -0.283 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.344      ;
; -0.278 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.332      ;
; -0.276 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.330      ;
; -0.273 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.334      ;
; -0.272 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.326      ;
; -0.260 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.314      ;
; -0.253 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.314      ;
; -0.249 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.310      ;
; -0.244 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.298      ;
; -0.238 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.292      ;
; -0.236 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.290      ;
; -0.236 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.290      ;
; -0.226 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.280      ;
; -0.222 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.283      ;
; -0.219 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.273      ;
; -0.219 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.280      ;
; -0.212 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.273      ;
; -0.200 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.254      ;
; -0.198 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.252      ;
; -0.188 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.242      ;
; -0.188 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.249      ;
; -0.176 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.237      ;
; -0.167 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.221      ;
; -0.166 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.220      ;
; -0.162 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.223      ;
; -0.157 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.211      ;
; -0.144 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.205      ;
; -0.142 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.203      ;
; -0.132 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.193      ;
; -0.126 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.187      ;
; -0.112 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.166      ;
; -0.110 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.171      ;
; -0.104 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.165      ;
; -0.101 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.162      ;
; -0.099 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.153      ;
; -0.096 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.157      ;
; -0.094 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.155      ;
; -0.093 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.125      ;
; -0.092 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.153      ;
; -0.086 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.140      ;
; -0.083 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.144      ;
; -0.065 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.126      ;
; -0.059 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.091      ;
; -0.054 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.115      ;
; -0.051 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.083      ;
; -0.033 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.094      ;
; -0.031 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.092      ;
; -0.025 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.057      ;
; -0.025 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.079      ;
; -0.023 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.084      ;
; -0.018 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.072      ;
; -0.017 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.049      ;
; -0.005 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 1.059      ;
; 0.007  ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.054      ;
; 0.009  ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.023      ;
; 0.020  ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.012      ;
; 0.022  ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.039      ;
; 0.028  ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 1.004      ;
; 0.039  ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.022      ;
; 0.041  ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 1.020      ;
; 0.045  ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[4]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.987      ;
; 0.054  ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.978      ;
; 0.064  ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.968      ;
; 0.070  ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.962      ;
; 0.079  ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[4]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.953      ;
; 0.088  ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.944      ;
; 0.096  ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.936      ;
; 0.098  ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.934      ;
; 0.102  ; Ifetch:IFT|pc[9] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.055      ; 0.952      ;
; 0.106  ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.926      ;
; 0.110  ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 0.951      ;
; 0.116  ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 0.945      ;
; 0.122  ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.910      ;
; 0.132  ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.900      ;
; 0.136  ; Ifetch:IFT|pc[7] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.896      ;
; 0.140  ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.892      ;
; 0.141  ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.891      ;
; 0.143  ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[3]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.889      ;
; 0.177  ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.855      ;
; 0.178  ; Ifetch:IFT|pc[7] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.854      ;
; 0.199  ; Ifetch:IFT|pc[8] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.833      ;
; 0.209  ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.823      ;
; 0.211  ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 1.000        ; 0.000      ; 0.821      ;
; 0.236  ; Ifetch:IFT|pc[9] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 1.000        ; 0.062      ; 0.825      ;
+--------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.393      ;
; 0.246 ; LCD_Display:lcd|state.DISPLAY_ON           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.402      ;
; 0.255 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.409      ;
; 0.274 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.426      ;
; 0.278 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.430      ;
; 0.315 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.467      ;
; 0.317 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.469      ;
; 0.322 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.473      ;
; 0.350 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.502      ;
; 0.354 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.506      ;
; 0.355 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 0.508      ;
; 0.357 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; LCD_Display:lcd|CHAR_COUNT[0]              ; LCD_Display:lcd|CHAR_COUNT[0]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[3]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.385 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.537      ;
; 0.388 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.540      ;
; 0.391 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.543      ;
; 0.413 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.565      ;
; 0.417 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.569      ;
; 0.417 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.569      ;
; 0.418 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.570      ;
; 0.418 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.570      ;
; 0.419 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.571      ;
; 0.421 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.573      ;
; 0.421 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.573      ;
; 0.426 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.578      ;
; 0.431 ; LCD_Display:lcd|state.RESET1               ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.583      ;
; 0.449 ; LCD_Display:lcd|state.FUNC_SET             ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.601      ;
; 0.450 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.602      ;
; 0.455 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.607      ;
; 0.456 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.608      ;
; 0.470 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.HOLD                 ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.621      ;
; 0.471 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.002     ; 0.621      ;
; 0.472 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.002     ; 0.622      ;
; 0.474 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.625      ;
; 0.474 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.625      ;
; 0.475 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.626      ;
; 0.485 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 0.638      ;
; 0.485 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 0.638      ;
; 0.495 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.653      ;
; 0.504 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.012      ; 0.668      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.012      ; 0.670      ;
; 0.506 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.658      ;
; 0.508 ; LCD_Display:lcd|CHAR_COUNT[0]              ; LCD_Display:lcd|CHAR_COUNT[1]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.660      ;
; 0.511 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.666      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockPB'                                                                                                                                                                        ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.412 ; Ifetch:IFT|pc[9] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.564      ;
; 0.523 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[2]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.675      ;
; 0.528 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.680      ;
; 0.532 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.684      ;
; 0.604 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[3]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.756      ;
; 0.611 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.763      ;
; 0.611 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.763      ;
; 0.618 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.770      ;
; 0.625 ; Ifetch:IFT|pc[9] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 0.825      ;
; 0.669 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.821      ;
; 0.671 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.823      ;
; 0.681 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.833      ;
; 0.702 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.854      ;
; 0.703 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.855      ;
; 0.737 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[3]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.889      ;
; 0.739 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.891      ;
; 0.740 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.892      ;
; 0.744 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.896      ;
; 0.745 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 0.945      ;
; 0.748 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.900      ;
; 0.751 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 0.951      ;
; 0.758 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.910      ;
; 0.759 ; Ifetch:IFT|pc[9] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 0.952      ;
; 0.774 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.926      ;
; 0.782 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.934      ;
; 0.784 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.936      ;
; 0.792 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[5]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.944      ;
; 0.801 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.953      ;
; 0.810 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.962      ;
; 0.816 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.968      ;
; 0.820 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.020      ;
; 0.822 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.022      ;
; 0.826 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.978      ;
; 0.835 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[4]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 0.987      ;
; 0.839 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.039      ;
; 0.852 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.004      ;
; 0.854 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.054      ;
; 0.860 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[7]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.012      ;
; 0.866 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.059      ;
; 0.871 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.023      ;
; 0.879 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.072      ;
; 0.884 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.084      ;
; 0.886 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.079      ;
; 0.892 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.092      ;
; 0.894 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.094      ;
; 0.897 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.049      ;
; 0.905 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[6]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.057      ;
; 0.915 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.115      ;
; 0.926 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.126      ;
; 0.931 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[9]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.083      ;
; 0.939 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.091      ;
; 0.944 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.144      ;
; 0.947 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.140      ;
; 0.953 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.153      ;
; 0.955 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.155      ;
; 0.957 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.157      ;
; 0.960 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.153      ;
; 0.962 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.162      ;
; 0.965 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.165      ;
; 0.971 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.171      ;
; 0.973 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.166      ;
; 0.973 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|pc[8]                                                                                 ; clockPB      ; clockPB     ; 0.000        ; 0.000      ; 1.125      ;
; 0.987 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.187      ;
; 0.993 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.193      ;
; 1.003 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.203      ;
; 1.005 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.205      ;
; 1.018 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.211      ;
; 1.023 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.223      ;
; 1.027 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.220      ;
; 1.028 ; Ifetch:IFT|pc[8] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.221      ;
; 1.037 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.237      ;
; 1.049 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.249      ;
; 1.049 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.242      ;
; 1.059 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.252      ;
; 1.061 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.254      ;
; 1.073 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.273      ;
; 1.080 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.273      ;
; 1.080 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.280      ;
; 1.083 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.283      ;
; 1.087 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.280      ;
; 1.097 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.290      ;
; 1.097 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.290      ;
; 1.099 ; Ifetch:IFT|pc[7] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.292      ;
; 1.105 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.298      ;
; 1.110 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.310      ;
; 1.114 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.314      ;
; 1.121 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.314      ;
; 1.133 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.326      ;
; 1.134 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.334      ;
; 1.137 ; Ifetch:IFT|pc[6] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.330      ;
; 1.139 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.332      ;
; 1.144 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.344      ;
; 1.157 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.350      ;
; 1.160 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.360      ;
; 1.168 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.368      ;
; 1.171 ; Ifetch:IFT|pc[5] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.364      ;
; 1.184 ; Ifetch:IFT|pc[3] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.377      ;
; 1.194 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.062      ; 1.394      ;
; 1.207 ; Ifetch:IFT|pc[4] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.400      ;
; 1.218 ; Ifetch:IFT|pc[2] ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clockPB      ; clockPB     ; 0.000        ; 0.055      ; 1.411      ;
+-------+------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockPB'                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clockPB ; Rise       ; clockPB                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[2]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[2]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[3]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[3]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[4]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[4]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[5]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[5]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[6]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[6]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[7]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[7]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[8]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[8]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockPB ; Fall       ; Ifetch:IFT|pc[9]                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockPB ; Fall       ; Ifetch:IFT|pc[9]                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|data_memory|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|data_memory|auto_generated|ram_block1a0|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|data_memory|auto_generated|ram_block1a3|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|data_memory|auto_generated|ram_block1a3|clk0                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[2]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[2]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[3]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[3]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[4]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[4]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[5]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[5]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[6]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[6]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[7]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[7]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[8]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[8]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; IFT|pc[9]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; IFT|pc[9]|clk                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; clockPB|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; clockPB|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; clockPB~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; clockPB~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockPB ; Rise       ; clockPB~clkctrl|outclk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockPB ; Rise       ; clockPB~clkctrl|outclk                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock48MHz ; 1.071 ; 1.071 ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; 0.787 ; 0.787 ; Fall       ; clockPB         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clock48MHz ; -0.267 ; -0.267 ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; -0.115 ; -0.115 ; Fall       ; clockPB         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.054 ; 4.054 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.054 ; 4.054 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.941 ; 3.941 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 3.832 ; 3.832 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 3.950 ; 3.950 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 3.950 ; 3.950 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 3.952 ; 3.952 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 3.853 ; 3.853 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 3.823 ; 3.823 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 3.939 ; 3.939 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 3.982 ; 3.982 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 3.804 ; 3.804 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.823 ; 3.823 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.054 ; 4.054 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.941 ; 3.941 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 3.832 ; 3.832 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 3.950 ; 3.950 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 3.950 ; 3.950 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 3.952 ; 3.952 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 3.853 ; 3.853 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 3.823 ; 3.823 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 3.939 ; 3.939 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 3.982 ; 3.982 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 3.804 ; 3.804 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.710 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 3.961 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.710 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 3.720 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 3.961 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 3.961 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 3.961 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 3.720 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 3.720 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.710 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 3.961 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.710 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 3.720 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 3.961 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 3.961 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 3.961 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 3.720 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 3.720 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.710     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 3.961     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.710     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 3.720     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 3.961     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 3.961     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 3.961     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 3.720     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 3.720     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.710     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 3.961     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.710     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 3.720     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 3.961     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 3.961     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 3.961     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 3.720     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 3.720     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.007   ; 0.215 ; N/A      ; N/A     ; -1.423              ;
;  clock48MHz      ; -9.007   ; 0.215 ; N/A      ; N/A     ; -1.380              ;
;  clockPB         ; -2.296   ; 0.412 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -200.988 ; 0.0   ; 0.0      ; 0.0     ; -116.296            ;
;  clock48MHz      ; -162.271 ; 0.000 ; N/A      ; N/A     ; -61.380             ;
;  clockPB         ; -38.717  ; 0.000 ; N/A      ; N/A     ; -54.916             ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock48MHz ; 2.655 ; 2.655 ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; 2.245 ; 2.245 ; Fall       ; clockPB         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clock48MHz ; -0.267 ; -0.267 ; Rise       ; clock48MHz      ;
; reset     ; clockPB    ; -0.115 ; -0.115 ; Fall       ; clockPB         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.224 ; 7.224 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.224 ; 7.224 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.187 ; 7.187 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 6.931 ; 6.931 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.023 ; 7.023 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.017 ; 7.017 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.023 ; 7.023 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 6.950 ; 6.950 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 6.909 ; 6.909 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 6.987 ; 6.987 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 7.238 ; 7.238 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 6.738 ; 6.738 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.823 ; 3.823 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.054 ; 4.054 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.941 ; 3.941 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 3.832 ; 3.832 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 3.950 ; 3.950 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 3.950 ; 3.950 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 3.952 ; 3.952 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 3.853 ; 3.853 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 3.823 ; 3.823 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 3.939 ; 3.939 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 3.982 ; 3.982 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 3.804 ; 3.804 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock48MHz ; clock48MHz ; 2170     ; 0        ; 0        ; 0        ;
; clockPB    ; clock48MHz ; 0        ; 2714     ; 0        ; 0        ;
; clockPB    ; clockPB    ; 0        ; 0        ; 0        ; 108      ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock48MHz ; clock48MHz ; 2170     ; 0        ; 0        ; 0        ;
; clockPB    ; clock48MHz ; 0        ; 2714     ; 0        ; 0        ;
; clockPB    ; clockPB    ; 0        ; 0        ; 0        ; 108      ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 84    ; 84   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 25 11:35:24 2024
Info: Command: quartus_sta Exp01 -c Exp01
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Exp01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock48MHz clock48MHz
    Info (332105): create_clock -period 1.000 -name clockPB clockPB
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.007
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.007      -162.271 clock48MHz 
    Info (332119):    -2.296       -38.717 clockPB 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock48MHz 
    Info (332119):     0.931         0.000 clockPB 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -54.916 clockPB 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.235
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.235       -50.814 clock48MHz 
    Info (332119):    -0.467        -4.363 clockPB 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock48MHz 
    Info (332119):     0.412         0.000 clockPB 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -54.916 clockPB 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4551 megabytes
    Info: Processing ended: Fri Oct 25 11:35:25 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


