<stg><name>arp_receive</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %myIP_V), !map !96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="336">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i336 %arp_in_data_V), !map !102

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %arp_in_valid_V), !map !106

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="80">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i80 %arp_internal_resp_Mac_IP_V), !map !110

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %arp_internal_resp_valid_V), !map !114

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="80">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i80* %call_for_responce_Mac_IP_V), !map !118

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %call_for_responce_valid_V), !map !122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="80">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i80* %arptable_dataout_Mac_IP_V), !map !126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %arptable_dataout_valid_V), !map !130

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %arptable_addrout_V), !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @arp_receive_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:11  %arp_internal_resp_va = call i1 @_ssdm_op_Read.ap_none.i1(i1 %arp_internal_resp_valid_V)

]]></Node>
<StgValue><ssdm name="arp_internal_resp_va"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
codeRepl:12  %arp_internal_resp_Ma = call i80 @_ssdm_op_Read.ap_none.i80(i80 %arp_internal_resp_Mac_IP_V)

]]></Node>
<StgValue><ssdm name="arp_internal_resp_Ma"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:13  %arp_in_valid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %arp_in_valid_V)

]]></Node>
<StgValue><ssdm name="arp_in_valid_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
codeRepl:14  %arp_in_data_V_read = call i336 @_ssdm_op_Read.ap_none.i336(i336 %arp_in_data_V)

]]></Node>
<StgValue><ssdm name="arp_in_data_V_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:15  %myIP_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %myIP_V)

]]></Node>
<StgValue><ssdm name="myIP_V_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln41"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i32 %myIP_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln42"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="336" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i336 %arp_in_data_V, i1 %arp_in_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln43"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i80 %arp_internal_resp_Mac_IP_V, i1 %arp_internal_resp_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln44"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i80* %call_for_responce_Mac_IP_V, i1* %call_for_responce_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln45"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i80* %arptable_dataout_Mac_IP_V, i1* %arptable_dataout_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln46"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i8* %arptable_addrout_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln47"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="80" op_0_bw="80">
<![CDATA[
codeRepl:23  %call_for_responce_re_2 = load i80* @call_for_responce_re_1, align 8

]]></Node>
<StgValue><ssdm name="call_for_responce_re_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80">
<![CDATA[
codeRepl:24  call void @_ssdm_op_Write.ap_none.i80P(i80* %call_for_responce_Mac_IP_V, i80 %call_for_responce_re_2)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:25  %call_for_responce_re_3 = load i1* @call_for_responce_re, align 8

]]></Node>
<StgValue><ssdm name="call_for_responce_re_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:26  call void @_ssdm_op_Write.ap_none.i1P(i1* %call_for_responce_valid_V, i1 %call_for_responce_re_3)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="80" op_0_bw="80">
<![CDATA[
codeRepl:27  %arptable_dataout_reg_2 = load i80* @arptable_dataout_reg_1, align 8

]]></Node>
<StgValue><ssdm name="arptable_dataout_reg_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80">
<![CDATA[
codeRepl:28  call void @_ssdm_op_Write.ap_none.i80P(i80* %arptable_dataout_Mac_IP_V, i80 %arptable_dataout_reg_2)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:29  %arptable_dataout_reg_3 = load i1* @arptable_dataout_reg, align 8

]]></Node>
<StgValue><ssdm name="arptable_dataout_reg_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:30  call void @_ssdm_op_Write.ap_none.i1P(i1* %arptable_dataout_valid_V, i1 %arptable_dataout_reg_3)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:31  %arptable_addrout_reg_1 = load i8* @arptable_addrout_reg, align 1

]]></Node>
<StgValue><ssdm name="arptable_addrout_reg_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:32  call void @_ssdm_op_Write.ap_none.i8P(i8* %arptable_addrout_V, i8 %arptable_addrout_reg_1)

]]></Node>
<StgValue><ssdm name="write_ln67"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:33  %arp_in_reg_valid_V_l = load i1* @arp_in_reg_valid_V, align 4

]]></Node>
<StgValue><ssdm name="arp_in_reg_valid_V_l"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="48" op_0_bw="48">
<![CDATA[
codeRepl:34  %arp_in_reg_fixed_hea_1 = load i48* @arp_in_reg_fixed_hea, align 8

]]></Node>
<StgValue><ssdm name="arp_in_reg_fixed_hea_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:35  %arp_in_reg_dst_ip_V_s = load i32* @arp_in_reg_dst_ip_V, align 4

]]></Node>
<StgValue><ssdm name="arp_in_reg_dst_ip_V_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:36  %myIPReg_V_load = load i32* @myIPReg_V, align 4

]]></Node>
<StgValue><ssdm name="myIPReg_V_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:37  %arp_in_reg_opcode_V_s = load i16* @arp_in_reg_opcode_V, align 2

]]></Node>
<StgValue><ssdm name="arp_in_reg_opcode_V_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="48" op_0_bw="48">
<![CDATA[
codeRepl:38  %arp_in_reg_dst_mac_V_1 = load i48* @arp_in_reg_dst_mac_V, align 8

]]></Node>
<StgValue><ssdm name="arp_in_reg_dst_mac_V_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:39  %v2_V = load i32* @arp_in_reg_src_ip_V, align 4

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:40  %icmp_ln879_2 = icmp eq i16 %arp_in_reg_opcode_V_s, 1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:41  br i1 %arp_in_reg_valid_V_l, label %0, label %._crit_edge455.critedge

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge455.critedge:0  store i1 false, i1* @call_for_responce_re, align 8

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge455.critedge:1  br label %._crit_edge456

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
:0  %icmp_ln879 = icmp eq i48 %arp_in_reg_fixed_hea_1, 4429186564

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879, label %1, label %._crit_edge456.critedge

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge456.critedge:0  store i1 false, i1* @call_for_responce_re, align 8

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge456.critedge:1  br label %._crit_edge456

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln879_1 = icmp eq i32 %arp_in_reg_dst_ip_V_s, %myIPReg_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_1, label %._crit_edge452, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.critedge:0  store i1 false, i1* @call_for_responce_re, align 8

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
.critedge:1  %icmp_ln879_3 = icmp eq i48 %arp_in_reg_dst_mac_V_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:2  %icmp_ln879_4 = icmp eq i32 %v2_V, %arp_in_reg_dst_ip_V_s

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:3  %and_ln72 = and i1 %icmp_ln879_4, %icmp_ln879_2

]]></Node>
<StgValue><ssdm name="and_ln72"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:4  %and_ln72_1 = and i1 %and_ln72, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln72_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
.critedge:5  br label %._crit_edge456

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge452:0  store i1 %icmp_ln879_2, i1* @call_for_responce_re, align 8

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879" val="1"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge452:1  br label %._crit_edge456

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge456:0  %lhs_V = phi i1 [ false, %._crit_edge455.critedge ], [ true, %._crit_edge452 ], [ false, %._crit_edge456.critedge ], [ %and_ln72_1, %.critedge ]

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge456:1  %rhs_V = load i1* @arp_internal_resp_va, align 1

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge456:2  %ret_V = or i1 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge456:3  store i1 %ret_V, i1* @arptable_dataout_reg, align 8

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="48" op_0_bw="48">
<![CDATA[
._crit_edge456:4  %v1_V_1 = load i48* @arp_in_reg_src_mac_V, align 8

]]></Node>
<StgValue><ssdm name="v1_V_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge456:5  br i1 %arp_in_reg_valid_V_l, label %2, label %7

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %rhs_V, label %8, label %._crit_edge471

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="0"/>
<literal name="rhs_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="80" op_0_bw="80">
<![CDATA[
:0  %p_Val2_s = load i80* @arp_internal_resp_re, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="0"/>
<literal name="rhs_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="80" op_1_bw="80" op_2_bw="80">
<![CDATA[
:1  store i80 %p_Val2_s, i80* @arptable_dataout_reg_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="0"/>
<literal name="rhs_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="80">
<![CDATA[
:2  %trunc_ln647 = trunc i80 %p_Val2_s to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="0"/>
<literal name="rhs_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  store i8 %trunc_ln647, i8* @arptable_addrout_reg, align 1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="0"/>
<literal name="rhs_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge471

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge471:0  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
:0  %icmp_ln879_5 = icmp eq i48 %arp_in_reg_fixed_hea_1, 4429186564

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_5, label %3, label %._crit_edge467

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln879_6 = icmp eq i32 %arp_in_reg_dst_ip_V_s, %myIPReg_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_6, label %4, label %._crit_edge464

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln879_2, label %5, label %._crit_edge460

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge460:0  %icmp_ln879_7 = icmp eq i16 %arp_in_reg_opcode_V_s, 2

]]></Node>
<StgValue><ssdm name="icmp_ln879_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge460:1  br i1 %icmp_ln879_7, label %._crit_edge465, label %._crit_edge464

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_7" val="0"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge464:0  %icmp_ln879_8 = icmp eq i48 %arp_in_reg_dst_mac_V_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_8"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_7" val="0"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge464:1  %icmp_ln879_9 = icmp eq i32 %v2_V, %arp_in_reg_dst_ip_V_s

]]></Node>
<StgValue><ssdm name="icmp_ln879_9"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_7" val="0"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge464:2  %and_ln79 = and i1 %icmp_ln879_9, %icmp_ln879_2

]]></Node>
<StgValue><ssdm name="and_ln79"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_7" val="0"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge464:3  %and_ln79_1 = and i1 %and_ln79, %icmp_ln879_8

]]></Node>
<StgValue><ssdm name="and_ln79_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_7" val="0"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge464:4  br i1 %and_ln79_1, label %._crit_edge465, label %._crit_edge467

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="and_ln79_1" val="1"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="80" op_0_bw="80" op_1_bw="48" op_2_bw="32">
<![CDATA[
._crit_edge465:0  %p_Result_2 = call i80 @_ssdm_op_BitConcatenate.i80.i48.i32(i48 %v1_V_1, i32 %v2_V)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="and_ln79_1" val="1"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="80" op_1_bw="80" op_2_bw="80">
<![CDATA[
._crit_edge465:1  store i80 %p_Result_2, i80* @arptable_dataout_reg_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="and_ln79_1" val="1"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge465:2  %trunc_ln647_2 = trunc i32 %v2_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="and_ln79_1" val="1"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge465:3  store i8 %trunc_ln647_2, i8* @arptable_addrout_reg, align 1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="and_ln79_1" val="1"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
<literal name="icmp_ln879_7" val="1"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="0"/>
<literal name="and_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge465:4  br label %._crit_edge467

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_6" val="0"/>
</and_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge467:0  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="48" op_0_bw="48">
<![CDATA[
:0  %v1_V = load i48* @eth_src_mac_V, align 8

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="80" op_0_bw="80" op_1_bw="48" op_2_bw="32">
<![CDATA[
:1  %p_Result_s = call i80 @_ssdm_op_BitConcatenate.i80.i48.i32(i48 %v1_V, i32 %v2_V)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="80" op_1_bw="80" op_2_bw="80">
<![CDATA[
:2  store i80 %p_Result_s, i80* @call_for_responce_re_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="80" op_0_bw="80" op_1_bw="48" op_2_bw="32">
<![CDATA[
:3  %p_Result_1 = call i80 @_ssdm_op_BitConcatenate.i80.i48.i32(i48 %v1_V_1, i32 %v2_V)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="80" op_1_bw="80" op_2_bw="80">
<![CDATA[
:4  store i80 %p_Result_1, i80* @arptable_dataout_reg_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32">
<![CDATA[
:5  %trunc_ln647_1 = trunc i32 %v2_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:6  store i8 %trunc_ln647_1, i8* @arptable_addrout_reg, align 1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
<literal name="icmp_ln879_5" val="1"/>
<literal name="icmp_ln879_6" val="1"/>
<literal name="icmp_ln879_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %6

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %9

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %arp_internal_resp_va, label %10, label %11

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_internal_resp_va" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %arp_in_reg_valid_V_l, label %._crit_edge472, label %12

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="0"/>
<literal name="arp_internal_resp_va" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @arp_internal_resp_va, align 1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_in_reg_valid_V_l" val="0"/>
<literal name="arp_internal_resp_va" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge472

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_internal_resp_va" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge472:0  br label %13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_internal_resp_va" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @arp_internal_resp_va, align 1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arp_internal_resp_va" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 %myIP_V_read, i32* @myIPReg_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="48" op_0_bw="48" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %p_Result_4 = call i48 @_ssdm_op_PartSelect.i48.i336.i32.i32(i336 %arp_in_data_V_read, i32 240, i32 287)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
:2  store i48 %p_Result_4, i48* @eth_src_mac_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="48" op_0_bw="48" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %p_Result_5 = call i48 @_ssdm_op_PartSelect.i48.i336.i32.i32(i336 %arp_in_data_V_read, i32 176, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
:4  store i48 %p_Result_5, i48* @arp_in_reg_fixed_hea, align 8

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i336.i32.i32(i336 %arp_in_data_V_read, i32 160, i32 175)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
:6  store i16 %p_Result_6, i16* @arp_in_reg_opcode_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="48" op_0_bw="48" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %p_Result_7 = call i48 @_ssdm_op_PartSelect.i48.i336.i32.i32(i336 %arp_in_data_V_read, i32 112, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
:8  store i48 %p_Result_7, i48* @arp_in_reg_src_mac_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %p_Result_8 = call i32 @_ssdm_op_PartSelect.i32.i336.i32.i32(i336 %arp_in_data_V_read, i32 80, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  store i32 %p_Result_8, i32* @arp_in_reg_src_ip_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="48" op_0_bw="48" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %p_Result_9 = call i48 @_ssdm_op_PartSelect.i48.i336.i32.i32(i336 %arp_in_data_V_read, i32 32, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
:12  store i48 %p_Result_9, i48* @arp_in_reg_dst_mac_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="336">
<![CDATA[
:13  %trunc_ln647_3 = trunc i336 %arp_in_data_V_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647_3"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  store i32 %trunc_ln647_3, i32* @arp_in_reg_dst_ip_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:15  store i1 %arp_in_valid_V_read, i1* @arp_in_reg_valid_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="80" op_1_bw="80" op_2_bw="80">
<![CDATA[
:16  store i80 %arp_internal_resp_Ma, i80* @arp_internal_resp_re, align 8

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0">
<![CDATA[
:17  ret void

]]></Node>
<StgValue><ssdm name="ret_ln107"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
