#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov  1 09:49:21 2024
# Process ID: 10328
# Current directory: C:/B_Git/MCS/MC/MC_V1/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11096 C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.xpr
# Log file: C:/B_Git/MCS/MC/MC_V1/Vivado/vivado.log
# Journal file: C:/B_Git/MCS/MC/MC_V1/Vivado\vivado.jou
# Running On        :mikkelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8379 MB
# Swap memory       :25769 MB
# Total Virtual     :34149 MB
# Available Virtual :19983 MB
#-----------------------------------------------------------
start_gui
open_project C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2024.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1670.469 ; gain = 506.465
update_compile_order -fileset sources_1
open_bd_design {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd}
Reading block design file <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:SDC_Monitor_CAR:1.0 - SDC_Monitor_CAR_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:CLK_divider:1.0 - CLK_divider_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Successfully read diagram <MC> from block design file <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1815.527 ; gain = 119.055
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
delete_bd_objs [get_bd_nets SDC_Monitor_CAR_0_IS_SDC_CLOSED_VECTOR_O]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property CONFIG.C_GPIO_WIDTH {5} [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
WARNING: [IP_Flow 19-4316] Parameter 'No_of_inputs' is no longer present on the upgraded IP 'MC_SDC_Monitor_CAR_0_0', and cannot be set to '17'
INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'IS_SDC_CLOSED_VECTOR_O'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'SDC_VECTOR_O'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'MC_SDC_Monitor_CAR_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'MC_SDC_Monitor_CAR_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
connect_bd_net [get_bd_pins SDC_Monitor_CAR_0/SDC_VECTOR_O] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <SDC_Monitor_CAR_0_SDC_VECTOR_O>. This pin will not be connected as a part of interface connection <GPIO>.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
save_bd_design
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets axi_gpio_1_gpio_io_o] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_ports PL_USER_LED]
startgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells ps7_0_axi_periph]
endgroup
delete_bd_objs [get_bd_nets CLK_divider_0_CLK_O] [get_bd_cells CLK_divider_0]
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property location {1922 504} [get_bd_ports PL_ALIVE_LED]
connect_bd_net [get_bd_ports PL_ALIVE_LED] [get_bd_pins xlconstant_2/dout]
set_property location {1914 518} [get_bd_ports PL_ALIVE_LED]
validate_bd_design
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
regenerate_bd_layout
set_property name xlconstant [get_bd_cells xlconstant_2]
save_bd_design
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/utils_1/imports/synth_1/MC_wrapper.dcp with file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/MC_wrapper.dcp
reset_run MC_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_gpio_0/gpio_io_i'(5) to pin '/SDC_Monitor_CAR_0/SDC_VECTOR_O'(6) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_gpio_0/gpio_io_i'(5) to pin '/SDC_Monitor_CAR_0/SDC_VECTOR_O'(6) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDC_Monitor_CAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_axi_gpio_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 3.670 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_axi_gpio_0_0
[Fri Nov  1 11:01:10 2024] Launched MC_axi_gpio_0_0_synth_1, MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_axi_gpio_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_axi_gpio_0_0_synth_1/runme.log
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Fri Nov  1 11:01:10 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2152.672 ; gain = 237.949
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
endgroup
startgroup
set_property CONFIG.NO_OF_SDC_INPUT_BIT_WIDTH {4} [get_bd_cells SDC_Monitor_CAR_0]
endgroup
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'SDC_VECTOR_O' width 4 differs from original width 5
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'MC_SDC_Monitor_CAR_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'MC_SDC_Monitor_CAR_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_gpio_0/gpio_io_i'(5) to pin '/SDC_Monitor_CAR_0/SDC_VECTOR_O'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_gpio_0/gpio_io_i'(5) to pin '/SDC_Monitor_CAR_0/SDC_VECTOR_O'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDC_Monitor_CAR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 3.944 MB.
[Fri Nov  1 11:04:51 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Fri Nov  1 11:04:51 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2167.840 ; gain = 0.352
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
set_property CONFIG.C_GPIO_WIDTH {17} [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
reset_run synth_1
reset_run MC_SDC_Monitor_CAR_0_0_synth_1
reset_run MC_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_gpio_0/gpio_io_i'(17) to pin '/SDC_Monitor_CAR_0/SDC_VECTOR_O'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_gpio_0/gpio_io_i'(17) to pin '/SDC_Monitor_CAR_0/SDC_VECTOR_O'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP MC_axi_gpio_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 3.944 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_axi_gpio_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 28a46c48cfdee21a to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/2/8/28a46c48cfdee21a/MC_axi_gpio_0_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/2/8/28a46c48cfdee21a/MC_axi_gpio_0_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/2/8/28a46c48cfdee21a/MC_axi_gpio_0_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/2/8/28a46c48cfdee21a/MC_axi_gpio_0_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/2/8/28a46c48cfdee21a/MC_axi_gpio_0_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_axi_gpio_0_0, cache-ID = 28a46c48cfdee21a; cache size = 3.944 MB.
[Fri Nov  1 11:06:39 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Fri Nov  1 11:06:39 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
WARNING: [IP_Flow 19-4316] Parameter 'NO_OF_SDC_INPUT_BIT_WIDTH' is no longer present on the upgraded IP 'MC_SDC_Monitor_CAR_0_0', and cannot be set to '4'
INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'SDC_VECTOR_O' width 17 differs from original width 4
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'MC_SDC_Monitor_CAR_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'MC_SDC_Monitor_CAR_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDC_Monitor_CAR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 3.944 MB.
[Fri Nov  1 11:08:13 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Fri Nov  1 11:08:13 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.754 ; gain = 9.676
write_hw_platform -fixed -include_bit -force -file C:/B_Git/MCS/MC/MC_V1/Vivado/MC_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/B_Git/MCS/MC/MC_V1/Vivado/MC_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/B_Git/MCS/MC/MC_V1/Vivado/MC_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Vivado/2024.1/data/embeddedsw) loading 2 seconds
write_hw_platform: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2371.656 ; gain = 179.902
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'IS_SDC_CLOSED_VECTOR' [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'IS_SDC_CLOSED_VECTOR' [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'IS_SDC_CLOSED_VECTOR' [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/new/SDC_Monitor_CAR.vhd:81]
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
validate_bd_design
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
save_bd_design
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/utils_1/imports/synth_1/MC_wrapper.dcp with file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/MC_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'MC.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDC_Monitor_CAR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 3.944 MB.
[Fri Nov  1 11:53:11 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Fri Nov  1 11:53:11 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2371.656 ; gain = 0.000
reset_run impl_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Nov  1 13:05:25 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/B_Git/MCS/MC/MC_V1/Vitis/MC_wrapper_v2.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/B_Git/MCS/MC/MC_V1/Vitis/MC_wrapper_v2.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/B_Git/MCS/MC/MC_V1/Vitis/MC_wrapper_v2.xsa
write_hw_platform: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2399.777 ; gain = 28.121
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/utils_1/imports/synth_1/MC_wrapper.dcp with file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/MC_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDC_Monitor_CAR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 3.944 MB.
[Fri Nov  1 13:53:37 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Fri Nov  1 13:53:37 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2399.777 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 09 2024-01:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357AC43FCA
set_property PROGRAM.FILE {C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/MC_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_SDC_Monitor_CAR_0_0/MC_SDC_Monitor_CAR_0_0.dcp' for cell 'MC_i/SDC_Monitor_CAR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.dcp' for cell 'MC_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.dcp' for cell 'MC_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.dcp' for cell 'MC_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp' for cell 'MC_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2489.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_board.xdc] for cell 'MC_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_board.xdc] for cell 'MC_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.xdc] for cell 'MC_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.xdc] for cell 'MC_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2615.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2742.203 ; gain = 342.426
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*sdc*" && TYPE == "DONT_CARE" } ]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*sdc*" && TYPE == "DONT_CARE" }'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*sdc*" && TYPE == "DONT_CARE" } ]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*sdc*" && TYPE == "DONT_CARE" }'.
WARNING: [Coretcl 2-1122] No objects found.
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/utils_1/imports/synth_1/MC_wrapper.dcp with file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/MC_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDC_Monitor_CAR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 3.944 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Nov  1 14:09:35 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Fri Nov  1 14:09:35 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3179.809 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_SDC_Monitor_CAR_0_0/MC_SDC_Monitor_CAR_0_0.dcp' for cell 'MC_i/SDC_Monitor_CAR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.dcp' for cell 'MC_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.dcp' for cell 'MC_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.dcp' for cell 'MC_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp' for cell 'MC_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 3195.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_processing_system7_0_0/MC_processing_system7_0_0.xdc] for cell 'MC_i/processing_system7_0/inst'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_board.xdc] for cell 'MC_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0_board.xdc] for cell 'MC_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.xdc] for cell 'MC_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_axi_gpio_0_0/MC_axi_gpio_0_0.xdc] for cell 'MC_i/axi_gpio_0/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0_board.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_rst_ps7_0_100M_0/MC_rst_ps7_0_100M_0.xdc] for cell 'MC_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/constrs_1/new/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3195.332 ; gain = 8.551
report_ip_status -name ip_status 
update_module_reference [get_ips  MC_SDC_Monitor_CAR_0_0]
Upgrading 'C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/MC.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated MC_SDC_Monitor_CAR_0_0 to use current project options
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/utils_1/imports/synth_1/MC_wrapper.dcp with file C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/MC_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:\B_Git\MCS\MC\MC_V1\Vivado\Vivado.srcs\sources_1\bd\MC\MC.bd> 
Wrote  : <C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.srcs/sources_1/bd/MC/ui/bd_1fb9e3f6.ui> 
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/sim/MC.vhd
VHDL Output written to : c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hdl/MC_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block SDC_Monitor_CAR_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/hw_handoff/MC.hwh
Generated Hardware Definition File c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/synth/MC.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MC_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cc2c65d4154d723c to dir: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0.dcp to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_sim_netlist.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.v to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.cache/ip/2024.1/c/c/cc2c65d4154d723c/MC_auto_pc_0_stub.vhdl to c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.gen/sources_1/bd/MC/ip/MC_auto_pc_0/MC_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MC_auto_pc_0, cache-ID = cc2c65d4154d723c; cache size = 3.944 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Nov  1 14:18:10 2024] Launched MC_SDC_Monitor_CAR_0_0_synth_1, synth_1...
Run output will be captured here:
MC_SDC_Monitor_CAR_0_0_synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/MC_SDC_Monitor_CAR_0_0_synth_1/runme.log
synth_1: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/synth_1/runme.log
[Fri Nov  1 14:18:10 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/MC/MC_V1/Vivado/Vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3222.180 ; gain = 0.000
