\doxysection{PWR\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_p_w_r___type_def}{}\label{struct_p_w_r___type_def}\index{PWR\_TypeDef@{PWR\_TypeDef}}


Power Control.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a50f96f92968bc5b9b40b870531dde182}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a8426bae04fc4cae7425f07c50f2359ec}{CR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a5b7c92606919491fb50de53447078fd4}{CR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a1e953148044545201ad42b637655b739}{CR4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a1b6a0f927216321901e0fd96bd0d053c}{SR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a10aa60ae5119b8a731191ab312d550c5}{SR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a0f32696a6981f09e0720a053f122557f}{SCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_abecdc00053f0a15de5e518c7c6e0837b}{RESERVED}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_af0fa4103c9b4c7b55f3775225a8d24f8}{PUCRA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_af081bc7024bf9552e2bda58b97a173c6}{PDCRA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a2d7fb645ff17949ed789dbc7174db6e3}{PUCRB}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_ab58044f731913c93d65ca217415a8381}{PDCRB}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a2a0ce64a3fb03bc80dcabb0895ed9427}{PUCRC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_af14719783f7be734f6a0b32c612d963f}{PDCRC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_ad6050b6f0e29b03dcae10cfb67f88bc1}{PUCRD}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_af311ef0d0b914f8f43cc32c71b068ac5}{PDCRD}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a6b30c2c88bfb37e8da29fd8154aa03fb}{PUCRE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_aef9b6a80407d3825234bfb183869b679}{PDCRE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a1860c58aa270be6b5573135d81c670b9}{PUCRF}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a406b63ed5af6764351b83086d12a59c8}{PDCRF}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a03a67373339c062c7033d3acd3f41160}{PUCRG}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a7a9b449059b423cd0435b951a7e34b84}{PDCRG}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a93d6bf47d0fb76390c5c43e9ff2433f2}{PUCRH}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a33c00d3afd22fcf12d31450772c29c5d}{PDCRH}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Power Control. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_p_w_r___type_def_a50f96f92968bc5b9b40b870531dde182}\index{PWR\_TypeDef@{PWR\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a50f96f92968bc5b9b40b870531dde182} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+CR1}

PWR power control register 1, Address offset\+: 0x00 \Hypertarget{struct_p_w_r___type_def_a8426bae04fc4cae7425f07c50f2359ec}\index{PWR\_TypeDef@{PWR\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a8426bae04fc4cae7425f07c50f2359ec} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+CR2}

PWR power control register 2, Address offset\+: 0x04 \Hypertarget{struct_p_w_r___type_def_a5b7c92606919491fb50de53447078fd4}\index{PWR\_TypeDef@{PWR\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR3}{CR3}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a5b7c92606919491fb50de53447078fd4} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+CR3}

PWR power control register 3, Address offset\+: 0x08 \Hypertarget{struct_p_w_r___type_def_a1e953148044545201ad42b637655b739}\index{PWR\_TypeDef@{PWR\_TypeDef}!CR4@{CR4}}
\index{CR4@{CR4}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR4}{CR4}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a1e953148044545201ad42b637655b739} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+CR4}

PWR power control register 4, Address offset\+: 0x0C \Hypertarget{struct_p_w_r___type_def_af081bc7024bf9552e2bda58b97a173c6}\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRA@{PDCRA}}
\index{PDCRA@{PDCRA}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRA}{PDCRA}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_af081bc7024bf9552e2bda58b97a173c6} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PDCRA}

Pull\+\_\+\+Down control register of portA, Address offset\+: 0x24 \Hypertarget{struct_p_w_r___type_def_ab58044f731913c93d65ca217415a8381}\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRB@{PDCRB}}
\index{PDCRB@{PDCRB}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRB}{PDCRB}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_ab58044f731913c93d65ca217415a8381} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PDCRB}

Pull\+\_\+\+Down control register of portB, Address offset\+: 0x2C \Hypertarget{struct_p_w_r___type_def_af14719783f7be734f6a0b32c612d963f}\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRC@{PDCRC}}
\index{PDCRC@{PDCRC}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRC}{PDCRC}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_af14719783f7be734f6a0b32c612d963f} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PDCRC}

Pull\+\_\+\+Down control register of portC, Address offset\+: 0x34 \Hypertarget{struct_p_w_r___type_def_af311ef0d0b914f8f43cc32c71b068ac5}\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRD@{PDCRD}}
\index{PDCRD@{PDCRD}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRD}{PDCRD}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_af311ef0d0b914f8f43cc32c71b068ac5} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PDCRD}

Pull\+\_\+\+Down control register of portD, Address offset\+: 0x3C \Hypertarget{struct_p_w_r___type_def_aef9b6a80407d3825234bfb183869b679}\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRE@{PDCRE}}
\index{PDCRE@{PDCRE}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRE}{PDCRE}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_aef9b6a80407d3825234bfb183869b679} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PDCRE}

Pull\+\_\+\+Down control register of portE, Address offset\+: 0x44 \Hypertarget{struct_p_w_r___type_def_a406b63ed5af6764351b83086d12a59c8}\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRF@{PDCRF}}
\index{PDCRF@{PDCRF}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRF}{PDCRF}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a406b63ed5af6764351b83086d12a59c8} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PDCRF}

Pull\+\_\+\+Down control register of portF, Address offset\+: 0x4C \Hypertarget{struct_p_w_r___type_def_a7a9b449059b423cd0435b951a7e34b84}\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRG@{PDCRG}}
\index{PDCRG@{PDCRG}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRG}{PDCRG}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a7a9b449059b423cd0435b951a7e34b84} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PDCRG}

Pull\+\_\+\+Down control register of portG, Address offset\+: 0x54 \Hypertarget{struct_p_w_r___type_def_a33c00d3afd22fcf12d31450772c29c5d}\index{PWR\_TypeDef@{PWR\_TypeDef}!PDCRH@{PDCRH}}
\index{PDCRH@{PDCRH}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDCRH}{PDCRH}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a33c00d3afd22fcf12d31450772c29c5d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PDCRH}

Pull\+\_\+\+Down control register of portH, Address offset\+: 0x5C \Hypertarget{struct_p_w_r___type_def_af0fa4103c9b4c7b55f3775225a8d24f8}\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRA@{PUCRA}}
\index{PUCRA@{PUCRA}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRA}{PUCRA}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_af0fa4103c9b4c7b55f3775225a8d24f8} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PUCRA}

Pull\+\_\+up control register of portA, Address offset\+: 0x20 \Hypertarget{struct_p_w_r___type_def_a2d7fb645ff17949ed789dbc7174db6e3}\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRB@{PUCRB}}
\index{PUCRB@{PUCRB}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRB}{PUCRB}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a2d7fb645ff17949ed789dbc7174db6e3} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PUCRB}

Pull\+\_\+up control register of portB, Address offset\+: 0x28 \Hypertarget{struct_p_w_r___type_def_a2a0ce64a3fb03bc80dcabb0895ed9427}\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRC@{PUCRC}}
\index{PUCRC@{PUCRC}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRC}{PUCRC}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a2a0ce64a3fb03bc80dcabb0895ed9427} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PUCRC}

Pull\+\_\+up control register of portC, Address offset\+: 0x30 \Hypertarget{struct_p_w_r___type_def_ad6050b6f0e29b03dcae10cfb67f88bc1}\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRD@{PUCRD}}
\index{PUCRD@{PUCRD}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRD}{PUCRD}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_ad6050b6f0e29b03dcae10cfb67f88bc1} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PUCRD}

Pull\+\_\+up control register of portD, Address offset\+: 0x38 \Hypertarget{struct_p_w_r___type_def_a6b30c2c88bfb37e8da29fd8154aa03fb}\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRE@{PUCRE}}
\index{PUCRE@{PUCRE}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRE}{PUCRE}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a6b30c2c88bfb37e8da29fd8154aa03fb} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PUCRE}

Pull\+\_\+up control register of portE, Address offset\+: 0x40 \Hypertarget{struct_p_w_r___type_def_a1860c58aa270be6b5573135d81c670b9}\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRF@{PUCRF}}
\index{PUCRF@{PUCRF}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRF}{PUCRF}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a1860c58aa270be6b5573135d81c670b9} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PUCRF}

Pull\+\_\+up control register of portF, Address offset\+: 0x48 \Hypertarget{struct_p_w_r___type_def_a03a67373339c062c7033d3acd3f41160}\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRG@{PUCRG}}
\index{PUCRG@{PUCRG}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRG}{PUCRG}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a03a67373339c062c7033d3acd3f41160} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PUCRG}

Pull\+\_\+up control register of portG, Address offset\+: 0x50 \Hypertarget{struct_p_w_r___type_def_a93d6bf47d0fb76390c5c43e9ff2433f2}\index{PWR\_TypeDef@{PWR\_TypeDef}!PUCRH@{PUCRH}}
\index{PUCRH@{PUCRH}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCRH}{PUCRH}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a93d6bf47d0fb76390c5c43e9ff2433f2} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+PUCRH}

Pull\+\_\+up control register of portH, Address offset\+: 0x58 \Hypertarget{struct_p_w_r___type_def_abecdc00053f0a15de5e518c7c6e0837b}\index{PWR\_TypeDef@{PWR\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_abecdc00053f0a15de5e518c7c6e0837b} 
uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+RESERVED}

Reserved, Address offset\+: 0x1C \Hypertarget{struct_p_w_r___type_def_a0f32696a6981f09e0720a053f122557f}\index{PWR\_TypeDef@{PWR\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a0f32696a6981f09e0720a053f122557f} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+SCR}

PWR power status reset register, Address offset\+: 0x18 \Hypertarget{struct_p_w_r___type_def_a1b6a0f927216321901e0fd96bd0d053c}\index{PWR\_TypeDef@{PWR\_TypeDef}!SR1@{SR1}}
\index{SR1@{SR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR1}{SR1}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a1b6a0f927216321901e0fd96bd0d053c} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+SR1}

PWR power status register 1, Address offset\+: 0x10 \Hypertarget{struct_p_w_r___type_def_a10aa60ae5119b8a731191ab312d550c5}\index{PWR\_TypeDef@{PWR\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \label{struct_p_w_r___type_def_a10aa60ae5119b8a731191ab312d550c5} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PWR\+\_\+\+Type\+Def\+::\+SR2}

PWR power status register 2, Address offset\+: 0x14 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
