# Active SVF file /home/IC/Projects/SYSTEM/syn/SYS_TOP.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Projects/SYSTEM/syn/SYS_TOP.svf
# Timestamp : Mon Sep 29 02:51:46 2025
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/SYSTEM/rtl /home/IC/Projects/SYSTEM/std_cells } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Projects/SYSTEM/syn } \
    { analyze { -format verilog -library WORK -define \{ DATA_WIDTH=8 RF_ADDR=4 NUM_OF_CHAINS = 3 \} \{ /home/IC/Projects/SYSTEM/rtl/PULSE_GEN.v /home/IC/Projects/SYSTEM/rtl/FSM_RX.v /home/IC/Projects/SYSTEM/rtl/Register.v /home/IC/Projects/SYSTEM/rtl/FIFO_WR.v /home/IC/Projects/SYSTEM/rtl/system_top.v /home/IC/Projects/SYSTEM/rtl/ALU.v /home/IC/Projects/SYSTEM/rtl/FIFO_MEM_CNTRL.v /home/IC/Projects/SYSTEM/rtl/UART_RX.v /home/IC/Projects/SYSTEM/rtl/MUX.v /home/IC/Projects/SYSTEM/rtl/FSM_TX.v /home/IC/Projects/SYSTEM/rtl/parity_check.v /home/IC/Projects/SYSTEM/rtl/ASYNC_FIFO.v /home/IC/Projects/SYSTEM/rtl/CLK_GATE.v /home/IC/Projects/SYSTEM/rtl/CLK_Divider.v /home/IC/Projects/SYSTEM/rtl/DATA_SYNC.v /home/IC/Projects/SYSTEM/rtl/CLKDIV_MUX.v /home/IC/Projects/SYSTEM/rtl/ParityCalc.v /home/IC/Projects/SYSTEM/rtl/start_check.v /home/IC/Projects/SYSTEM/rtl/UART_TX.v /home/IC/Projects/SYSTEM/rtl/serializer.v /home/IC/Projects/SYSTEM/rtl/data_sampling.v /home/IC/Projects/SYSTEM/rtl/UART.v /home/IC/Projects/SYSTEM/rtl/edge_bit_counter.v /home/IC/Projects/SYSTEM/rtl/DF_SYNC.v /home/IC/Projects/SYSTEM/rtl/FIFO_RD.v /home/IC/Projects/SYSTEM/rtl/SYS_CTRL.v /home/IC/Projects/SYSTEM/rtl/Stop_check.v /home/IC/Projects/SYSTEM/rtl/deserializer.v /home/IC/Projects/SYSTEM/rtl/RST_SYNC.v \} } } } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { rst_sync_inst } \
  -linked { RST_SYNC_NUM_STAGES2 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { data_sync_inst } \
  -linked { DATA_SYNC_BUS_WIDTH8_NUM_STAGES2 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { async_fifo_inst } \
  -linked { ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { pulse_gen_inst } \
  -linked { PULSE_GEN } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { clk_div_inst } \
  -linked { CLK_divider } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM/rtl/CLK_Divider.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { mux_clk_div_inst } \
  -linked { CLKDIV_MUX } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { uart_inst } \
  -linked { UART_DATA_WIDTH8 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { regfile_inst } \
  -linked { RegFile_WIDTH8_DEPTH8_ADDR4 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { alu_inst } \
  -linked { ALU_OPER_WIDTH8_OUT_WIDTH16 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM/rtl/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { clk_gating_inst } \
  -linked { CLK_GATE } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { sys_ctrl_inst } \
  -linked { SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_OUT_WIDTH16 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM/rtl/SYS_CTRL.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8 } \
  -instance { fifo_mem_inst } \
  -linked { FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8 } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8 } \
  -instance { fifo_rd_inst } \
  -linked { FIFO_RD_ADDR_WIDTH3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM/rtl/FIFO_RD.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8 } \
  -instance { fifo_wr_inst } \
  -linked { FIFO_WR_ADDR_WIDTH3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM/rtl/FIFO_WR.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8 } \
  -instance { df_sync_inst } \
  -linked { DF_SYNC_ADDR_WIDTH3 } 

guide_instance_map \
  -design { UART_DATA_WIDTH8 } \
  -instance { UART_TX_inst } \
  -linked { UART_TX_DATA_WIDTH8 } 

guide_instance_map \
  -design { UART_DATA_WIDTH8 } \
  -instance { UART_RX_inst } \
  -linked { UART_RX_DATA_WIDTH8 } 

guide_instance_map \
  -design { UART_TX_DATA_WIDTH8 } \
  -instance { fsm_inst } \
  -linked { FSM } 

guide_instance_map \
  -design { UART_TX_DATA_WIDTH8 } \
  -instance { mux_inst } \
  -linked { MUX } 

guide_instance_map \
  -design { UART_TX_DATA_WIDTH8 } \
  -instance { Parity_Gen } \
  -linked { ParityCalc_WIDTH8 } 

guide_instance_map \
  -design { UART_TX_DATA_WIDTH8 } \
  -instance { u_Serializer } \
  -linked { Serializer_DATA_WIDTH8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM/rtl/serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { fsm_inst } \
  -linked { FSM_RX } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM/rtl/FSM_RX.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { counter_inst } \
  -linked { edge_bit_count } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM/rtl/edge_bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { sampling_inst } \
  -linked { data_sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/SYSTEM/rtl/data_sampling.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { deser_inst } \
  -linked { deserializer_DATA_WIDTH8 } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { par_chk } \
  -linked { parity_check_DATA_WIDTH8 } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { strt_chk } \
  -linked { start_check } 

guide_instance_map \
  -design { UART_RX_DATA_WIDTH8 } \
  -instance { stp_chk } \
  -linked { stop_check } 

guide_environment \
  { { elaborate { -library WORK SYS_TOP } } \
    { current_design SYS_TOP } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { clk_div_inst CLK_divider_0 } \
    { clk_div2_inst CLK_divider_0 } \
    { rst_sync_inst RST_SYNC_NUM_STAGES2_0 } \
    { rst_sync2_inst RST_SYNC_NUM_STAGES2_0 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { share } \
  -input { 8 src63 } \
  -input { 8 src64 } \
  -output { 1 src68 } \
  -output { 1 src67 } \
  -output { 1 src66 } \
  -pre_resource { { 1 } eq_46 = EQ { { src63 } { src64 } } } \
  -pre_resource { { 1 } gt_47 = UGT { { src63 } { src64 } } } \
  -pre_resource { { 1 } lt_48 = ULT { { src63 } { src64 } } } \
  -pre_assign { src68 = { eq_46.out.1 } } \
  -pre_assign { src67 = { gt_47.out.1 } } \
  -pre_assign { src66 = { lt_48.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r70 = CMP6 { { src63 } { src64 } { 0 } } } \
  -post_assign { src68 = { r70.out.5 } } \
  -post_assign { src67 = { r70.out.3 } } \
  -post_assign { src66 = { r70.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { map } \
  -input { 8 src63 } \
  -input { 8 src64 } \
  -output { 9 src65 } \
  -pre_resource { { 9 } add_36 = UADD { { src63 ZERO 9 } { src64 ZERO 9 } } } \
  -pre_assign { src65 = { add_36.out.1 } } \
  -post_resource { { 9 } add_36 = ADD { { src63 ZERO 9 } { src64 ZERO 9 } } } \
  -post_assign { src65 = { add_36.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { map } \
  -input { 8 src63 } \
  -input { 8 src64 } \
  -output { 9 src70 } \
  -pre_resource { { 9 } sub_37 = USUB { { src63 ZERO 9 } { src64 ZERO 9 } } } \
  -pre_assign { src70 = { sub_37.out.1 } } \
  -post_resource { { 9 } sub_37 = SUB { { src63 ZERO 9 } { src64 ZERO 9 } } } \
  -post_assign { src70 = { sub_37.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { map } \
  -input { 8 src63 } \
  -input { 8 src64 } \
  -output { 16 src69 } \
  -pre_resource { { 16 } mult_38 = MULT_TC { { src63 } { src64 } { 0 } } } \
  -pre_assign { src69 = { mult_38.out.1 } } \
  -post_resource { { 16 } mult_38 = MULT_TC { { src63 } { src64 } { 0 } } } \
  -post_assign { src69 = { mult_38.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { map } \
  -input { 8 src63 } \
  -input { 8 src64 } \
  -output { 8 src71 } \
  -pre_resource { { 8 } div_39 = UDIV { { src63 } { src64 } } } \
  -pre_assign { src71 = { div_39.out.1 } } \
  -post_resource { { 8 } div_39 = UDIV { { src63 } { src64 } } } \
  -post_assign { src71 = { div_39.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src107 } \
  -output { 6 src109 } \
  -pre_resource { { 6 } sub_13 = USUB { { src107 ZERO 6 } { `b000001 } } } \
  -pre_assign { src109 = { sub_13.out.1 } } \
  -post_resource { { 6 } sub_13 = SUB { { src107 ZERO 6 } { `b000001 } } } \
  -post_assign { src109 = { sub_13.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src107 } \
  -output { 6 src110 } \
  -pre_resource { { 6 } add_14 = UADD { { src107 ZERO 6 } { `b000001 } } } \
  -pre_assign { src110 = { add_14.out.1 } } \
  -post_resource { { 6 } add_14 = ADD { { src107 ZERO 6 } { `b000001 } } } \
  -post_assign { src110 = { add_14.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 6 src111 } \
  -input { 6 src109 } \
  -output { 1 src112 } \
  -pre_resource { { 1 } eq_27 = EQ { { src111 } { src109 } } } \
  -pre_assign { src112 = { eq_27.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_27 = CMP6 { { src111 } { src109 } { 0 } } } \
  -post_assign { src112 = { eq_27.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 6 src111 } \
  -input { 6 src113 } \
  -output { 1 src114 } \
  -pre_resource { { 1 } eq_30 = EQ { { src111 } { src113 } } } \
  -pre_assign { src114 = { eq_30.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_30 = CMP6 { { src111 } { src113 } { 0 } } } \
  -post_assign { src114 = { eq_30.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 6 src111 } \
  -input { 6 src110 } \
  -output { 1 src115 } \
  -pre_resource { { 1 } eq_33 = EQ { { src111 } { src110 } } } \
  -pre_assign { src115 = { eq_33.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_33 = CMP6 { { src111 } { src110 } { 0 } } } \
  -post_assign { src115 = { eq_33.out.5 } } 

guide_transformation \
  -design { edge_bit_count } \
  -type { map } \
  -input { 6 src123 } \
  -output { 7 src125 } \
  -pre_resource { { 7 } sub_29 = USUB { { src123 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src125 = { sub_29.out.1 } } \
  -post_resource { { 7 } sub_29 = SUB { { src123 ZERO 7 } { `b0000001 } } } \
  -post_assign { src125 = { sub_29.out.1 } } 

guide_transformation \
  -design { edge_bit_count } \
  -type { map } \
  -input { 6 src126 } \
  -input { 32 src127 } \
  -output { 1 src128 } \
  -pre_resource { { 1 } eq_29 = EQ { { src126 ZERO 32 } { src127 } } } \
  -pre_assign { src128 = { eq_29.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_29 = CMP6 { { src126 ZERO 32 } { src127 } { 0 } } } \
  -post_assign { src128 = { eq_29.out.5 } } 

guide_transformation \
  -design { edge_bit_count } \
  -type { map } \
  -input { 4 src129 } \
  -output { 4 src130 } \
  -pre_resource { { 4 } add_31 = UADD { { src129 } { `b0001 } } } \
  -pre_assign { src130 = { add_31.out.1 } } \
  -post_resource { { 4 } add_31 = ADD { { src129 } { `b0001 } } } \
  -post_assign { src130 = { add_31.out.1 } } 

guide_transformation \
  -design { edge_bit_count } \
  -type { map } \
  -input { 6 src126 } \
  -output { 6 src131 } \
  -pre_resource { { 6 } add_35 = UADD { { src126 } { `b000001 } } } \
  -pre_assign { src131 = { add_35.out.1 } } \
  -post_resource { { 6 } add_35 = ADD { { src126 } { `b000001 } } } \
  -post_assign { src131 = { add_35.out.1 } } 

guide_transformation \
  -design { Serializer_DATA_WIDTH8 } \
  -type { map } \
  -input { 4 src165 } \
  -output { 4 src167 } \
  -pre_resource { { 4 } add_47 = UADD { { src165 } { `b0001 } } } \
  -pre_assign { src167 = { add_47.out.1 } } \
  -post_resource { { 4 } add_47 = ADD { { src165 } { `b0001 } } } \
  -post_assign { src167 = { add_47.out.1 } } 

guide_reg_constant \
  -design { Serializer_DATA_WIDTH8 } \
  { counter_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { CLK_divider_0 } \
  -type { share } \
  -input { 8 src206 } \
  -input { 8 src203 } \
  -output { 1 src207 } \
  -output { 1 src208 } \
  -pre_resource { { 1 } eq_37 = EQ { { src206 } { src203 } } } \
  -pre_resource { { 1 } eq_41 = EQ { { src206 } { src203 } } } \
  -pre_assign { src207 = { eq_37.out.1 } } \
  -pre_assign { src208 = { eq_41.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r70 = CMP6 { { src206 } { src203 } { 0 } } } \
  -post_assign { src207 = { r70.out.5 } } \
  -post_assign { src208 = { r70.out.5 } } 

guide_transformation \
  -design { CLK_divider_0 } \
  -type { map } \
  -input { 7 src201 } \
  -output { 8 src203 } \
  -pre_resource { { 8 } sub_23 = USUB { { src201 ZERO 8 } { `b00000001 } } } \
  -pre_assign { src203 = { sub_23.out.1 } } \
  -post_resource { { 8 } sub_23 = SUB { { src201 ZERO 8 } { `b00000001 } } } \
  -post_assign { src203 = { sub_23.out.1 } } 

guide_transformation \
  -design { CLK_divider_0 } \
  -type { map } \
  -input { 8 src203 } \
  -input { 1 src204 } \
  -output { 8 src205 } \
  -pre_resource { { 8 } add_24 = UADD { { src203 } { src204 ZERO 8 } } } \
  -pre_assign { src205 = { add_24.out.1 } } \
  -post_resource { { 8 } add_24 = ADD { { src203 } { src204 ZERO 8 } } } \
  -post_assign { src205 = { add_24.out.1 } } 

guide_transformation \
  -design { CLK_divider_0 } \
  -type { map } \
  -input { 8 src206 } \
  -input { 8 src205 } \
  -output { 1 src209 } \
  -pre_resource { { 1 } eq_41_2 = EQ { { src206 } { src205 } } } \
  -pre_assign { src209 = { eq_41_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_41_2 = CMP6 { { src206 } { src205 } { 0 } } } \
  -post_assign { src209 = { eq_41_2.out.5 } } 

guide_transformation \
  -design { CLK_divider_0 } \
  -type { map } \
  -input { 8 src206 } \
  -output { 8 src210 } \
  -pre_resource { { 8 } add_47 = UADD { { src206 } { `b00000001 } } } \
  -pre_assign { src210 = { add_47.out.1 } } \
  -post_resource { { 8 } add_47 = ADD { { src206 } { `b00000001 } } } \
  -post_assign { src210 = { add_47.out.1 } } 

guide_transformation \
  -design { FIFO_WR_ADDR_WIDTH3 } \
  -type { map } \
  -input { 2 src230 } \
  -input { 2 src231 } \
  -output { 1 src232 } \
  -pre_resource { { 1 } eq_28 = EQ { { src230 } { src231 } } } \
  -pre_assign { src232 = { eq_28.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_28 = CMP6 { { src230 } { src231 } { 0 } } } \
  -post_assign { src232 = { eq_28.out.5 } } 

guide_transformation \
  -design { FIFO_WR_ADDR_WIDTH3 } \
  -type { map } \
  -input { 4 src227 } \
  -input { 1 src228 } \
  -output { 4 src229 } \
  -pre_resource { { 4 } add_33 = UADD { { src227 } { src228 ZERO 4 } } } \
  -pre_assign { src229 = { add_33.out.1 } } \
  -post_resource { { 4 } add_33 = ADD { { src227 } { src228 ZERO 4 } } } \
  -post_assign { src229 = { add_33.out.1 } } 

guide_transformation \
  -design { FIFO_RD_ADDR_WIDTH3 } \
  -type { map } \
  -input { 4 src236 } \
  -input { 4 src237 } \
  -output { 1 src238 } \
  -pre_resource { { 1 } eq_29 = EQ { { src236 } { src237 } } } \
  -pre_assign { src238 = { eq_29.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_29 = CMP6 { { src236 } { src237 } { 0 } } } \
  -post_assign { src238 = { eq_29.out.5 } } 

guide_transformation \
  -design { FIFO_RD_ADDR_WIDTH3 } \
  -type { map } \
  -input { 4 src233 } \
  -input { 1 src234 } \
  -output { 4 src235 } \
  -pre_resource { { 4 } add_32 = UADD { { src233 } { src234 ZERO 4 } } } \
  -pre_assign { src235 = { add_32.out.1 } } \
  -post_resource { { 4 } add_32 = ADD { { src233 } { src234 ZERO 4 } } } \
  -post_assign { src235 = { add_32.out.1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { rst_sync2_inst RST_SYNC_NUM_STAGES2_1 } \
    { clk_div2_inst CLK_divider_1 } \
    { clk_div2_inst/U15 CLK_divider_0_MUX_OP_2_1_1_0 } \
    { clk_div_inst/U15 CLK_divider_0_MUX_OP_2_1_1_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { alu_inst/div_39 ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { map } \
  -input { 8 src91 } \
  -input { 8 src92 } \
  -output { 16 src93 } \
  -pre_resource { { 16 } mult_38 = MULT_TC { { src91 } { src92 } { 0 } } } \
  -pre_assign { src93 = { mult_38.out.1 } } \
  -post_resource { { 16 } mult_38 = MULT_TC { { src91 } { src92 } { 0 } } } \
  -post_assign { src93 = { mult_38.out.1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { alu_inst/dp_cluster_0/mult_38 ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0 } } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { alu_inst/div_39 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { alu_inst/mult_38 } \
  -arch { csa } 

guide_environment \
  { { write_file { -format verilog -hierarchy -output netlists/SYS_TOP.v } } \
    { write_file { -format ddc -hierarchy -output netlists/SYS_TOP.ddc } } } 

#---- Recording stopped at Mon Sep 29 02:52:28 2025

setup
