circuit Max3 : @[:@2.0]
  module Max3 : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_in1 : UInt<16> @[:@6.4]
    input io_in2 : UInt<16> @[:@6.4]
    input io_in3 : UInt<16> @[:@6.4]
    output io_out : UInt<16> @[:@6.4]
  
    node _T_13 = gt(io_in1, io_in2) @[ChiselBootcamp23.scala 24:17:@8.4]
    node _T_14 = gt(io_in1, io_in3) @[ChiselBootcamp23.scala 24:36:@9.4]
    node _T_15 = and(_T_13, _T_14) @[ChiselBootcamp23.scala 24:26:@10.4]
    node _T_16 = gt(io_in2, io_in3) @[ChiselBootcamp23.scala 26:23:@15.6]
    node _T_17 = gt(io_in2, io_in1) @[ChiselBootcamp23.scala 26:42:@16.6]
    node _T_18 = and(_T_16, _T_17) @[ChiselBootcamp23.scala 26:32:@17.6]
    node _GEN_0 = mux(_T_18, io_in2, io_in3) @[ChiselBootcamp23.scala 26:51:@18.6]
    node _GEN_1 = mux(_T_15, io_in1, _GEN_0) @[ChiselBootcamp23.scala 24:45:@11.4]
    io_out <= _GEN_1 @[ChiselBootcamp23.scala 25:16:@12.6 ChiselBootcamp23.scala 27:16:@19.8 ChiselBootcamp23.scala 29:16:@22.8]
