Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 18 23:18:31 2025
| Host         : RM_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bargraphtest_timing_summary_routed.rpt -pb bargraphtest_timing_summary_routed.pb -rpx bargraphtest_timing_summary_routed.rpx -warn_on_violation
| Design       : bargraphtest
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: CCLK (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: M0/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   89          inf        0.000                      0                   89           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/leddata_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.875ns  (logic 4.124ns (59.980%)  route 2.751ns (40.020%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  M1/leddata_reg[1]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  M1/leddata_reg[1]/Q
                         net (fo=1, routed)           2.751     3.170    LD1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.705     6.875 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     6.875    LD1
    E19                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/leddata_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 4.100ns (68.080%)  route 1.922ns (31.920%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  M1/leddata_reg[4]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  M1/leddata_reg[4]/Q
                         net (fo=1, routed)           1.922     2.341    LD4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.681     6.022 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     6.022    LD4
    W18                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/leddata_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.976ns  (logic 4.100ns (68.605%)  route 1.876ns (31.395%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  M1/leddata_reg[6]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  M1/leddata_reg[6]/Q
                         net (fo=1, routed)           1.876     2.295    LD6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.681     5.976 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     5.976    LD6
    U14                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/leddata_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 3.965ns (67.360%)  route 1.921ns (32.640%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  M1/leddata_reg[3]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M1/leddata_reg[3]/Q
                         net (fo=1, routed)           1.921     2.377    LD3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.886 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     5.886    LD3
    V19                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/leddata_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.867ns  (logic 3.957ns (67.448%)  route 1.910ns (32.552%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  M1/leddata_reg[2]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M1/leddata_reg[2]/Q
                         net (fo=1, routed)           1.910     2.366    LD2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.867 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     5.867    LD2
    U19                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/leddata_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 3.961ns (67.686%)  route 1.891ns (32.314%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  M1/leddata_reg[0]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M1/leddata_reg[0]/Q
                         net (fo=1, routed)           1.891     2.347    LD0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.852 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     5.852    LD0
    U16                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 2.506ns (43.235%)  route 3.290ns (56.765%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  M0/clkq_reg[0]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.531     0.987    M0/clkq_reg[0]
    SLICE_X2Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.582 r  M0/clkq_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.582    M0/clkq_reg[0]_i_18_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  M0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.699    M0/clkq_reg[0]_i_17_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  M0/clkq_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.816    M0/clkq_reg[0]_i_9_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.933 r  M0/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.933    M0/clkq_reg[0]_i_12_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.050 r  M0/clkq_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.050    M0/clkq_reg[0]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.167 r  M0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.167    M0/clkq_reg[0]_i_15_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.284 r  M0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.284    M0/clkq_reg[0]_i_16_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.607 r  M0/clkq_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.982     3.590    M0/p_0_in[30]
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.306     3.896 r  M0/clkq[0]_i_3/O
                         net (fo=2, routed)           0.834     4.729    M0/clkq[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.853 r  M0/clkq[0]_i_1/O
                         net (fo=32, routed)          0.943     5.796    M0/clear
    SLICE_X3Y13          FDRE                                         r  M0/clkq_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 2.506ns (43.235%)  route 3.290ns (56.765%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  M0/clkq_reg[0]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.531     0.987    M0/clkq_reg[0]
    SLICE_X2Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.582 r  M0/clkq_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.582    M0/clkq_reg[0]_i_18_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  M0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.699    M0/clkq_reg[0]_i_17_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  M0/clkq_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.816    M0/clkq_reg[0]_i_9_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.933 r  M0/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.933    M0/clkq_reg[0]_i_12_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.050 r  M0/clkq_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.050    M0/clkq_reg[0]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.167 r  M0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.167    M0/clkq_reg[0]_i_15_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.284 r  M0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.284    M0/clkq_reg[0]_i_16_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.607 r  M0/clkq_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.982     3.590    M0/p_0_in[30]
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.306     3.896 r  M0/clkq[0]_i_3/O
                         net (fo=2, routed)           0.834     4.729    M0/clkq[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.853 r  M0/clkq[0]_i_1/O
                         net (fo=32, routed)          0.943     5.796    M0/clear
    SLICE_X3Y13          FDRE                                         r  M0/clkq_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 2.506ns (43.235%)  route 3.290ns (56.765%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  M0/clkq_reg[0]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.531     0.987    M0/clkq_reg[0]
    SLICE_X2Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.582 r  M0/clkq_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.582    M0/clkq_reg[0]_i_18_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  M0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.699    M0/clkq_reg[0]_i_17_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  M0/clkq_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.816    M0/clkq_reg[0]_i_9_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.933 r  M0/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.933    M0/clkq_reg[0]_i_12_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.050 r  M0/clkq_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.050    M0/clkq_reg[0]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.167 r  M0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.167    M0/clkq_reg[0]_i_15_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.284 r  M0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.284    M0/clkq_reg[0]_i_16_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.607 r  M0/clkq_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.982     3.590    M0/p_0_in[30]
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.306     3.896 r  M0/clkq[0]_i_3/O
                         net (fo=2, routed)           0.834     4.729    M0/clkq[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.853 r  M0/clkq[0]_i_1/O
                         net (fo=32, routed)          0.943     5.796    M0/clear
    SLICE_X3Y13          FDRE                                         r  M0/clkq_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 2.506ns (43.235%)  route 3.290ns (56.765%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  M0/clkq_reg[0]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M0/clkq_reg[0]/Q
                         net (fo=2, routed)           0.531     0.987    M0/clkq_reg[0]
    SLICE_X2Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.582 r  M0/clkq_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.582    M0/clkq_reg[0]_i_18_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.699 r  M0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.699    M0/clkq_reg[0]_i_17_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.816 r  M0/clkq_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.816    M0/clkq_reg[0]_i_9_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.933 r  M0/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.933    M0/clkq_reg[0]_i_12_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.050 r  M0/clkq_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.050    M0/clkq_reg[0]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.167 r  M0/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.167    M0/clkq_reg[0]_i_15_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.284 r  M0/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.284    M0/clkq_reg[0]_i_16_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.607 r  M0/clkq_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.982     3.590    M0/p_0_in[30]
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.306     3.896 r  M0/clkq[0]_i_3/O
                         net (fo=2, routed)           0.834     4.729    M0/clkq[0]_i_3_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     4.853 r  M0/clkq[0]_i_1/O
                         net (fo=32, routed)          0.943     5.796    M0/clear
    SLICE_X3Y13          FDRE                                         r  M0/clkq_reg[31]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M2/gdata_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M2/gdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.191ns (57.121%)  route 0.143ns (42.879%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  M2/gdata_reg[1]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  M2/gdata_reg[1]/Q
                         net (fo=8, routed)           0.143     0.289    M2/sel0[0]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.334 r  M2/gdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.334    M2/p_0_in__0[5]
    SLICE_X0Y7           FDRE                                         r  M2/gdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M2/gdata_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M1/leddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.133ns (37.065%)  route 0.226ns (62.935%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  M2/gdata_reg[7]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.133     0.133 r  M2/gdata_reg[7]/Q
                         net (fo=7, routed)           0.226     0.359    M1/leddata_reg[7]_0[0]
    SLICE_X0Y6           FDRE                                         r  M1/leddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  M0/clkq_reg[11]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[11]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[8]_i_1_n_4
    SLICE_X3Y8           FDRE                                         r  M0/clkq_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE                         0.000     0.000 r  M0/clkq_reg[15]/C
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[15]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[12]_i_1_n_4
    SLICE_X3Y9           FDRE                                         r  M0/clkq_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  M0/clkq_reg[19]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[19]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[16]_i_1_n_4
    SLICE_X3Y10          FDRE                                         r  M0/clkq_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  M0/clkq_reg[23]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[23]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[20]_i_1_n_4
    SLICE_X3Y11          FDRE                                         r  M0/clkq_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  M0/clkq_reg[27]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[27]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[24]_i_1_n_4
    SLICE_X3Y12          FDRE                                         r  M0/clkq_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  M0/clkq_reg[31]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[31]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[31]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[28]_i_1_n_4
    SLICE_X3Y13          FDRE                                         r  M0/clkq_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  M0/clkq_reg[3]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[3]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[0]_i_2_n_4
    SLICE_X3Y6           FDRE                                         r  M0/clkq_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  M0/clkq_reg[7]/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[7]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[4]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  M0/clkq_reg[7]/D
  -------------------------------------------------------------------    -------------------





