Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 22 14:56:38 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.472        0.000                      0                 2115        0.118        0.000                      0                 2115        3.750        0.000                       0                   915  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.472        0.000                      0                 2115        0.118        0.000                      0                 2115        3.750        0.000                       0                   915  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 2.861ns (30.882%)  route 6.403ns (69.118%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.626     5.147    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=101, routed)         1.603     7.206    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.330 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.674     8.004    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.075     9.204    U_Core/U_DataPath/U_PC/q_reg[9]_0[7]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.328 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.654     9.982    U_Core/U_ControlUnit/RData11__3
    SLICE_X60Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.106 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.491    10.597    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124    10.721 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.721    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.271 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.271    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.385 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.385    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.499 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.499    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.613 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.613    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.727    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.841    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.080 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[2]
                         net (fo=2, routed)           0.760    12.840    U_Core/U_ControlUnit/PC_Imm_AdderResult[26]
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.302    13.142 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.488    13.630    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124    13.754 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.657    14.411    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X60Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.503    14.844    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.884    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -14.411    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 2.975ns (32.285%)  route 6.240ns (67.715%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.626     5.147    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=101, routed)         1.603     7.206    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.330 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.674     8.004    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.075     9.204    U_Core/U_DataPath/U_PC/q_reg[9]_0[7]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.328 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.654     9.982    U_Core/U_ControlUnit/RData11__3
    SLICE_X60Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.106 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.491    10.597    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124    10.721 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.721    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.271 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.271    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.385 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.385    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.499 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.499    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.613 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.613    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.727    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.841    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.009    11.964    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.203 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[2]
                         net (fo=2, routed)           0.702    12.905    U_Core/U_ControlUnit/PC_Imm_AdderResult[30]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.302    13.207 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_5/O
                         net (fo=1, routed)           0.480    13.687    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_5_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.551    14.362    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA0
    SLICE_X60Y25         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.501    14.842    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X60Y25         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.906    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 2.861ns (31.278%)  route 6.286ns (68.722%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.626     5.147    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=101, routed)         1.603     7.206    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.330 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.674     8.004    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.075     9.204    U_Core/U_DataPath/U_PC/q_reg[9]_0[7]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.328 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.654     9.982    U_Core/U_ControlUnit/RData11__3
    SLICE_X60Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.106 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.491    10.597    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124    10.721 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.721    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.271 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.271    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.385 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.385    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.499 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.499    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.613 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.613    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.727    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.841    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.080 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[2]
                         net (fo=2, routed)           0.760    12.840    U_Core/U_ControlUnit/PC_Imm_AdderResult[26]
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.302    13.142 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.488    13.630    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124    13.754 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.540    14.294    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X60Y28         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.506    14.847    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X60Y28         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.887    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 3.071ns (34.388%)  route 5.859ns (65.612%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.626     5.147    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=101, routed)         1.603     7.206    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.330 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.674     8.004    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.075     9.204    U_Core/U_DataPath/U_PC/q_reg[9]_0[7]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.328 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.654     9.982    U_Core/U_ControlUnit/RData11__3
    SLICE_X60Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.106 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.491    10.597    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124    10.721 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.721    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.271 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.271    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.385 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.385    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.499 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.499    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.613 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.613    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.727    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.841    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.009    11.964    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.298 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.599    12.897    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.303    13.200 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.264    13.464    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.588 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.490    14.078    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X60Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.503    14.844    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.820    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 2.975ns (32.996%)  route 6.041ns (67.004%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.626     5.147    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=101, routed)         1.603     7.206    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.330 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.674     8.004    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.075     9.204    U_Core/U_DataPath/U_PC/q_reg[9]_0[7]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.328 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.654     9.982    U_Core/U_ControlUnit/RData11__3
    SLICE_X60Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.106 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.491    10.597    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124    10.721 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.721    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.271 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.271    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.385 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.385    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.499 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.499    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.613 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.613    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.727    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.841    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.955 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.009    11.964    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.203 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[2]
                         net (fo=2, routed)           0.702    12.905    U_Core/U_ControlUnit/PC_Imm_AdderResult[30]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.302    13.207 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_5/O
                         net (fo=1, routed)           0.480    13.687    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_5_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.811 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.353    14.163    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA0
    SLICE_X60Y27         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.504    14.845    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y27         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.909    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 2.727ns (30.434%)  route 6.233ns (69.565%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.626     5.147    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=101, routed)         1.603     7.206    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.330 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.674     8.004    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.075     9.204    U_Core/U_DataPath/U_PC/q_reg[9]_0[7]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.328 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.654     9.982    U_Core/U_ControlUnit/RData11__3
    SLICE_X60Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.106 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.491    10.597    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124    10.721 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.721    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.271 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.271    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.385 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.385    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.499 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.499    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.613 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.613    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.727    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.949 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[0]
                         net (fo=2, routed)           0.625    12.574    U_Core/U_ControlUnit/PC_Imm_AdderResult[20]
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.299    12.873 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.433    13.306    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124    13.430 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.677    14.107    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB0
    SLICE_X60Y24         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.501    14.842    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X60Y24         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y24         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.896    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 3.544ns (39.986%)  route 5.319ns (60.014%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.629     5.150    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=62, routed)          1.376     7.044    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[0]
    SLICE_X57Y18         LUT4 (Prop_lut4_I1_O)        0.152     7.196 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=120, routed)         0.645     7.841    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.326     8.167 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.167    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_98[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.699 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.699    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.813 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.813    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.927    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.041    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.155    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.269 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.269    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  U_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009     9.392    U_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.705 r  U_Core/U_DataPath/U_ALU/result0_carry__6/O[3]
                         net (fo=1, routed)           0.522    10.228    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_8_0[3]
    SLICE_X52Y25         LUT2 (Prop_lut2_I0_O)        0.299    10.527 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_21/O
                         net (fo=1, routed)           0.848    11.374    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_21_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.348    11.722 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_8/O
                         net (fo=1, routed)           0.453    12.175    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_8_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.299 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_2/O
                         net (fo=1, routed)           0.350    12.649    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_2_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.773 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_1/O
                         net (fo=2, routed)           0.538    13.311    U_Core/U_ControlUnit/RegFile_reg_r2_0_31_30_31[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.435 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.578    14.013    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA1
    SLICE_X60Y25         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.501    14.842    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X60Y25         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.809    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 3.544ns (39.976%)  route 5.321ns (60.024%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.629     5.150    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X60Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/Q
                         net (fo=62, routed)          1.376     7.044    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[0]
    SLICE_X57Y18         LUT4 (Prop_lut4_I1_O)        0.152     7.196 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=120, routed)         0.645     7.841    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.326     8.167 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.167    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_98[0]
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.699 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.699    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.813 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.813    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.927 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.927    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.041    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.155    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.269 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.269    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  U_Core/U_DataPath/U_ALU/result0_carry__5/CO[3]
                         net (fo=1, routed)           0.009     9.392    U_Core/U_DataPath/U_ALU/result0_carry__5_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.705 r  U_Core/U_DataPath/U_ALU/result0_carry__6/O[3]
                         net (fo=1, routed)           0.522    10.228    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_8_0[3]
    SLICE_X52Y25         LUT2 (Prop_lut2_I0_O)        0.299    10.527 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_21/O
                         net (fo=1, routed)           0.848    11.374    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_21_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.348    11.722 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_8/O
                         net (fo=1, routed)           0.453    12.175    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_8_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I3_O)        0.124    12.299 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_2/O
                         net (fo=1, routed)           0.350    12.649    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_2_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.773 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_1/O
                         net (fo=2, routed)           0.538    13.311    U_Core/U_ControlUnit/RegFile_reg_r2_0_31_30_31[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.435 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.580    14.016    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA1
    SLICE_X60Y27         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.504    14.845    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X60Y27         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.812    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 2.727ns (30.627%)  route 6.177ns (69.373%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.626     5.147    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=101, routed)         1.603     7.206    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.330 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.674     8.004    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.075     9.204    U_Core/U_DataPath/U_PC/q_reg[9]_0[7]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.328 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.654     9.982    U_Core/U_ControlUnit/RData11__3
    SLICE_X60Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.106 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.491    10.597    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124    10.721 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.721    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.271 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.271    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.385 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.385    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.499 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.499    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.613 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.613    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.727    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.949 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[0]
                         net (fo=2, routed)           0.625    12.574    U_Core/U_ControlUnit/PC_Imm_AdderResult[20]
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.299    12.873 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_10/O
                         net (fo=1, routed)           0.433    13.306    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_10_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124    13.430 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.621    14.051    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIB0
    SLICE_X64Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.504    14.845    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X64Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.885    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 2.841ns (31.840%)  route 6.082ns (68.160%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.626     5.147    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=101, routed)         1.603     7.206    U_Core/U_DataPath/U_PC/q_reg[31]_0[4]
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.330 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37/O
                         net (fo=1, routed)           0.674     8.004    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.128 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=38, routed)          1.075     9.204    U_Core/U_DataPath/U_PC/q_reg[9]_0[7]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.328 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.654     9.982    U_Core/U_ControlUnit/RData11__3
    SLICE_X60Y19         LUT4 (Prop_lut4_I3_O)        0.124    10.106 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.491    10.597    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X61Y18         LUT5 (Prop_lut5_I1_O)        0.124    10.721 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.721    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.271 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.271    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.385 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.385    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.499 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.499    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.613 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.613    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.727 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.727    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.841 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.841    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.063 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[0]
                         net (fo=2, routed)           0.647    12.710    U_Core/U_ControlUnit/PC_Imm_AdderResult[24]
    SLICE_X63Y28         LUT6 (Prop_lut6_I1_O)        0.299    13.009 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.433    13.441    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I3_O)        0.124    13.565 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.504    14.070    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X60Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         1.503    14.844    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.908    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  0.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.086%)  route 0.312ns (70.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.558     1.441    U_APB_Master/clk_IBUF_BUFG
    SLICE_X53Y30         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDCE (Prop_fdce_C_Q)         0.128     1.569 r  U_APB_Master/temp_wdata_reg_reg[31]/Q
                         net (fo=11, routed)          0.312     1.881    U_RAM/mem_reg_0[31]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.242     1.764    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.148ns (33.118%)  route 0.299ns (66.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.558     1.441    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y30         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  U_APB_Master/temp_wdata_reg_reg[23]/Q
                         net (fo=11, routed)          0.299     1.888    U_RAM/mem_reg_0[23]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.242     1.764    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.590     1.473    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X58Y34         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[10]/Q
                         net (fo=1, routed)           0.051     1.665    U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[10]
    SLICE_X59Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.710    U_GPIOD/U_APB_Intf_GPIO/p_0_in[10]
    SLICE_X59Y34         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.858     1.985    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[10]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X59Y34         FDRE (Hold_fdre_C_D)         0.092     1.578    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.560     1.443    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.080     1.664    U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[26]
    SLICE_X50Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.709 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[26]_i_1__1/O
                         net (fo=1, routed)           0.000     1.709    U_GPIOC/U_APB_Intf_GPIO/p_0_in[26]
    SLICE_X50Y32         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.829     1.956    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[26]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.121     1.577    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_ExeReg_ALU/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_APB_Master/temp_addr_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.556     1.439    U_Core/U_DataPath/U_ExeReg_ALU/clk_IBUF_BUFG
    SLICE_X55Y27         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_ALU/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_Core/U_DataPath/U_ExeReg_ALU/q_reg[24]/Q
                         net (fo=1, routed)           0.091     1.671    U_APB_Master/dataAddr[22]
    SLICE_X54Y27         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.824     1.951    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[24]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X54Y27         FDCE (Hold_fdce_C_D)         0.085     1.537    U_APB_Master/temp_addr_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_FND/U_APB_Intf_FND/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND/U_APB_Intf_FND/PRDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.592     1.475    U_FND/U_APB_Intf_FND/clk_IBUF_BUFG
    SLICE_X63Y37         FDCE                                         r  U_FND/U_APB_Intf_FND/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_FND/U_APB_Intf_FND/slv_reg1_reg[4]/Q
                         net (fo=1, routed)           0.057     1.674    U_FND/U_APB_Intf_FND/slv_reg1[4]
    SLICE_X62Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.719 r  U_FND/U_APB_Intf_FND/PRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     1.719    U_FND/U_APB_Intf_FND/p_0_in[4]
    SLICE_X62Y37         FDRE                                         r  U_FND/U_APB_Intf_FND/PRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.862     1.989    U_FND/U_APB_Intf_FND/clk_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  U_FND/U_APB_Intf_FND/PRDATA_reg[4]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.092     1.580    U_FND/U_APB_Intf_FND/PRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf/PRDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.589     1.472    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_GPOA/U_APB_Intf/slv_reg1_reg[0]/Q
                         net (fo=1, routed)           0.087     1.700    U_GPOA/U_APB_Intf/slv_reg1_reg[7]_0[0]
    SLICE_X60Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.745 r  U_GPOA/U_APB_Intf/PRDATA[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.745    U_GPOA/U_APB_Intf/p_0_in[0]
    SLICE_X60Y33         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.857     1.984    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.120     1.605    U_GPOA/U_APB_Intf/PRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.560     1.443    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X51Y32         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[19]/Q
                         net (fo=1, routed)           0.087     1.671    U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[19]
    SLICE_X50Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.716 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.716    U_GPIOC/U_APB_Intf_GPIO/p_0_in[19]
    SLICE_X50Y32         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.829     1.956    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[19]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.120     1.576    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.559     1.442    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_GPOA/U_APB_Intf/slv_reg1_reg[12]/Q
                         net (fo=1, routed)           0.087     1.670    U_GPOA/U_APB_Intf/slv_reg1[12]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.715 r  U_GPOA/U_APB_Intf/PRDATA[12]_i_1__2/O
                         net (fo=1, routed)           0.000     1.715    U_GPOA/U_APB_Intf/p_0_in[12]
    SLICE_X52Y31         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.828     1.955    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[12]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.120     1.575    U_GPOA/U_APB_Intf/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.565     1.448    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X57Y37         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[29]/Q
                         net (fo=1, routed)           0.087     1.676    U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[29]
    SLICE_X56Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.721 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.721    U_GPIOD/U_APB_Intf_GPIO/p_0_in[29]
    SLICE_X56Y37         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=914, routed)         0.833     1.960    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[29]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y37         FDRE (Hold_fdre_C_D)         0.120     1.581    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y16   U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y16   U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y16   U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y29   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[30]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y28   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[31]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y17   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y17   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y16   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y20   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y20   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y20   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y20   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y20   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y20   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y20   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y20   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y28   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y28   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK



