Library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

Entity TB_Instruction_Incrementer is
end entity;

architecture arch_TB_Instruction_Incrementer of TB_Instruction_Incrementer is
signal N : positive :=32;
signal J : positive :=24;
signal nPCsel,RESET : std_logic;
signal CLK : std_logic :='0';
signal offset : std_logic_vector(J-1 downto 0);
signal addr : std_logic_vector(N-1 downto 0);

begin

CLK<='1' after 100 ps when CLK='0' else '0' after 100 ps when CLK='1';

E0:Entity work.Instruction_Incrementer generic map(N,J) port map(nPCsel,RESET,CLK,offset,addr);
end architecture;
