Date: Tue, 11 Mar 2008 09:37:16 -0700
From: "stephane eranian" <>
Subject: Re: [PATCH 0/3] perfmon x86 infrastructure definitions (take 2)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2008/3/11/237

Ingo,
Thanks. Will send the PCI id patch to Greg KH.
On Mon, Mar 10, 2008 at 12:52 AM, Ingo Molnar <mingo@elte.hu> wrote:
>
>  * stephane eranian <eranian@googlemail.com> wrote:
>
>  > Hello,
>  >
>  > Take 2: correct titles and no attachment.
>
>  note, all the patches were whitespace damaged (all tabs were spaces). I
>  fixed this up by hand but please check Documentation/email-clients.txt.
>
>
>  > Here is a small set of patches for x86. They are used by perfmon but
>  > they can be applied independently.
>  >
>  > patch 1: adds cpu_has_arch_perfmon to cpufeature macros to test for
>  > architectural perfmon  on Intel processors
>  > patch 2: adds AMD Northbridge config MSR definition
>  > patch 3: adds AMD Northbridge PCI Id
>
>  i've added all three to x86.git for convenience, but the PCI ID will
>  need to go via Greg KH's PCI tree i suspect.
>
>         Ingo
>