head	1.2;
access;
symbols
	OPENBSD_6_2:1.2.0.4
	OPENBSD_6_2_BASE:1.2
	OPENBSD_6_1:1.1.0.4
	OPENBSD_6_1_BASE:1.1;
locks; strict;
comment	@# @;


1.2
date	2017.07.09.15.28.34;	author espie;	state Exp;
branches;
next	1.1;
commitid	AZstanCImDR1vYEO;

1.1
date	2017.01.25.19.24.33;	author patrick;	state Exp;
branches;
next	;
commitid	1K2WaZaNcOCGzpjy;


desc
@@


1.2
log
@zap empty depends/silence empty installs.
okay millert@@
@
text
@# $OpenBSD: Makefile,v 1.1 2017/01/25 19:24:33 patrick Exp $

.include <bsd.own.mk>

LLVM_SRCS=	${.CURDIR}/../../../../../llvm

HDRS=	MipsGenAsmMatcher.inc MipsGenAsmWriter.inc \
	MipsGenCallingConv.inc MipsGenDAGISel.inc \
	MipsGenDisassemblerTables.inc MipsGenFastISel.inc \
	MipsGenInstrInfo.inc MipsGenMCCodeEmitter.inc \
	MipsGenMCPseudoLowering.inc MipsGenSubtargetInfo.inc \
	MipsGenRegisterInfo.inc

all: ${HDRS}

install:
	@@# Nothing here so far ...

clean cleandir:
	rm -f ${HDRS}

MipsGenAsmMatcher.inc: ${LLVM_SRCS}/lib/Target/Mips/Mips.td
	${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-asm-matcher \
		-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Mips \
		-o ${.TARGET} ${.ALLSRC}

MipsGenAsmWriter.inc: ${LLVM_SRCS}/lib/Target/Mips/Mips.td
	${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-asm-writer \
		-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Mips \
		-o ${.TARGET} ${.ALLSRC}

MipsGenCallingConv.inc: ${LLVM_SRCS}/lib/Target/Mips/Mips.td
	${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-callingconv \
		-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Mips \
		-o ${.TARGET} ${.ALLSRC}

MipsGenDAGISel.inc: ${LLVM_SRCS}/lib/Target/Mips/Mips.td
	${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-dag-isel \
		-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Mips \
		-o ${.TARGET} ${.ALLSRC}

MipsGenDisassemblerTables.inc: ${LLVM_SRCS}/lib/Target/Mips/Mips.td
	${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-disassembler \
		-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Mips \
		-o ${.TARGET} ${.ALLSRC}

MipsGenFastISel.inc: ${LLVM_SRCS}/lib/Target/Mips/Mips.td
	${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-fast-isel \
		-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Mips \
		-o ${.TARGET} ${.ALLSRC}

MipsGenInstrInfo.inc: ${LLVM_SRCS}/lib/Target/Mips/Mips.td
	${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-instr-info \
		-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Mips \
		-o ${.TARGET} ${.ALLSRC}

MipsGenMCCodeEmitter.inc: ${LLVM_SRCS}/lib/Target/Mips/Mips.td
	${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-emitter \
		-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Mips \
		-o ${.TARGET} ${.ALLSRC}

MipsGenMCPseudoLowering.inc: ${LLVM_SRCS}/lib/Target/Mips/Mips.td
	${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-pseudo-lowering \
		-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Mips \
		-o ${.TARGET} ${.ALLSRC}

MipsGenRegisterInfo.inc: ${LLVM_SRCS}/lib/Target/Mips/Mips.td
	${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-register-info \
		-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Mips \
		-o ${.TARGET} ${.ALLSRC}

MipsGenSubtargetInfo.inc: ${LLVM_SRCS}/lib/Target/Mips/Mips.td
	${.OBJDIR}/../../../llvm-tblgen/llvm-tblgen -gen-subtarget \
		-I${LLVM_SRCS}/include -I${LLVM_SRCS}/lib/Target/Mips \
		-o ${.TARGET} ${.ALLSRC}

.include <bsd.obj.mk>
@


1.1
log
@Add infrastructure to build LLVM for mips64.

"check with visa@@" kettenis@@
"go ahead" visa@@
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.2 2017/01/14 20:12:41 patrick Exp $
d17 1
a17 4
	# Nothing here so far ...

depend:
	# Nothing here so far ...
@

