--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/ProBook/Desktop/FPGA_Files/ex_4/problem2/Int_and_fracl_mult/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Int_and_frac_mult.twx
Int_and_frac_mult.ncd -o Int_and_frac_mult.twr Int_and_frac_mult.pcf

Design file:              Int_and_frac_mult.ncd
Physical constraint file: Int_and_frac_mult.pcf
Device,package,speed:     xc3s200,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ce          |    3.883(R)|   -0.053(R)|clk_BUFGP         |   0.000|
frac_A<0>   |    0.321(R)|    1.019(R)|clk_BUFGP         |   0.000|
frac_A<1>   |    0.270(R)|    1.060(R)|clk_BUFGP         |   0.000|
frac_A<2>   |    0.358(R)|    0.989(R)|clk_BUFGP         |   0.000|
frac_A<3>   |    0.297(R)|    1.038(R)|clk_BUFGP         |   0.000|
frac_B<0>   |    0.643(R)|    0.761(R)|clk_BUFGP         |   0.000|
frac_B<1>   |    0.269(R)|    1.060(R)|clk_BUFGP         |   0.000|
frac_B<2>   |    0.764(R)|    0.664(R)|clk_BUFGP         |   0.000|
frac_B<3>   |    0.269(R)|    1.060(R)|clk_BUFGP         |   0.000|
int_A<0>    |    0.653(R)|    0.754(R)|clk_BUFGP         |   0.000|
int_A<1>    |    0.297(R)|    1.039(R)|clk_BUFGP         |   0.000|
int_A<2>    |    0.348(R)|    0.997(R)|clk_BUFGP         |   0.000|
int_A<3>    |    0.297(R)|    1.038(R)|clk_BUFGP         |   0.000|
int_B<0>    |    0.348(R)|    0.997(R)|clk_BUFGP         |   0.000|
int_B<1>    |    0.269(R)|    1.060(R)|clk_BUFGP         |   0.000|
int_B<2>    |    0.743(R)|    0.681(R)|clk_BUFGP         |   0.000|
int_B<3>    |    0.920(R)|    0.540(R)|clk_BUFGP         |   0.000|
rst         |    2.946(R)|    0.348(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
frac_P<0>   |    8.068(R)|clk_BUFGP         |   0.000|
frac_P<1>   |    7.941(R)|clk_BUFGP         |   0.000|
frac_P<2>   |    7.298(R)|clk_BUFGP         |   0.000|
frac_P<3>   |    7.291(R)|clk_BUFGP         |   0.000|
frac_P<4>   |    9.029(R)|clk_BUFGP         |   0.000|
frac_P<5>   |    8.912(R)|clk_BUFGP         |   0.000|
frac_P<6>   |    9.406(R)|clk_BUFGP         |   0.000|
frac_P<7>   |    8.315(R)|clk_BUFGP         |   0.000|
int_P<0>    |    7.923(R)|clk_BUFGP         |   0.000|
int_P<1>    |    8.718(R)|clk_BUFGP         |   0.000|
int_P<2>    |    8.176(R)|clk_BUFGP         |   0.000|
int_P<3>    |    8.304(R)|clk_BUFGP         |   0.000|
int_P<4>    |    7.926(R)|clk_BUFGP         |   0.000|
int_P<5>    |    8.202(R)|clk_BUFGP         |   0.000|
int_P<6>    |    8.255(R)|clk_BUFGP         |   0.000|
int_P<7>    |    7.942(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.411|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 12 23:26:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



