 
cpldfit:  version G.35                              Xilinx Inc.
                                  Fitter Report
Design Name: seg_c                               Date: 11- 7-2023, 10:43AM
Device Used: XC95288XL-6-TQ144
Fitting Status: Successful

****************************  Resource Summary  ****************************

Macrocells     Product Terms    Registers      Pins           Function Block 
Used           Used             Used           Used           Inputs Used    
1  /288 (  1%) 2   /1440 (  1%) 0  /288 (  0%) 5  /117 (  4%) 4  /864 (  1%)

PIN RESOURCES:

Signal Type    Required     Mapped  |  Pin Type            Used   Remaining 
------------------------------------|---------------------------------------
Input         :    4           4    |  I/O              :     5      104
Output        :    1           1    |  GCK/IO           :     0        3
Bidirectional :    0           0    |  GTS/IO           :     0        4
GCK           :    0           0    |  GSR/IO           :     0        1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      5           5

MACROCELL RESOURCES:

Total Macrocells Available                   288
Registered Macrocells                          0
Non-registered Macrocell driving I/O           1

GLOBAL RESOURCES:

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

POWER DATA:

There are 1 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
There are a total of 1 macrocells used (MC).

End of Resource Summary
*************** Summary of Required Resources ******************

** LOGIC **
Signal              Total   Signals Loc     Pwr  Slew Pin  Pin       Pin       Reg Init
Name                Pt      Used            Mode Rate #    Type      Use       State
C                   2       4       FB2_2   STD  FAST 9    I/O       O         

** INPUTS **
Signal                              Loc               Pin  Pin       Pin
Name                                                  #    Type      Use
X1                                  FB2_3             10   I/O       I
X2                                  FB10_10           124  I/O       I
X4                                  FB8_5             132  I/O       I
X8                                  FB2_6             12   I/O       I

End of Resources

*********************Function Block Resource Summary***********************
Function    # of        FB Inputs   Signals     Total       O/IO      IO    
Block       Macrocells  Used        Used        Pt Used     Req       Avail 
FB1           0           0           0            0         0/0        8   
FB2           1           4           4            2         1/0       10   
FB3           0           0           0            0         0/0        5   
FB4           0           0           0            0         0/0        6   
FB5           0           0           0            0         0/0        8   
FB6           0           0           0            0         0/0        8   
FB7           0           0           0            0         0/0        4   
FB8           0           0           0            0         0/0        5   
FB9           0           0           0            0         0/0        9   
FB10          0           0           0            0         0/0       10   
FB11          0           0           0            0         0/0        7   
FB12          0           0           0            0         0/0        6   
FB13          0           0           0            0         0/0        6   
FB14          0           0           0            0         0/0        8   
FB15          0           0           0            0         0/0        9   
FB16          0           0           0            0         0/0        8   
            ----                                -----       -----     ----- 
              1                                    2         1/0      117   
*********************************** FB1 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB1_1               (b)     
(unused)              0       0     0   5     FB1_2               (b)     
(unused)              0       0     0   5     FB1_3               (b)     
(unused)              0       0     0   5     FB1_4               (b)     
(unused)              0       0     0   5     FB1_5         20    I/O     
(unused)              0       0     0   5     FB1_6         21    I/O     
(unused)              0       0     0   5     FB1_7               (b)     
(unused)              0       0     0   5     FB1_8         22    I/O     
(unused)              0       0     0   5     FB1_9               (b)     
(unused)              0       0     0   5     FB1_10        23    I/O     
(unused)              0       0     0   5     FB1_11              (b)     
(unused)              0       0     0   5     FB1_12        24    I/O     
(unused)              0       0     0   5     FB1_13              (b)     
(unused)              0       0     0   5     FB1_14        25    I/O     
(unused)              0       0     0   5     FB1_15        26    I/O     
(unused)              0       0     0   5     FB1_16              (b)     
(unused)              0       0     0   5     FB1_17        27    I/O     
(unused)              0       0     0   5     FB1_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB2 ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB2_1               (b)     
C                     2       0     0   3     FB2_2   STD   9     I/O     O
(unused)              0       0     0   5     FB2_3         10    I/O     I
(unused)              0       0     0   5     FB2_4               (b)     
(unused)              0       0     0   5     FB2_5         11    I/O     
(unused)              0       0     0   5     FB2_6         12    I/O     I
(unused)              0       0     0   5     FB2_7               (b)     
(unused)              0       0     0   5     FB2_8         13    I/O     
(unused)              0       0     0   5     FB2_9               (b)     
(unused)              0       0     0   5     FB2_10        14    I/O     
(unused)              0       0     0   5     FB2_11              (b)     
(unused)              0       0     0   5     FB2_12        15    I/O     
(unused)              0       0     0   5     FB2_13              (b)     
(unused)              0       0     0   5     FB2_14        16    I/O     
(unused)              0       0     0   5     FB2_15        17    I/O     
(unused)              0       0     0   5     FB2_16              (b)     
(unused)              0       0     0   5     FB2_17        19    I/O     
(unused)              0       0     0   5     FB2_18              (b)     

Signals Used by Logic in Function Block
  1: X1                 3: X4                 4: X8 
  2: X2               

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
C                    XXXX.................................... 4       4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB3 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB3_1               (b)     
(unused)              0       0     0   5     FB3_2         28    I/O     
(unused)              0       0     0   5     FB3_3               (b)     
(unused)              0       0     0   5     FB3_4               (b)     
(unused)              0       0     0   5     FB3_5               (b)     
(unused)              0       0     0   5     FB3_6               (b)     
(unused)              0       0     0   5     FB3_7               (b)     
(unused)              0       0     0   5     FB3_8               (b)     
(unused)              0       0     0   5     FB3_9               (b)     
(unused)              0       0     0   5     FB3_10        30    GCK/I/O 
(unused)              0       0     0   5     FB3_11              (b)     
(unused)              0       0     0   5     FB3_12        31    I/O     
(unused)              0       0     0   5     FB3_13              (b)     
(unused)              0       0     0   5     FB3_14        32    GCK/I/O 
(unused)              0       0     0   5     FB3_15        33    I/O     
(unused)              0       0     0   5     FB3_16              (b)     
(unused)              0       0     0   5     FB3_17              (b)     
(unused)              0       0     0   5     FB3_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB4 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB4_1               (b)     
(unused)              0       0     0   5     FB4_2         2     GTS/I/O 
(unused)              0       0     0   5     FB4_3               (b)     
(unused)              0       0     0   5     FB4_4               (b)     
(unused)              0       0     0   5     FB4_5         3     GTS/I/O 
(unused)              0       0     0   5     FB4_6         4     I/O     
(unused)              0       0     0   5     FB4_7               (b)     
(unused)              0       0     0   5     FB4_8         5     GTS/I/O 
(unused)              0       0     0   5     FB4_9               (b)     
(unused)              0       0     0   5     FB4_10              (b)     
(unused)              0       0     0   5     FB4_11              (b)     
(unused)              0       0     0   5     FB4_12        6     GTS/I/O 
(unused)              0       0     0   5     FB4_13              (b)     
(unused)              0       0     0   5     FB4_14        7     I/O     
(unused)              0       0     0   5     FB4_15              (b)     
(unused)              0       0     0   5     FB4_16              (b)     
(unused)              0       0     0   5     FB4_17              (b)     
(unused)              0       0     0   5     FB4_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB5 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB5_1               (b)     
(unused)              0       0     0   5     FB5_2         34    I/O     
(unused)              0       0     0   5     FB5_3               (b)     
(unused)              0       0     0   5     FB5_4               (b)     
(unused)              0       0     0   5     FB5_5         35    I/O     
(unused)              0       0     0   5     FB5_6               (b)     
(unused)              0       0     0   5     FB5_7               (b)     
(unused)              0       0     0   5     FB5_8         38    GCK/I/O 
(unused)              0       0     0   5     FB5_9               (b)     
(unused)              0       0     0   5     FB5_10        39    I/O     
(unused)              0       0     0   5     FB5_11              (b)     
(unused)              0       0     0   5     FB5_12        40    I/O     
(unused)              0       0     0   5     FB5_13              (b)     
(unused)              0       0     0   5     FB5_14        41    I/O     
(unused)              0       0     0   5     FB5_15        43    I/O     
(unused)              0       0     0   5     FB5_16              (b)     
(unused)              0       0     0   5     FB5_17        44    I/O     
(unused)              0       0     0   5     FB5_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB6 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB6_1               (b)     
(unused)              0       0     0   5     FB6_2         135   I/O     
(unused)              0       0     0   5     FB6_3         136   I/O     
(unused)              0       0     0   5     FB6_4               (b)     
(unused)              0       0     0   5     FB6_5         137   I/O     
(unused)              0       0     0   5     FB6_6         138   I/O     
(unused)              0       0     0   5     FB6_7               (b)     
(unused)              0       0     0   5     FB6_8         139   I/O     
(unused)              0       0     0   5     FB6_9               (b)     
(unused)              0       0     0   5     FB6_10        140   I/O     
(unused)              0       0     0   5     FB6_11              (b)     
(unused)              0       0     0   5     FB6_12              (b)     
(unused)              0       0     0   5     FB6_13              (b)     
(unused)              0       0     0   5     FB6_14        142   I/O     
(unused)              0       0     0   5     FB6_15        143   GSR/I/O 
(unused)              0       0     0   5     FB6_16              (b)     
(unused)              0       0     0   5     FB6_17              (b)     
(unused)              0       0     0   5     FB6_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB7 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB7_1               (b)     
(unused)              0       0     0   5     FB7_2               (b)     
(unused)              0       0     0   5     FB7_3         45    I/O     
(unused)              0       0     0   5     FB7_4               (b)     
(unused)              0       0     0   5     FB7_5         46    I/O     
(unused)              0       0     0   5     FB7_6               (b)     
(unused)              0       0     0   5     FB7_7               (b)     
(unused)              0       0     0   5     FB7_8               (b)     
(unused)              0       0     0   5     FB7_9               (b)     
(unused)              0       0     0   5     FB7_10              (b)     
(unused)              0       0     0   5     FB7_11              (b)     
(unused)              0       0     0   5     FB7_12        48    I/O     
(unused)              0       0     0   5     FB7_13              (b)     
(unused)              0       0     0   5     FB7_14              (b)     
(unused)              0       0     0   5     FB7_15        49    I/O     
(unused)              0       0     0   5     FB7_16              (b)     
(unused)              0       0     0   5     FB7_17              (b)     
(unused)              0       0     0   5     FB7_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB8 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB8_1               (b)     
(unused)              0       0     0   5     FB8_2         130   I/O     
(unused)              0       0     0   5     FB8_3         131   I/O     
(unused)              0       0     0   5     FB8_4               (b)     
(unused)              0       0     0   5     FB8_5         132   I/O     I
(unused)              0       0     0   5     FB8_6               (b)     
(unused)              0       0     0   5     FB8_7               (b)     
(unused)              0       0     0   5     FB8_8         133   I/O     
(unused)              0       0     0   5     FB8_9               (b)     
(unused)              0       0     0   5     FB8_10        134   I/O     
(unused)              0       0     0   5     FB8_11              (b)     
(unused)              0       0     0   5     FB8_12              (b)     
(unused)              0       0     0   5     FB8_13              (b)     
(unused)              0       0     0   5     FB8_14              (b)     
(unused)              0       0     0   5     FB8_15              (b)     
(unused)              0       0     0   5     FB8_16              (b)     
(unused)              0       0     0   5     FB8_17              (b)     
(unused)              0       0     0   5     FB8_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB9 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB9_1               (b)     
(unused)              0       0     0   5     FB9_2         50    I/O     
(unused)              0       0     0   5     FB9_3         51    I/O     
(unused)              0       0     0   5     FB9_4               (b)     
(unused)              0       0     0   5     FB9_5         52    I/O     
(unused)              0       0     0   5     FB9_6         53    I/O     
(unused)              0       0     0   5     FB9_7               (b)     
(unused)              0       0     0   5     FB9_8         54    I/O     
(unused)              0       0     0   5     FB9_9               (b)     
(unused)              0       0     0   5     FB9_10              (b)     
(unused)              0       0     0   5     FB9_11        56    I/O     
(unused)              0       0     0   5     FB9_12        57    I/O     
(unused)              0       0     0   5     FB9_13              (b)     
(unused)              0       0     0   5     FB9_14        58    I/O     
(unused)              0       0     0   5     FB9_15              (b)     
(unused)              0       0     0   5     FB9_16              (b)     
(unused)              0       0     0   5     FB9_17        59    I/O     
(unused)              0       0     0   5     FB9_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB10 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB10_1              (b)     
(unused)              0       0     0   5     FB10_2        117   I/O     
(unused)              0       0     0   5     FB10_3        118   I/O     
(unused)              0       0     0   5     FB10_4              (b)     
(unused)              0       0     0   5     FB10_5        119   I/O     
(unused)              0       0     0   5     FB10_6        120   I/O     
(unused)              0       0     0   5     FB10_7              (b)     
(unused)              0       0     0   5     FB10_8        121   I/O     
(unused)              0       0     0   5     FB10_9              (b)     
(unused)              0       0     0   5     FB10_10       124   I/O     I
(unused)              0       0     0   5     FB10_11       125   I/O     
(unused)              0       0     0   5     FB10_12       126   I/O     
(unused)              0       0     0   5     FB10_13             (b)     
(unused)              0       0     0   5     FB10_14       128   I/O     
(unused)              0       0     0   5     FB10_15             (b)     
(unused)              0       0     0   5     FB10_16             (b)     
(unused)              0       0     0   5     FB10_17       129   I/O     
(unused)              0       0     0   5     FB10_18             (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB11 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB11_1              (b)     
(unused)              0       0     0   5     FB11_2              (b)     
(unused)              0       0     0   5     FB11_3        60    I/O     
(unused)              0       0     0   5     FB11_4              (b)     
(unused)              0       0     0   5     FB11_5        61    I/O     
(unused)              0       0     0   5     FB11_6              (b)     
(unused)              0       0     0   5     FB11_7              (b)     
(unused)              0       0     0   5     FB11_8              (b)     
(unused)              0       0     0   5     FB11_9              (b)     
(unused)              0       0     0   5     FB11_10       64    I/O     
(unused)              0       0     0   5     FB11_11       66    I/O     
(unused)              0       0     0   5     FB11_12       68    I/O     
(unused)              0       0     0   5     FB11_13             (b)     
(unused)              0       0     0   5     FB11_14       69    I/O     
(unused)              0       0     0   5     FB11_15             (b)     
(unused)              0       0     0   5     FB11_16             (b)     
(unused)              0       0     0   5     FB11_17       70    I/O     
(unused)              0       0     0   5     FB11_18             (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB12 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB12_1              (b)     
(unused)              0       0     0   5     FB12_2        110   I/O     
(unused)              0       0     0   5     FB12_3        111   I/O     
(unused)              0       0     0   5     FB12_4              (b)     
(unused)              0       0     0   5     FB12_5        112   I/O     
(unused)              0       0     0   5     FB12_6              (b)     
(unused)              0       0     0   5     FB12_7              (b)     
(unused)              0       0     0   5     FB12_8        113   I/O     
(unused)              0       0     0   5     FB12_9              (b)     
(unused)              0       0     0   5     FB12_10       115   I/O     
(unused)              0       0     0   5     FB12_11             (b)     
(unused)              0       0     0   5     FB12_12       116   I/O     
(unused)              0       0     0   5     FB12_13             (b)     
(unused)              0       0     0   5     FB12_14             (b)     
(unused)              0       0     0   5     FB12_15             (b)     
(unused)              0       0     0   5     FB12_16             (b)     
(unused)              0       0     0   5     FB12_17             (b)     
(unused)              0       0     0   5     FB12_18             (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB13 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB13_1              (b)     
(unused)              0       0     0   5     FB13_2        71    I/O     
(unused)              0       0     0   5     FB13_3              (b)     
(unused)              0       0     0   5     FB13_4              (b)     
(unused)              0       0     0   5     FB13_5              (b)     
(unused)              0       0     0   5     FB13_6              (b)     
(unused)              0       0     0   5     FB13_7              (b)     
(unused)              0       0     0   5     FB13_8        74    I/O     
(unused)              0       0     0   5     FB13_9              (b)     
(unused)              0       0     0   5     FB13_10             (b)     
(unused)              0       0     0   5     FB13_11       75    I/O     
(unused)              0       0     0   5     FB13_12             (b)     
(unused)              0       0     0   5     FB13_13             (b)     
(unused)              0       0     0   5     FB13_14       76    I/O     
(unused)              0       0     0   5     FB13_15       77    I/O     
(unused)              0       0     0   5     FB13_16             (b)     
(unused)              0       0     0   5     FB13_17       78    I/O     
(unused)              0       0     0   5     FB13_18             (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB14 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB14_1              (b)     
(unused)              0       0     0   5     FB14_2              (b)     
(unused)              0       0     0   5     FB14_3        100   I/O     
(unused)              0       0     0   5     FB14_4              (b)     
(unused)              0       0     0   5     FB14_5        101   I/O     
(unused)              0       0     0   5     FB14_6        102   I/O     
(unused)              0       0     0   5     FB14_7              (b)     
(unused)              0       0     0   5     FB14_8        103   I/O     
(unused)              0       0     0   5     FB14_9              (b)     
(unused)              0       0     0   5     FB14_10       104   I/O     
(unused)              0       0     0   5     FB14_11       105   I/O     
(unused)              0       0     0   5     FB14_12             (b)     
(unused)              0       0     0   5     FB14_13             (b)     
(unused)              0       0     0   5     FB14_14       106   I/O     
(unused)              0       0     0   5     FB14_15       107   I/O     
(unused)              0       0     0   5     FB14_16             (b)     
(unused)              0       0     0   5     FB14_17             (b)     
(unused)              0       0     0   5     FB14_18             (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB15 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB15_1              (b)     
(unused)              0       0     0   5     FB15_2        79    I/O     
(unused)              0       0     0   5     FB15_3        80    I/O     
(unused)              0       0     0   5     FB15_4              (b)     
(unused)              0       0     0   5     FB15_5              (b)     
(unused)              0       0     0   5     FB15_6              (b)     
(unused)              0       0     0   5     FB15_7              (b)     
(unused)              0       0     0   5     FB15_8        81    I/O     
(unused)              0       0     0   5     FB15_9              (b)     
(unused)              0       0     0   5     FB15_10       82    I/O     
(unused)              0       0     0   5     FB15_11       83    I/O     
(unused)              0       0     0   5     FB15_12       85    I/O     
(unused)              0       0     0   5     FB15_13             (b)     
(unused)              0       0     0   5     FB15_14       86    I/O     
(unused)              0       0     0   5     FB15_15       87    I/O     
(unused)              0       0     0   5     FB15_16             (b)     
(unused)              0       0     0   5     FB15_17       88    I/O     
(unused)              0       0     0   5     FB15_18             (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB16 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB16_1              (b)     
(unused)              0       0     0   5     FB16_2        91    I/O     
(unused)              0       0     0   5     FB16_3        92    I/O     
(unused)              0       0     0   5     FB16_4              (b)     
(unused)              0       0     0   5     FB16_5        93    I/O     
(unused)              0       0     0   5     FB16_6        94    I/O     
(unused)              0       0     0   5     FB16_7              (b)     
(unused)              0       0     0   5     FB16_8        95    I/O     
(unused)              0       0     0   5     FB16_9              (b)     
(unused)              0       0     0   5     FB16_10       96    I/O     
(unused)              0       0     0   5     FB16_11       97    I/O     
(unused)              0       0     0   5     FB16_12       98    I/O     
(unused)              0       0     0   5     FB16_13             (b)     
(unused)              0       0     0   5     FB16_14             (b)     
(unused)              0       0     0   5     FB16_15             (b)     
(unused)              0       0     0   5     FB16_16             (b)     
(unused)              0       0     0   5     FB16_17             (b)     
(unused)              0       0     0   5     FB16_18             (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
;;-----------------------------------------------------------------;;
; Implemented Equations.


C <= NOT (((NOT X2 AND NOT X1 AND NOT X4)
	OR (NOT X2 AND NOT X1 AND X8)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

****************************  Device Pin Out ****************************

Device : XC95288XL-6-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCC                           
  2 TIE                              74 TIE                           
  3 TIE                              75 TIE                           
  4 TIE                              76 TIE                           
  5 TIE                              77 TIE                           
  6 TIE                              78 TIE                           
  7 TIE                              79 TIE                           
  8 VCC                              80 TIE                           
  9 C                                81 TIE                           
 10 X1                               82 TIE                           
 11 TIE                              83 TIE                           
 12 X8                               84 VCC                           
 13 TIE                              85 TIE                           
 14 TIE                              86 TIE                           
 15 TIE                              87 TIE                           
 16 TIE                              88 TIE                           
 17 TIE                              89 GND                           
 18 GND                              90 GND                           
 19 TIE                              91 TIE                           
 20 TIE                              92 TIE                           
 21 TIE                              93 TIE                           
 22 TIE                              94 TIE                           
 23 TIE                              95 TIE                           
 24 TIE                              96 TIE                           
 25 TIE                              97 TIE                           
 26 TIE                              98 TIE                           
 27 TIE                              99 GND                           
 28 TIE                             100 TIE                           
 29 GND                             101 TIE                           
 30 TIE                             102 TIE                           
 31 TIE                             103 TIE                           
 32 TIE                             104 TIE                           
 33 TIE                             105 TIE                           
 34 TIE                             106 TIE                           
 35 TIE                             107 TIE                           
 36 GND                             108 GND                           
 37 VCC                             109 VCC                           
 38 TIE                             110 TIE                           
 39 TIE                             111 TIE                           
 40 TIE                             112 TIE                           
 41 TIE                             113 TIE                           
 42 VCC                             114 GND                           
 43 TIE                             115 TIE                           
 44 TIE                             116 TIE                           
 45 TIE                             117 TIE                           
 46 TIE                             118 TIE                           
 47 GND                             119 TIE                           
 48 TIE                             120 TIE                           
 49 TIE                             121 TIE                           
 50 TIE                             122 TDO                           
 51 TIE                             123 GND                           
 52 TIE                             124 X2                            
 53 TIE                             125 TIE                           
 54 TIE                             126 TIE                           
 55 VCC                             127 VCC                           
 56 TIE                             128 TIE                           
 57 TIE                             129 TIE                           
 58 TIE                             130 TIE                           
 59 TIE                             131 TIE                           
 60 TIE                             132 X4                            
 61 TIE                             133 TIE                           
 62 GND                             134 TIE                           
 63 TDI                             135 TIE                           
 64 TIE                             136 TIE                           
 65 TMS                             137 TIE                           
 66 TIE                             138 TIE                           
 67 TCK                             139 TIE                           
 68 TIE                             140 TIE                           
 69 TIE                             141 VCC                           
 70 TIE                             142 TIE                           
 71 TIE                             143 TIE                           
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
         PE   = Port Enable pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95288xl-6-TQ144
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Set Unused I/O Pin Termination              : FLOAT
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
