

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 15 12:43:03 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  0.450 us|  0.450 us|   46|   46|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1479|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|    1650|   1233|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    219|    -|
|Register         |        -|    -|     323|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1973|   2931|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fsub_32ns_32ns_32_5_full_dsp_1_U1  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |srem_10s_11ns_9_14_seq_1_U4        |srem_10s_11ns_9_14_seq_1        |        0|   0|  142|   73|    0|
    |srem_3s_10ns_10_7_seq_1_U5         |srem_3s_10ns_10_7_seq_1         |        0|   0|  130|   63|    0|
    |udiv_1ns_64ns_1_5_seq_1_U3         |udiv_1ns_64ns_1_5_seq_1         |        0|   0|  779|  469|    0|
    |udiv_32s_11ns_23_36_seq_1_U2       |udiv_32s_11ns_23_36_seq_1       |        0|   0|  394|  238|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2| 1650| 1233|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln20_fu_305_p2      |         +|   0|  0|   14|           9|           8|
    |add_ln22_fu_541_p2      |         +|   0|  0|   32|          32|           1|
    |add_ln341_1_fu_189_p2   |         +|   0|  0|   14|           9|           8|
    |add_ln341_fu_353_p2     |         +|   0|  0|   14|           9|           8|
    |grp_fu_510_p1           |         +|   0|  0|   13|          10|           8|
    |ap_return               |         -|   0|  0|   32|          32|          32|
    |result_V_2_fu_282_p2    |         -|   0|  0|   15|           1|           8|
    |sub_ln1311_1_fu_203_p2  |         -|   0|  0|   15|           7|           8|
    |sub_ln1311_fu_367_p2    |         -|   0|  0|   15|           7|           8|
    |sub_ln17_fu_452_p2      |         -|   0|  0|   71|           9|          64|
    |sub_ln18_fu_473_p2      |         -|   0|  0|   14|           1|           9|
    |icmp_ln16_fu_446_p2     |      icmp|   0|  0|   18|          32|           2|
    |icmp_ln21_fu_315_p2     |      icmp|   0|  0|   18|          32|           7|
    |r_V_2_fu_241_p2         |      lshr|   0|  0|  163|          55|          55|
    |r_V_fu_405_p2           |      lshr|   0|  0|  363|         111|         111|
    |grp_fu_329_p10          |    select|   0|  0|   10|           1|          10|
    |grp_fu_491_p1           |    select|   0|  0|   10|           1|          10|
    |result_V_fu_295_p3      |    select|   0|  0|    8|           1|           8|
    |ush_1_fu_213_p3         |    select|   0|  0|    9|           1|           9|
    |ush_fu_377_p3           |    select|   0|  0|    9|           1|           9|
    |val_1_fu_275_p3         |    select|   0|  0|    8|           1|           8|
    |val_fu_439_p3           |    select|   0|  0|   64|           1|          64|
    |r_V_1_fu_411_p2         |       shl|   0|  0|  363|         111|         111|
    |r_V_3_fu_247_p2         |       shl|   0|  0|  163|          55|          55|
    |result_2_fu_528_p2      |       xor|   0|  0|   24|          24|          24|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1479|         553|         645|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  205|         47|    1|         47|
    |p_4_address0  |   14|          3|    4|         12|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  219|         50|    5|         59|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  46|   0|   46|          0|
    |data_V_reg_573      |  32|   0|   32|          0|
    |dc_reg_568          |  32|   0|   32|          0|
    |icmp_ln16_reg_638   |   1|   0|    1|          0|
    |isNeg_1_reg_583     |   1|   0|    1|          0|
    |isNeg_reg_623       |   1|   0|    1|          0|
    |p_4_load_reg_558    |  32|   0|   32|          0|
    |result_2_reg_678    |  24|   0|   24|          0|
    |result_V_2_reg_598  |   8|   0|    8|          0|
    |srem_ln18_reg_668   |   9|   0|    9|          0|
    |sub_ln17_reg_643    |  64|   0|   64|          0|
    |tmp_10_reg_618      |  23|   0|   23|          0|
    |tmp_12_reg_578      |  23|   0|   23|          0|
    |udiv_ln16_reg_653   |   1|   0|    1|          0|
    |ush_1_reg_588       |   9|   0|    9|          0|
    |ush_reg_628         |   9|   0|    9|          0|
    |val_1_reg_593       |   8|   0|    8|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 323|   0|  323|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return      |  out|   32|  ap_ctrl_hs|           fn1|  return value|
|p              |   in|   64|     ap_none|             p|        scalar|
|p_4_address0   |  out|    4|   ap_memory|           p_4|         array|
|p_4_ce0        |  out|    1|   ap_memory|           p_4|         array|
|p_4_q0         |   in|   32|   ap_memory|           p_4|         array|
|p_6            |   in|   32|     ap_none|           p_6|        scalar|
|p_9            |   in|    8|     ap_none|           p_9|        scalar|
|p_13_address0  |  out|    3|   ap_memory|          p_13|         array|
|p_13_ce0       |  out|    1|   ap_memory|          p_13|         array|
|p_13_q0        |   in|   32|   ap_memory|          p_13|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_4_addr_1 = getelementptr i32 %p_4, i64 0, i64 4" [dfg_199.c:20]   --->   Operation 47 'getelementptr' 'p_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%p_4_load = load i4 %p_4_addr_1" [dfg_199.c:20]   --->   Operation 48 'load' 'p_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%p_4_load = load i4 %p_4_addr_1" [dfg_199.c:20]   --->   Operation 49 'load' 'p_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %p_4_load" [dfg_199.c:20]   --->   Operation 50 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [5/5] (7.25ns)   --->   "%dc = fsub i32 56159, i32 %bitcast_ln20" [dfg_199.c:20]   --->   Operation 51 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 52 [4/5] (7.25ns)   --->   "%dc = fsub i32 56159, i32 %bitcast_ln20" [dfg_199.c:20]   --->   Operation 52 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 53 [3/5] (7.25ns)   --->   "%dc = fsub i32 56159, i32 %bitcast_ln20" [dfg_199.c:20]   --->   Operation 53 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 54 [2/5] (7.25ns)   --->   "%dc = fsub i32 56159, i32 %bitcast_ln20" [dfg_199.c:20]   --->   Operation 54 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 55 [1/5] (7.25ns)   --->   "%dc = fsub i32 56159, i32 %bitcast_ln20" [dfg_199.c:20]   --->   Operation 55 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.88>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 56 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 57 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %data_V"   --->   Operation 58 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_11" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 59 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.91ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 60 'add' 'add_ln341_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 61 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_11"   --->   Operation 62 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 63 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 64 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.33>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_12, i1 0"   --->   Operation 65 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 66 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast = sext i9 %ush_1"   --->   Operation 67 'sext' 'sh_prom_i_i_i_i_i22_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i22_cast_cast_cast"   --->   Operation 68 'zext' 'sh_prom_i_i_i_i_i22_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i55 %zext_ln15, i55 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 69 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i55 %zext_ln15, i55 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 70 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V_2, i32 24"   --->   Operation 71 'bitselect' 'tmp_8' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_8"   --->   Operation 72 'zext' 'zext_ln662_1' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_3, i32 24, i32 31"   --->   Operation 73 'partselect' 'tmp_6' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i8 %zext_ln662_1, i8 %tmp_6"   --->   Operation 74 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (1.91ns)   --->   "%result_V_2 = sub i8 0, i8 %val_1"   --->   Operation 75 'sub' 'result_V_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%p_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_6" [dfg_199.c:14]   --->   Operation 76 'read' 'p_6_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln20)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 77 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln20)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_2, i8 %val_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 78 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln20)   --->   "%sext_ln20 = sext i8 %result_V" [dfg_199.c:20]   --->   Operation 79 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln20 = add i9 %sext_ln20, i9 427" [dfg_199.c:20]   --->   Operation 80 'add' 'add_ln20' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i9 %add_ln20" [dfg_199.c:21]   --->   Operation 81 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (2.47ns)   --->   "%icmp_ln21 = icmp_ult  i32 %p_6_read, i32 67" [dfg_199.c:21]   --->   Operation 82 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.69ns)   --->   "%select_ln20 = select i1 %icmp_ln21, i32 712, i32 711" [dfg_199.c:20]   --->   Operation 83 'select' 'select_ln20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 84 [36/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 84 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 85 [35/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 85 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 86 [34/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 86 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 87 [33/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 87 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 88 [32/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 88 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 89 [31/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 89 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 90 [30/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 90 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%p_4_addr = getelementptr i32 %p_4, i64 0, i64 7" [dfg_199.c:14]   --->   Operation 91 'getelementptr' 'p_4_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 92 [2/2] (2.32ns)   --->   "%p_Val2_s = load i4 %p_4_addr" [dfg_199.c:14]   --->   Operation 92 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 93 [29/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 93 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.20>
ST_18 : Operation 94 [1/2] (2.32ns)   --->   "%p_Val2_s = load i4 %p_4_addr" [dfg_199.c:14]   --->   Operation 94 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32 23, i32 30"   --->   Operation 95 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %p_Val2_s"   --->   Operation 96 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 97 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 98 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 99 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_9"   --->   Operation 100 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 101 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 102 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%p_13_addr = getelementptr i32 %p_13, i64 0, i64 3" [dfg_199.c:16]   --->   Operation 103 'getelementptr' 'p_13_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [2/2] (2.32ns)   --->   "%p_13_load = load i3 %p_13_addr" [dfg_199.c:16]   --->   Operation 104 'load' 'p_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 105 [28/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 105 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.79>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_10, i1 0"   --->   Operation 106 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 107 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 108 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 109 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%r_V = lshr i111 %zext_ln68, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 110 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%r_V_1 = shl i111 %zext_ln68, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 111 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 112 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 113 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_1, i32 24, i32 87"   --->   Operation 114 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1"   --->   Operation 115 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 116 [1/2] (2.32ns)   --->   "%p_13_load = load i3 %p_13_addr" [dfg_199.c:16]   --->   Operation 116 'load' 'p_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln16 = icmp_eq  i32 %p_13_load, i32 4294967295" [dfg_199.c:16]   --->   Operation 117 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (4.42ns) (out node of the LUT)   --->   "%sub_ln17 = sub i64 420, i64 %val" [dfg_199.c:17]   --->   Operation 118 'sub' 'sub_ln17' <Predicate = true> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [27/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 119 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i1 %icmp_ln16" [dfg_199.c:16]   --->   Operation 120 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [5/5] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %zext_ln16, i64 %sub_ln17" [dfg_199.c:16]   --->   Operation 121 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 122 [26/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 122 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 123 [4/5] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %zext_ln16, i64 %sub_ln17" [dfg_199.c:16]   --->   Operation 123 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [25/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 124 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 125 [3/5] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %zext_ln16, i64 %sub_ln17" [dfg_199.c:16]   --->   Operation 125 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [24/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 126 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 127 [2/5] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %zext_ln16, i64 %sub_ln17" [dfg_199.c:16]   --->   Operation 127 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [23/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 128 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 129 [1/5] (5.07ns)   --->   "%udiv_ln16 = udiv i64 %zext_ln16, i64 %sub_ln17" [dfg_199.c:16]   --->   Operation 129 'udiv' 'udiv_ln16' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 130 [22/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 130 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.41>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "%p_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_9" [dfg_199.c:14]   --->   Operation 131 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%v_11 = trunc i1 %udiv_ln16" [dfg_199.c:16]   --->   Operation 132 'trunc' 'v_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %p_9_read" [dfg_199.c:18]   --->   Operation 133 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (1.91ns)   --->   "%sub_ln18 = sub i9 0, i9 %sext_ln18" [dfg_199.c:18]   --->   Operation 134 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i9 %sub_ln18" [dfg_199.c:19]   --->   Operation 135 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.69ns)   --->   "%select_ln18 = select i1 %v_11, i11 971, i11 972" [dfg_199.c:18]   --->   Operation 136 'select' 'select_ln18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 137 [14/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 137 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [21/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 138 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 139 [13/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 139 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 140 [20/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 140 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 141 [12/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 141 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 142 [19/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 142 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 143 [11/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 143 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 144 [18/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 144 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 145 [10/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 145 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 146 [17/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 146 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 147 [9/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 147 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 148 [16/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 148 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 149 [8/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 149 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 150 [15/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 150 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 151 [7/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 151 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 152 [14/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 152 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 153 [6/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 153 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 154 [13/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 154 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 155 [5/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 155 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 156 [12/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 156 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 157 [4/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 157 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 158 [11/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 158 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 159 [3/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 159 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 160 [10/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 160 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 161 [2/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 161 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 162 [9/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 162 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 163 [1/14] (3.50ns)   --->   "%srem_ln18 = srem i11 %sext_ln19, i11 %select_ln18" [dfg_199.c:18]   --->   Operation 163 'srem' 'srem_ln18' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 9> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 164 [8/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 164 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.29>
ST_39 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i9 %srem_ln18" [dfg_199.c:19]   --->   Operation 165 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i9 %trunc_ln19" [dfg_199.c:19]   --->   Operation 166 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 167 [1/1] (1.82ns)   --->   "%add_ln19 = add i10 %sext_ln19_1, i10 194" [dfg_199.c:19]   --->   Operation 167 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 168 [7/7] (3.47ns)   --->   "%result = srem i10 1022, i10 %add_ln19" [dfg_199.c:18]   --->   Operation 168 'srem' 'result' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 169 [7/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 169 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 170 [6/7] (3.47ns)   --->   "%result = srem i10 1022, i10 %add_ln19" [dfg_199.c:18]   --->   Operation 170 'srem' 'result' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 171 [6/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 171 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 172 [5/7] (3.47ns)   --->   "%result = srem i10 1022, i10 %add_ln19" [dfg_199.c:18]   --->   Operation 172 'srem' 'result' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 173 [5/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 173 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.13>
ST_42 : Operation 174 [4/7] (3.47ns)   --->   "%result = srem i10 1022, i10 %add_ln19" [dfg_199.c:18]   --->   Operation 174 'srem' 'result' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 175 [4/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 175 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.13>
ST_43 : Operation 176 [3/7] (3.47ns)   --->   "%result = srem i10 1022, i10 %add_ln19" [dfg_199.c:18]   --->   Operation 176 'srem' 'result' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 177 [3/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 177 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.13>
ST_44 : Operation 178 [2/7] (3.47ns)   --->   "%result = srem i10 1022, i10 %add_ln19" [dfg_199.c:18]   --->   Operation 178 'srem' 'result' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 179 [2/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 179 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.16>
ST_45 : Operation 180 [1/7] (3.47ns)   --->   "%result = srem i10 1022, i10 %add_ln19" [dfg_199.c:18]   --->   Operation 180 'srem' 'result' <Predicate = true> <Delay = 3.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 10> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i10 %result" [dfg_199.c:13]   --->   Operation 181 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 182 [1/36] (4.13ns)   --->   "%udiv_ln20 = udiv i32 %sext_ln21, i32 %select_ln20" [dfg_199.c:20]   --->   Operation 182 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 6> <II = 23> <Delay = 3.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i23 %udiv_ln20" [dfg_199.c:21]   --->   Operation 183 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i23 %trunc_ln21" [dfg_199.c:21]   --->   Operation 184 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 185 [1/1] (1.03ns)   --->   "%result_2 = xor i24 %zext_ln21, i24 %sext_ln13" [dfg_199.c:21]   --->   Operation 185 'xor' 'result_2' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.37>
ST_46 : Operation 186 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:14]   --->   Operation 186 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 188 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 188 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_4"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_6"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_9"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 198 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_13"   --->   Operation 198 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i24 %result_2" [dfg_199.c:13]   --->   Operation 199 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %p_read" [dfg_199.c:22]   --->   Operation 200 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22 = add i32 %trunc_ln22, i32 1" [dfg_199.c:22]   --->   Operation 201 'add' 'add_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_46 : Operation 202 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%result_3 = sub i32 %add_ln22, i32 %sext_ln13_1" [dfg_199.c:22]   --->   Operation 202 'sub' 'result_3' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_46 : Operation 203 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i32 %result_3" [dfg_199.c:23]   --->   Operation 203 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_4_addr_1                              (getelementptr ) [ 00100000000000000000000000000000000000000000000]
p_4_load                                (load          ) [ 00010000000000000000000000000000000000000000000]
bitcast_ln20                            (bitcast       ) [ 00001111000000000000000000000000000000000000000]
dc                                      (fsub          ) [ 00000000100000000000000000000000000000000000000]
data_V                                  (bitcast       ) [ 00000000011000000000000000000000000000000000000]
tmp_11                                  (partselect    ) [ 00000000000000000000000000000000000000000000000]
tmp_12                                  (trunc         ) [ 00000000010000000000000000000000000000000000000]
zext_ln341_1                            (zext          ) [ 00000000000000000000000000000000000000000000000]
add_ln341_1                             (add           ) [ 00000000000000000000000000000000000000000000000]
isNeg_1                                 (bitselect     ) [ 00000000010000000000000000000000000000000000000]
sub_ln1311_1                            (sub           ) [ 00000000000000000000000000000000000000000000000]
sext_ln1311_1                           (sext          ) [ 00000000000000000000000000000000000000000000000]
ush_1                                   (select        ) [ 00000000010000000000000000000000000000000000000]
mantissa_1                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000]
zext_ln15                               (zext          ) [ 00000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i22_cast_cast_cast      (sext          ) [ 00000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i22_cast_cast_cast_cast (zext          ) [ 00000000000000000000000000000000000000000000000]
r_V_2                                   (lshr          ) [ 00000000000000000000000000000000000000000000000]
r_V_3                                   (shl           ) [ 00000000000000000000000000000000000000000000000]
tmp_8                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000]
zext_ln662_1                            (zext          ) [ 00000000000000000000000000000000000000000000000]
tmp_6                                   (partselect    ) [ 00000000000000000000000000000000000000000000000]
val_1                                   (select        ) [ 00000000001000000000000000000000000000000000000]
result_V_2                              (sub           ) [ 00000000001000000000000000000000000000000000000]
p_6_read                                (read          ) [ 00000000000000000000000000000000000000000000000]
p_Result_s                              (bitselect     ) [ 00000000000000000000000000000000000000000000000]
result_V                                (select        ) [ 00000000000000000000000000000000000000000000000]
sext_ln20                               (sext          ) [ 00000000000000000000000000000000000000000000000]
add_ln20                                (add           ) [ 00000000000000000000000000000000000000000000000]
sext_ln21                               (sext          ) [ 00000000000111111111111111111111111111111111110]
icmp_ln21                               (icmp          ) [ 00000000000000000000000000000000000000000000000]
select_ln20                             (select        ) [ 00000000000111111111111111111111111111111111110]
p_4_addr                                (getelementptr ) [ 00000000000000000010000000000000000000000000000]
p_Val2_s                                (load          ) [ 00000000000000000000000000000000000000000000000]
tmp_9                                   (partselect    ) [ 00000000000000000000000000000000000000000000000]
tmp_10                                  (trunc         ) [ 00000000000000000001000000000000000000000000000]
zext_ln341                              (zext          ) [ 00000000000000000000000000000000000000000000000]
add_ln341                               (add           ) [ 00000000000000000000000000000000000000000000000]
isNeg                                   (bitselect     ) [ 00000000000000000001000000000000000000000000000]
sub_ln1311                              (sub           ) [ 00000000000000000000000000000000000000000000000]
sext_ln1311                             (sext          ) [ 00000000000000000000000000000000000000000000000]
ush                                     (select        ) [ 00000000000000000001000000000000000000000000000]
p_13_addr                               (getelementptr ) [ 00000000000000000001000000000000000000000000000]
mantissa                                (bitconcatenate) [ 00000000000000000000000000000000000000000000000]
zext_ln68                               (zext          ) [ 00000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast        (sext          ) [ 00000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast   (zext          ) [ 00000000000000000000000000000000000000000000000]
r_V                                     (lshr          ) [ 00000000000000000000000000000000000000000000000]
r_V_1                                   (shl           ) [ 00000000000000000000000000000000000000000000000]
tmp                                     (bitselect     ) [ 00000000000000000000000000000000000000000000000]
zext_ln662                              (zext          ) [ 00000000000000000000000000000000000000000000000]
tmp_1                                   (partselect    ) [ 00000000000000000000000000000000000000000000000]
val                                     (select        ) [ 00000000000000000000000000000000000000000000000]
p_13_load                               (load          ) [ 00000000000000000000000000000000000000000000000]
icmp_ln16                               (icmp          ) [ 00000000000000000000100000000000000000000000000]
sub_ln17                                (sub           ) [ 00000000000000000000111110000000000000000000000]
zext_ln16                               (zext          ) [ 00000000000000000000011110000000000000000000000]
udiv_ln16                               (udiv          ) [ 00000000000000000000000001000000000000000000000]
p_9_read                                (read          ) [ 00000000000000000000000000000000000000000000000]
v_11                                    (trunc         ) [ 00000000000000000000000000000000000000000000000]
sext_ln18                               (sext          ) [ 00000000000000000000000000000000000000000000000]
sub_ln18                                (sub           ) [ 00000000000000000000000000000000000000000000000]
sext_ln19                               (sext          ) [ 00000000000000000000000000111111111111100000000]
select_ln18                             (select        ) [ 00000000000000000000000000111111111111100000000]
srem_ln18                               (srem          ) [ 00000000000000000000000000000000000000010000000]
trunc_ln19                              (trunc         ) [ 00000000000000000000000000000000000000000000000]
sext_ln19_1                             (sext          ) [ 00000000000000000000000000000000000000000000000]
add_ln19                                (add           ) [ 00000000000000000000000000000000000000001111110]
result                                  (srem          ) [ 00000000000000000000000000000000000000000000000]
sext_ln13                               (sext          ) [ 00000000000000000000000000000000000000000000000]
udiv_ln20                               (udiv          ) [ 00000000000000000000000000000000000000000000000]
trunc_ln21                              (trunc         ) [ 00000000000000000000000000000000000000000000000]
zext_ln21                               (zext          ) [ 00000000000000000000000000000000000000000000000]
result_2                                (xor           ) [ 00000000000000000000000000000000000000000000001]
p_read                                  (read          ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
spectopmodule_ln0                       (spectopmodule ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000]
sext_ln13_1                             (sext          ) [ 00000000000000000000000000000000000000000000000]
trunc_ln22                              (trunc         ) [ 00000000000000000000000000000000000000000000000]
add_ln22                                (add           ) [ 00000000000000000000000000000000000000000000000]
result_3                                (sub           ) [ 00000000000000000000000000000000000000000000000]
ret_ln23                                (ret           ) [ 00000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i55.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i111.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i111.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="p_6_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_6_read/10 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_9_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/25 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/46 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_4_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_4_addr_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_4_load/1 p_Val2_s/17 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_4_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_4_addr/17 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_13_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_13_addr/18 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_13_load/18 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="dc/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="bitcast_ln20_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="data_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_11_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="0" index="3" bw="6" slack="0"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_12_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln341_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341_1/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln341_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341_1/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="isNeg_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="9" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sub_ln1311_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln1311_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="ush_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="9" slack="0"/>
<pin id="216" dir="0" index="2" bw="9" slack="0"/>
<pin id="217" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/8 "/>
</bind>
</comp>

<comp id="221" class="1004" name="mantissa_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="25" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="23" slack="1"/>
<pin id="225" dir="0" index="3" bw="1" slack="0"/>
<pin id="226" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/9 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln15_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="25" slack="0"/>
<pin id="232" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/9 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sh_prom_i_i_i_i_i22_cast_cast_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i22_cast_cast_cast/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sh_prom_i_i_i_i_i22_cast_cast_cast_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i22_cast_cast_cast_cast/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="r_V_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="25" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/9 "/>
</bind>
</comp>

<comp id="247" class="1004" name="r_V_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="25" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_8_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="55" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln662_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="55" slack="0"/>
<pin id="268" dir="0" index="2" bw="6" slack="0"/>
<pin id="269" dir="0" index="3" bw="6" slack="0"/>
<pin id="270" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="val_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/9 "/>
</bind>
</comp>

<comp id="282" class="1004" name="result_V_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Result_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="result_V_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="1"/>
<pin id="298" dir="0" index="2" bw="8" slack="1"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln20_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln20_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sext_ln21_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln21_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln20_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="32" slack="0"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="11" slack="0"/>
<pin id="332" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln20/10 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_9_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="0" index="3" bw="6" slack="0"/>
<pin id="340" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/18 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_10_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/18 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln341_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/18 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln341_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/18 "/>
</bind>
</comp>

<comp id="359" class="1004" name="isNeg_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/18 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln1311_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/18 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln1311_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/18 "/>
</bind>
</comp>

<comp id="377" class="1004" name="ush_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="0" index="2" bw="9" slack="0"/>
<pin id="381" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/18 "/>
</bind>
</comp>

<comp id="385" class="1004" name="mantissa_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="25" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="23" slack="1"/>
<pin id="389" dir="0" index="3" bw="1" slack="0"/>
<pin id="390" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/19 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln68_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="25" slack="0"/>
<pin id="396" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/19 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/19 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/19 "/>
</bind>
</comp>

<comp id="405" class="1004" name="r_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="25" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/19 "/>
</bind>
</comp>

<comp id="411" class="1004" name="r_V_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="25" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/19 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="111" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="0"/>
<pin id="421" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln662_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/19 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="111" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="0" index="3" bw="8" slack="0"/>
<pin id="434" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="439" class="1004" name="val_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="64" slack="0"/>
<pin id="442" dir="0" index="2" bw="64" slack="0"/>
<pin id="443" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/19 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln16_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/19 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln17_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="0"/>
<pin id="455" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/19 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln16_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/20 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="1"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln16/20 "/>
</bind>
</comp>

<comp id="466" class="1004" name="v_11_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_11/25 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln18_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/25 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sub_ln18_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/25 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln19_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="0"/>
<pin id="481" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/25 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln18_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="11" slack="0"/>
<pin id="486" dir="0" index="2" bw="11" slack="0"/>
<pin id="487" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/25 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="0"/>
<pin id="493" dir="0" index="1" bw="11" slack="0"/>
<pin id="494" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln18/25 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln19_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="1"/>
<pin id="499" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/39 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln19_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1/39 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln19_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="0" index="1" bw="9" slack="0"/>
<pin id="507" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/39 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="result/39 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln13_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/45 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln21_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="0"/>
<pin id="522" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/45 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln21_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="23" slack="0"/>
<pin id="526" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/45 "/>
</bind>
</comp>

<comp id="528" class="1004" name="result_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="24" slack="0"/>
<pin id="530" dir="0" index="1" bw="24" slack="0"/>
<pin id="531" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="result_2/45 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln13_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="24" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/46 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln22_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/46 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln22_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/46 "/>
</bind>
</comp>

<comp id="547" class="1004" name="result_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="24" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_3/46 "/>
</bind>
</comp>

<comp id="553" class="1005" name="p_4_addr_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="1"/>
<pin id="555" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_4_addr_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="p_4_load_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_4_load "/>
</bind>
</comp>

<comp id="563" class="1005" name="bitcast_ln20_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20 "/>
</bind>
</comp>

<comp id="568" class="1005" name="dc_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="573" class="1005" name="data_V_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="2"/>
<pin id="575" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_12_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="23" slack="1"/>
<pin id="580" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="583" class="1005" name="isNeg_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="ush_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="9" slack="1"/>
<pin id="590" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="val_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="1"/>
<pin id="595" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="result_V_2_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V_2 "/>
</bind>
</comp>

<comp id="603" class="1005" name="sext_ln21_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

<comp id="608" class="1005" name="select_ln20_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_4_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_4_addr "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_10_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="23" slack="1"/>
<pin id="620" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="623" class="1005" name="isNeg_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="628" class="1005" name="ush_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="1"/>
<pin id="630" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="633" class="1005" name="p_13_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="1"/>
<pin id="635" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_13_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="icmp_ln16_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="1"/>
<pin id="640" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="643" class="1005" name="sub_ln17_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="1"/>
<pin id="645" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln17 "/>
</bind>
</comp>

<comp id="648" class="1005" name="zext_ln16_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="1"/>
<pin id="650" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="653" class="1005" name="udiv_ln16_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln16 "/>
</bind>
</comp>

<comp id="658" class="1005" name="sext_ln19_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="1"/>
<pin id="660" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19 "/>
</bind>
</comp>

<comp id="663" class="1005" name="select_ln18_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="1"/>
<pin id="665" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="668" class="1005" name="srem_ln18_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="1"/>
<pin id="670" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln18 "/>
</bind>
</comp>

<comp id="673" class="1005" name="add_ln19_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="1"/>
<pin id="675" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="678" class="1005" name="result_2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="24" slack="1"/>
<pin id="680" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="result_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="84" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="136" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="60" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="184"><net_src comp="168" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="171" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="189" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="171" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="195" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="189" pin="2"/><net_sink comp="213" pin=2"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="233"><net_src comp="221" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="230" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="230" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="237" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="241" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="247" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="280"><net_src comp="261" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="265" pin="4"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="295" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="104" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="311" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="321" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="16" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="130" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="20" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="348"><net_src comp="130" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="335" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="26" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="335" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="359" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="353" pin="2"/><net_sink comp="377" pin=2"/></net>

<net id="391"><net_src comp="30" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="32" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="397"><net_src comp="385" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="394" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="394" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="401" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="62" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="405" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="64" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="411" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="38" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="66" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="444"><net_src comp="425" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="429" pin="4"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="153" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="68" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="70" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="439" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="110" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="466" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="76" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="78" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="479" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="483" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="80" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="82" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="329" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="516" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="116" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="534" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="122" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="561"><net_src comp="130" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="566"><net_src comp="164" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="571"><net_src comp="159" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="576"><net_src comp="168" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="581"><net_src comp="181" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="586"><net_src comp="195" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="591"><net_src comp="213" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="596"><net_src comp="275" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="601"><net_src comp="282" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="606"><net_src comp="311" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="611"><net_src comp="321" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="616"><net_src comp="136" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="621"><net_src comp="345" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="626"><net_src comp="359" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="631"><net_src comp="377" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="636"><net_src comp="145" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="641"><net_src comp="446" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="646"><net_src comp="452" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="651"><net_src comp="458" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="656"><net_src comp="461" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="661"><net_src comp="479" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="666"><net_src comp="483" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="671"><net_src comp="491" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="676"><net_src comp="504" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="681"><net_src comp="528" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="534" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {46 }
	Port: fn1 : p_4 | {1 2 17 18 }
	Port: fn1 : p_6 | {10 }
	Port: fn1 : p_9 | {25 }
	Port: fn1 : p_13 | {18 19 }
  - Chain level:
	State 1
		p_4_load : 1
	State 2
	State 3
		dc : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		tmp_11 : 1
		tmp_12 : 1
		zext_ln341_1 : 2
		add_ln341_1 : 3
		isNeg_1 : 4
		sub_ln1311_1 : 2
		sext_ln1311_1 : 3
		ush_1 : 5
	State 9
		zext_ln15 : 1
		sh_prom_i_i_i_i_i22_cast_cast_cast_cast : 1
		r_V_2 : 2
		r_V_3 : 2
		tmp_8 : 3
		zext_ln662_1 : 4
		tmp_6 : 3
		val_1 : 5
		result_V_2 : 6
	State 10
		result_V : 1
		sext_ln20 : 2
		add_ln20 : 3
		sext_ln21 : 4
		select_ln20 : 1
		udiv_ln20 : 5
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		p_Val2_s : 1
	State 18
		tmp_9 : 1
		tmp_10 : 1
		zext_ln341 : 2
		add_ln341 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		p_13_load : 1
	State 19
		zext_ln68 : 1
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 1
		r_V : 2
		r_V_1 : 2
		tmp : 3
		zext_ln662 : 4
		tmp_1 : 3
		val : 5
		icmp_ln16 : 1
		sub_ln17 : 6
	State 20
		udiv_ln16 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
		sub_ln18 : 1
		sext_ln19 : 2
		select_ln18 : 1
		srem_ln18 : 3
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		sext_ln19_1 : 1
		add_ln19 : 2
		result : 3
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		sext_ln13 : 1
		trunc_ln21 : 1
		zext_ln21 : 2
		result_2 : 3
	State 46
		add_ln22 : 1
		result_3 : 2
		ret_ln23 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   udiv   |                   grp_fu_329                   |    0    |   394   |   238   |
|          |                   grp_fu_461                   |    0    |   779   |   469   |
|----------|------------------------------------------------|---------|---------|---------|
|   fadd   |                   grp_fu_159                   |    2    |   205   |   390   |
|----------|------------------------------------------------|---------|---------|---------|
|   srem   |                   grp_fu_491                   |    0    |   142   |    73   |
|          |                   grp_fu_510                   |    0    |   130   |    63   |
|----------|------------------------------------------------|---------|---------|---------|
|   lshr   |                  r_V_2_fu_241                  |    0    |    0    |   100   |
|          |                   r_V_fu_405                   |    0    |    0    |   100   |
|----------|------------------------------------------------|---------|---------|---------|
|    shl   |                  r_V_3_fu_247                  |    0    |    0    |   100   |
|          |                  r_V_1_fu_411                  |    0    |    0    |   100   |
|----------|------------------------------------------------|---------|---------|---------|
|          |               sub_ln1311_1_fu_203              |    0    |    0    |    15   |
|          |                result_V_2_fu_282               |    0    |    0    |    15   |
|    sub   |                sub_ln1311_fu_367               |    0    |    0    |    15   |
|          |                 sub_ln17_fu_452                |    0    |    0    |    71   |
|          |                 sub_ln18_fu_473                |    0    |    0    |    15   |
|          |                 result_3_fu_547                |    0    |    0    |    32   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  ush_1_fu_213                  |    0    |    0    |    9    |
|          |                  val_1_fu_275                  |    0    |    0    |    8    |
|          |                 result_V_fu_295                |    0    |    0    |    8    |
|  select  |               select_ln20_fu_321               |    0    |    0    |    32   |
|          |                   ush_fu_377                   |    0    |    0    |    9    |
|          |                   val_fu_439                   |    0    |    0    |    64   |
|          |               select_ln18_fu_483               |    0    |    0    |    11   |
|----------|------------------------------------------------|---------|---------|---------|
|          |               add_ln341_1_fu_189               |    0    |    0    |    15   |
|          |                 add_ln20_fu_305                |    0    |    0    |    15   |
|    add   |                add_ln341_fu_353                |    0    |    0    |    15   |
|          |                 add_ln19_fu_504                |    0    |    0    |    14   |
|          |                 add_ln22_fu_541                |    0    |    0    |    32   |
|----------|------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln21_fu_315                |    0    |    0    |    18   |
|          |                icmp_ln16_fu_446                |    0    |    0    |    18   |
|----------|------------------------------------------------|---------|---------|---------|
|    xor   |                 result_2_fu_528                |    0    |    0    |    24   |
|----------|------------------------------------------------|---------|---------|---------|
|          |              p_6_read_read_fu_104              |    0    |    0    |    0    |
|   read   |              p_9_read_read_fu_110              |    0    |    0    |    0    |
|          |               p_read_read_fu_116               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_11_fu_171                 |    0    |    0    |    0    |
|partselect|                  tmp_6_fu_265                  |    0    |    0    |    0    |
|          |                  tmp_9_fu_335                  |    0    |    0    |    0    |
|          |                  tmp_1_fu_429                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_12_fu_181                 |    0    |    0    |    0    |
|          |                  tmp_10_fu_345                 |    0    |    0    |    0    |
|   trunc  |                   v_11_fu_466                  |    0    |    0    |    0    |
|          |                trunc_ln19_fu_497               |    0    |    0    |    0    |
|          |                trunc_ln21_fu_520               |    0    |    0    |    0    |
|          |                trunc_ln22_fu_537               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |               zext_ln341_1_fu_185              |    0    |    0    |    0    |
|          |                zext_ln15_fu_230                |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i22_cast_cast_cast_cast_fu_237 |    0    |    0    |    0    |
|          |               zext_ln662_1_fu_261              |    0    |    0    |    0    |
|   zext   |                zext_ln341_fu_349               |    0    |    0    |    0    |
|          |                zext_ln68_fu_394                |    0    |    0    |    0    |
|          |  sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_401  |    0    |    0    |    0    |
|          |                zext_ln662_fu_425               |    0    |    0    |    0    |
|          |                zext_ln16_fu_458                |    0    |    0    |    0    |
|          |                zext_ln21_fu_524                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 isNeg_1_fu_195                 |    0    |    0    |    0    |
|          |                  tmp_8_fu_253                  |    0    |    0    |    0    |
| bitselect|                p_Result_s_fu_288               |    0    |    0    |    0    |
|          |                  isNeg_fu_359                  |    0    |    0    |    0    |
|          |                   tmp_fu_417                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |              sext_ln1311_1_fu_209              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i22_cast_cast_cast_fu_234   |    0    |    0    |    0    |
|          |                sext_ln20_fu_301                |    0    |    0    |    0    |
|          |                sext_ln21_fu_311                |    0    |    0    |    0    |
|          |               sext_ln1311_fu_373               |    0    |    0    |    0    |
|   sext   |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_398    |    0    |    0    |    0    |
|          |                sext_ln18_fu_469                |    0    |    0    |    0    |
|          |                sext_ln19_fu_479                |    0    |    0    |    0    |
|          |               sext_ln19_1_fu_500               |    0    |    0    |    0    |
|          |                sext_ln13_fu_516                |    0    |    0    |    0    |
|          |               sext_ln13_1_fu_534               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|bitconcatenate|                mantissa_1_fu_221               |    0    |    0    |    0    |
|          |                 mantissa_fu_385                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    2    |   1650  |   2088  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln19_reg_673  |   10   |
|bitcast_ln20_reg_563|   32   |
|   data_V_reg_573   |   32   |
|     dc_reg_568     |   32   |
|  icmp_ln16_reg_638 |    1   |
|   isNeg_1_reg_583  |    1   |
|    isNeg_reg_623   |    1   |
|  p_13_addr_reg_633 |    3   |
| p_4_addr_1_reg_553 |    4   |
|  p_4_addr_reg_613  |    4   |
|  p_4_load_reg_558  |   32   |
|  result_2_reg_678  |   24   |
| result_V_2_reg_598 |    8   |
| select_ln18_reg_663|   11   |
| select_ln20_reg_608|   32   |
|  sext_ln19_reg_658 |   11   |
|  sext_ln21_reg_603 |   32   |
|  srem_ln18_reg_668 |    9   |
|  sub_ln17_reg_643  |   64   |
|   tmp_10_reg_618   |   23   |
|   tmp_12_reg_578   |   23   |
|  udiv_ln16_reg_653 |    1   |
|    ush_1_reg_588   |    9   |
|     ush_reg_628    |    9   |
|    val_1_reg_593   |    8   |
|  zext_ln16_reg_648 |   64   |
+--------------------+--------+
|        Total       |   480  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_130 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_153 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_159    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_329    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_329    |  p1  |   2  |  11  |   22   ||    9    |
|     grp_fu_461    |  p0  |   2  |   1  |    2   ||    9    |
|     grp_fu_491    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_491    |  p1  |   2  |  11  |   22   ||    9    |
|     grp_fu_510    |  p1  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   236  || 14.5306 ||    92   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |  1650  |  2088  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   92   |
|  Register |    -   |    -   |   480  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   14   |  2130  |  2180  |
+-----------+--------+--------+--------+--------+
