Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Xilinx/lab4/t72_isim_beh.exe -prj D:/Xilinx/lab4/t72_beh.prj work.t72 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Xilinx/lab4/controltest.v" into library work
Analyzing Verilog file "D:/Xilinx/lab4/t72.v" into library work
Analyzing Verilog file "D:/Xilinx/lab4/calc_test.vf" into library work
Analyzing Verilog file "D:/Xilinx/lab4/pause.vf" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Xilinx/lab4/t72.v" Line 54: Size mismatch in connection of port <c>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module controltest
Compiling module t72
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/Xilinx/lab4/t72_isim_beh.exe
Fuse Memory Usage: 27504 KB
Fuse CPU Usage: 577 ms
