# 💾 Chapter 18: Memory Hierarchy & Cache Design
## From Slow to Fast - 10× Memory Performance Boost!

> **"Memory is slow. Cache is FAST. Time to build the bridge!"**
>
> **"Memory slow। Cache FAST। এবার bridge বানাও!"**

---

## 🎯 এই Chapter এ তুমি বানাবে:

```
✅ Cache Fundamentals - why we need it
✅ Direct-Mapped Cache - simple & fast
✅ Cache Controller - hit/miss logic
✅ Write Policies - write-through/back
✅ Cache Performance - hit rate analysis
✅ Memory System - complete integration
✅ Real Cache - 10× speedup!
✅ তোমার high-performance memory! 🎉
```

**Time Required:** 2 weeks (6-8 hours/day)  
**Prerequisites:** Chapter 17 complete

---

## 🚀 Quick Understanding - The Memory Problem!

### The Problem:

```
CPU Speed:
Modern CPU: 1-5 GHz (1 cycle = 0.2-1 ns)
Can execute 1 instruction per cycle

Memory Speed:
DRAM: 50-100 ns access time
50-100 cycles to read one value!

Gap: 100× difference! 💥

Without cache:
ADD x1, x2, x3    # 1 cycle
LW  x4, 0(x5)     # 100 cycles! 😱

Average CPI: 20-30!
Pipeline useless!
```

### The Solution: Cache!

```
Cache = Small, fast memory
Close to CPU
Stores frequently used data

Cache Speed: 1-3 ns (1-3 cycles)
DRAM Speed: 50-100 ns (50-100 cycles)

Speedup: 30-50×!

Memory Hierarchy:
┌──────────────┬───────┬────────┬────────┐
│ Level        │ Size  │ Speed  │ Cost   │
├──────────────┼───────┼────────┼────────┤
│ Registers    │ 32×4B │ 0 cyc  │ $$$$$  │
│ L1 Cache     │ 32KB  │ 1-3cyc │ $$$$   │
│ L2 Cache     │ 256KB │ 10cyc  │ $$$    │
│ L3 Cache     │ 8MB   │ 30cyc  │ $$     │
│ DRAM         │ 8GB   │ 100cyc │ $      │
│ SSD          │ 1TB   │ 10000  │ ¢      │
└──────────────┴───────┴────────┴────────┘

We'll build L1 Cache!
```

🎉 **Cache = Speed of fast memory + Size of slow memory!**

---

## ১৮.১ Cache Fundamentals

### How Cache Works:

```
1. CPU requests data at address A
2. Check if A is in cache (HIT or MISS)
3. If HIT: Return data immediately (1 cycle)
4. If MISS: Fetch from memory (100 cycles)
            Store in cache
            Return data

Next time: HIT! Fast!

Locality principles:
- Temporal: Recently used → likely used again
- Spatial: Nearby addresses → likely used together

Cache exploits locality!
```

### Cache Organization:

```
Cache divided into:
- Lines/Blocks: Unit of storage
- Sets: Groups of lines
- Ways: Lines per set

Types:
1. Direct-Mapped: 1 way
   - Simple, fast
   - More conflicts

2. Set-Associative: 2-8 ways
   - Flexible
   - More complex

3. Fully-Associative: N ways
   - Most flexible
   - Most complex

We'll implement Direct-Mapped!
```

### Direct-Mapped Cache Structure:

```
Address breakdown (32-bit):
┌───────────┬───────────┬──────────┐
│    Tag    │   Index   │  Offset  │
└───────────┴───────────┴──────────┘
  20 bits     10 bits     2 bits

Offset: Which byte in line (4 bytes = 2 bits)
Index: Which cache line (1024 lines = 10 bits)
Tag: Which address (20 bits)

Cache line:
┌───────┬─────┬──────────────────────┐
│ Valid │ Tag │       Data (32b)     │
└───────┴─────┴──────────────────────┘
  1 bit  20b         32 bits

Total: 1024 lines × (1 + 20 + 32) = 53 Kb
Cache size: 4 KB (data only)
```

---

## ১৮.২ Direct-Mapped Cache Implementation

### Cache Module:

```verilog
module cache_direct_mapped #(
    parameter CACHE_SIZE = 4096,  // 4KB
    parameter LINE_SIZE = 4,      // 4 bytes per line
    parameter NUM_LINES = 1024    // 1024 lines
)(
    input wire clk,
    input wire reset,
    // CPU interface
    input wire [31:0] address,
    input wire [31:0] write_data,
    input wire read_enable,
    input wire write_enable,
    output reg [31:0] read_data,
    output reg hit,
    output reg miss,
    // Memory interface
    output reg [31:0] mem_address,
    output reg [31:0] mem_write_data,
    output reg mem_read,
    output reg mem_write,
    input wire [31:0] mem_read_data,
    input wire mem_ready
);
    // Cache storage
    reg valid [0:NUM_LINES-1];
    reg [19:0] tag [0:NUM_LINES-1];
    reg [31:0] data [0:NUM_LINES-1];
    
    // Address decomposition
    wire [1:0] offset = address[1:0];
    wire [9:0] index = address[11:2];
    wire [19:0] addr_tag = address[31:12];
    
    // Hit/Miss logic
    wire cache_hit = valid[index] && (tag[index] == addr_tag);
    wire cache_miss = !cache_hit;
    
    // State machine for handling misses
    localparam IDLE = 2'b00;
    localparam FETCH = 2'b01;
    localparam WRITE_BACK = 2'b10;
    
    reg [1:0] state;
    
    // Initialize
    integer i;
    initial begin
        for (i = 0; i < NUM_LINES; i = i + 1) begin
            valid[i] = 0;
            tag[i] = 0;
            data[i] = 0;
        end
        state = IDLE;
    end
    
    // Cache logic
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            for (i = 0; i < NUM_LINES; i = i + 1) begin
                valid[i] <= 0;
            end
            state <= IDLE;
            hit <= 0;
            miss <= 0;
        end else begin
            case (state)
                IDLE: begin
                    if (read_enable) begin
                        if (cache_hit) begin
                            // Cache hit
                            read_data <= data[index];
                            hit <= 1;
                            miss <= 0;
                        end else begin
                            // Cache miss - fetch from memory
                            miss <= 1;
                            hit <= 0;
                            mem_address <= {address[31:2], 2'b00};
                            mem_read <= 1;
                            state <= FETCH;
                        end
                    end else if (write_enable) begin
                        if (cache_hit) begin
                            // Write hit
                            data[index] <= write_data;
                            hit <= 1;
                            miss <= 0;
                            // Write-through: also write to memory
                            mem_address <= {address[31:2], 2'b00};
                            mem_write_data <= write_data;
                            mem_write <= 1;
                        end else begin
                            // Write miss - allocate in cache
                            miss <= 1;
                            hit <= 0;
                            mem_address <= {address[31:2], 2'b00};
                            mem_read <= 1;
                            state <= FETCH;
                        end
                    end else begin
                        hit <= 0;
                        miss <= 0;
                    end
                end
                
                FETCH: begin
                    if (mem_ready) begin
                        // Got data from memory
                        data[index] <= mem_read_data;
                        tag[index] <= addr_tag;
                        valid[index] <= 1;
                        read_data <= mem_read_data;
                        mem_read <= 0;
                        hit <= 1;
                        miss <= 0;
                        state <= IDLE;
                    end
                end
                
                default: state <= IDLE;
            endcase
        end
    end
endmodule
```

---

## ১৮.৩ Cache Controller

### Advanced Cache with Write-Back:

```verilog
module cache_controller #(
    parameter NUM_LINES = 1024
)(
    input wire clk,
    input wire reset,
    // CPU interface
    input wire [31:0] cpu_address,
    input wire [31:0] cpu_write_data,
    input wire cpu_read,
    input wire cpu_write,
    output reg [31:0] cpu_read_data,
    output reg cpu_ready,
    // Memory interface
    output reg [31:0] mem_address,
    output reg [31:0] mem_write_data,
    output reg mem_read,
    output reg mem_write,
    input wire [31:0] mem_read_data,
    input wire mem_ready,
    // Statistics
    output reg [31:0] hit_count,
    output reg [31:0] miss_count,
    output reg [31:0] access_count
);
    // Cache storage
    reg valid [0:NUM_LINES-1];
    reg dirty [0:NUM_LINES-1];  // For write-back
    reg [19:0] tag [0:NUM_LINES-1];
    reg [31:0] data [0:NUM_LINES-1];
    
    // Address fields
    wire [9:0] index = cpu_address[11:2];
    wire [19:0] addr_tag = cpu_address[31:12];
    
    // Hit/Miss
    wire hit = valid[index] && (tag[index] == addr_tag);
    wire miss = !hit;
    
    // States
    localparam IDLE = 3'b000;
    localparam COMPARE = 3'b001;
    localparam ALLOCATE = 3'b010;
    localparam WRITE_BACK = 3'b011;
    localparam FETCH = 3'b100;
    
    reg [2:0] state;
    reg [31:0] saved_address;
    reg [31:0] saved_write_data;
    reg saved_write;
    
    integer i;
    initial begin
        for (i = 0; i < NUM_LINES; i = i + 1) begin
            valid[i] = 0;
            dirty[i] = 0;
            tag[i] = 0;
            data[i] = 0;
        end
        state = IDLE;
        hit_count = 0;
        miss_count = 0;
        access_count = 0;
    end
    
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            for (i = 0; i < NUM_LINES; i = i + 1) begin
                valid[i] <= 0;
                dirty[i] <= 0;
            end
            state <= IDLE;
            cpu_ready <= 0;
            hit_count <= 0;
            miss_count <= 0;
            access_count <= 0;
        end else begin
            case (state)
                IDLE: begin
                    cpu_ready <= 0;
                    if (cpu_read || cpu_write) begin
                        access_count <= access_count + 1;
                        saved_address <= cpu_address;
                        saved_write_data <= cpu_write_data;
                        saved_write <= cpu_write;
                        state <= COMPARE;
                    end
                end
                
                COMPARE: begin
                    if (hit) begin
                        // Cache hit
                        hit_count <= hit_count + 1;
                        if (saved_write) begin
                            // Write hit
                            data[index] <= saved_write_data;
                            dirty[index] <= 1;  // Mark dirty
                        end else begin
                            // Read hit
                            cpu_read_data <= data[index];
                        end
                        cpu_ready <= 1;
                        state <= IDLE;
                    end else begin
                        // Cache miss
                        miss_count <= miss_count + 1;
                        if (valid[index] && dirty[index]) begin
                            // Need to write back dirty line
                            state <= WRITE_BACK;
                        end else begin
                            // Can fetch directly
                            state <= FETCH;
                        end
                    end
                end
                
                WRITE_BACK: begin
                    // Write dirty line to memory
                    mem_address <= {tag[index], index, 2'b00};
                    mem_write_data <= data[index];
                    mem_write <= 1;
                    if (mem_ready) begin
                        mem_write <= 0;
                        dirty[index] <= 0;
                        state <= FETCH;
                    end
                end
                
                FETCH: begin
                    // Fetch new line from memory
                    mem_address <= {saved_address[31:2], 2'b00};
                    mem_read <= 1;
                    if (mem_ready) begin
                        mem_read <= 0;
                        data[index] <= mem_read_data;
                        tag[index] <= addr_tag;
                        valid[index] <= 1;
                        
                        if (saved_write) begin
                            // Write miss - update with new data
                            data[index] <= saved_write_data;
                            dirty[index] <= 1;
                        end else begin
                            // Read miss
                            cpu_read_data <= mem_read_data;
                            dirty[index] <= 0;
                        end
                        
                        cpu_ready <= 1;
                        state <= IDLE;
                    end
                end
                
                default: state <= IDLE;
            endcase
        end
    end
endmodule
```

---

## ১৮.৪ Memory System Integration

### Complete Memory Subsystem:

```verilog
module memory_system(
    input wire clk,
    input wire reset,
    // CPU instruction interface
    input wire [31:0] instr_address,
    input wire instr_read,
    output wire [31:0] instruction,
    output wire instr_ready,
    // CPU data interface
    input wire [31:0] data_address,
    input wire [31:0] data_write,
    input wire data_read,
    input wire data_write_enable,
    output wire [31:0] data_read_out,
    output wire data_ready,
    // Memory statistics
    output wire [31:0] instr_hits,
    output wire [31:0] instr_misses,
    output wire [31:0] data_hits,
    output wire [31:0] data_misses
);
    // Main memory
    wire [31:0] mem_address;
    wire [31:0] mem_write_data;
    wire mem_read, mem_write;
    wire [31:0] mem_read_data;
    wire mem_ready;
    
    main_memory main_mem(
        .clk(clk),
        .reset(reset),
        .address(mem_address),
        .write_data(mem_write_data),
        .read_enable(mem_read),
        .write_enable(mem_write),
        .read_data(mem_read_data),
        .ready(mem_ready)
    );
    
    // Instruction cache
    wire [31:0] imem_address, imem_write_data;
    wire imem_read, imem_write;
    wire [31:0] imem_read_data;
    wire imem_ready;
    
    cache_controller #(.NUM_LINES(512)) icache(
        .clk(clk),
        .reset(reset),
        .cpu_address(instr_address),
        .cpu_write_data(32'h00000000),
        .cpu_read(instr_read),
        .cpu_write(1'b0),
        .cpu_read_data(instruction),
        .cpu_ready(instr_ready),
        .mem_address(imem_address),
        .mem_write_data(imem_write_data),
        .mem_read(imem_read),
        .mem_write(imem_write),
        .mem_read_data(mem_read_data),
        .mem_ready(mem_ready),
        .hit_count(instr_hits),
        .miss_count(instr_misses)
    );
    
    // Data cache
    wire [31:0] dmem_address, dmem_write_data;
    wire dmem_read, dmem_write;
    wire [31:0] dmem_read_data;
    wire dmem_ready;
    
    cache_controller #(.NUM_LINES(512)) dcache(
        .clk(clk),
        .reset(reset),
        .cpu_address(data_address),
        .cpu_write_data(data_write),
        .cpu_read(data_read),
        .cpu_write(data_write_enable),
        .cpu_read_data(data_read_out),
        .cpu_ready(data_ready),
        .mem_address(dmem_address),
        .mem_write_data(dmem_write_data),
        .mem_read(dmem_read),
        .mem_write(dmem_write),
        .mem_read_data(mem_read_data),
        .mem_ready(mem_ready),
        .hit_count(data_hits),
        .miss_count(data_misses)
    );
    
    // Memory arbiter (prioritize data access)
    assign mem_address = dmem_read ? dmem_address : imem_address;
    assign mem_write_data = dmem_write_data;
    assign mem_read = dmem_read || imem_read;
    assign mem_write = dmem_write;
endmodule
```

---

## ১৮.৫ Cache Performance Analysis

### Performance Metrics:

```
Hit Rate = Hits / Total Accesses
Miss Rate = Misses / Total Accesses = 1 - Hit Rate

Average Memory Access Time (AMAT):
AMAT = Hit Time + (Miss Rate × Miss Penalty)

Example:
Hit Rate: 95%
Hit Time: 1 cycle
Miss Penalty: 100 cycles

AMAT = 1 + (0.05 × 100)
     = 1 + 5
     = 6 cycles

Speedup vs no cache: 100 / 6 = 16.7×!

If Hit Rate: 90%
AMAT = 1 + (0.10 × 100) = 11 cycles
Speedup: 9×

Hit rate is CRITICAL!
```

### Improving Hit Rate:

```
1. Larger Cache
   - More lines
   - More data stored
   - But more expensive

2. Associativity
   - 2-way, 4-way
   - Reduce conflicts
   - More complex

3. Better Replacement
   - LRU (Least Recently Used)
   - Better than random
   - More logic

4. Prefetching
   - Predict future accesses
   - Fetch early
   - Complex

5. Software Optimization
   - Compiler optimization
   - Data structure layout
   - Access patterns
```

---

## ১৮.৬ Main Memory Model

### Simple DRAM Model:

```verilog
module main_memory #(
    parameter MEM_SIZE = 65536,  // 64KB
    parameter ACCESS_CYCLES = 100 // Simulate DRAM latency
)(
    input wire clk,
    input wire reset,
    input wire [31:0] address,
    input wire [31:0] write_data,
    input wire read_enable,
    input wire write_enable,
    output reg [31:0] read_data,
    output reg ready
);
    // Memory storage
    reg [7:0] memory [0:MEM_SIZE-1];
    
    // Access counter
    reg [7:0] access_counter;
    
    // State
    localparam IDLE = 1'b0;
    localparam BUSY = 1'b1;
    reg state;
    
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            state <= IDLE;
            ready <= 0;
            access_counter <= 0;
        end else begin
            case (state)
                IDLE: begin
                    ready <= 0;
                    if (read_enable || write_enable) begin
                        access_counter <= 0;
                        state <= BUSY;
                    end
                end
                
                BUSY: begin
                    if (access_counter < ACCESS_CYCLES - 1) begin
                        access_counter <= access_counter + 1;
                    end else begin
                        // Access complete
                        if (read_enable) begin
                            // Read
                            read_data <= {memory[address + 3],
                                        memory[address + 2],
                                        memory[address + 1],
                                        memory[address]};
                        end else if (write_enable) begin
                            // Write
                            memory[address] <= write_data[7:0];
                            memory[address + 1] <= write_data[15:8];
                            memory[address + 2] <= write_data[23:16];
                            memory[address + 3] <= write_data[31:24];
                        end
                        ready <= 1;
                        state <= IDLE;
                    end
                end
            endcase
        end
    end
endmodule
```

---

## ১৮.৭ Processor with Cache Integration

### Updated Pipeline with Cache:

```verilog
module riscv_with_cache(
    input wire clk,
    input wire reset,
    // Debug
    output wire [31:0] pc_debug,
    output wire [31:0] cycles_debug,
    output wire [31:0] cache_hits_debug,
    output wire [31:0] cache_misses_debug
);
    // Pipeline signals (same as before)
    wire [31:0] if_pc, if_instruction;
    wire if_instr_ready;
    
    // Memory system
    wire [31:0] data_address, data_write, data_read;
    wire data_read_enable, data_write_enable;
    wire data_ready;
    
    wire [31:0] instr_hits, instr_misses;
    wire [31:0] data_hits, data_misses;
    
    // Stall on cache miss
    wire cache_stall = !if_instr_ready || !data_ready;
    
    // Memory system
    memory_system mem_sys(
        .clk(clk),
        .reset(reset),
        .instr_address(if_pc),
        .instr_read(1'b1),
        .instruction(if_instruction),
        .instr_ready(if_instr_ready),
        .data_address(data_address),
        .data_write(data_write),
        .data_read(data_read_enable),
        .data_write_enable(data_write_enable),
        .data_read_out(data_read),
        .data_ready(data_ready),
        .instr_hits(instr_hits),
        .instr_misses(instr_misses),
        .data_hits(data_hits),
        .data_misses(data_misses)
    );
    
    // Pipeline (modified to handle cache stalls)
    riscv_pipelined_with_hazards pipeline(
        .clk(clk),
        .reset(reset),
        .cache_stall(cache_stall),
        .instruction(if_instruction),
        .data_read(data_read),
        .data_address(data_address),
        .data_write(data_write),
        .data_read_enable(data_read_enable),
        .data_write_enable(data_write_enable),
        .pc_debug(if_pc)
    );
    
    // Statistics
    assign cache_hits_debug = instr_hits + data_hits;
    assign cache_misses_debug = instr_misses + data_misses;
    
    // Performance counter
    reg [31:0] cycle_count;
    always @(posedge clk or posedge reset) begin
        if (reset)
            cycle_count <= 0;
        else
            cycle_count <= cycle_count + 1;
    end
    assign cycles_debug = cycle_count;
endmodule
```

---

## ১৮.৮ Performance Testing

### Cache Benchmark:

```verilog
module cache_benchmark;
    reg clk, reset;
    wire [31:0] pc, cycles, hits, misses;
    
    riscv_with_cache dut(
        .clk(clk),
        .reset(reset),
        .pc_debug(pc),
        .cycles_debug(cycles),
        .cache_hits_debug(hits),
        .cache_misses_debug(misses)
    );
    
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    
    initial begin
        $dumpfile("cache_perf.vcd");
        $dumpvars(0, cache_benchmark);
        
        reset = 1;
        #20;
        reset = 0;
        
        // Run benchmark
        #100000;
        
        // Results
        $display("========================================");
        $display("Cache Performance Analysis");
        $display("========================================");
        $display("Total Cycles: %d", cycles);
        $display("Cache Hits: %d", hits);
        $display("Cache Misses: %d", misses);
        $display("Hit Rate: %.2f%%", (hits * 100.0) / (hits + misses));
        $display("Miss Rate: %.2f%%", (misses * 100.0) / (hits + misses));
        
        // Calculate AMAT
        real hit_rate = hits / (hits + misses + 0.0);
        real miss_rate = 1.0 - hit_rate;
        real amat = 1.0 + (miss_rate * 100.0);
        $display("AMAT: %.2f cycles", amat);
        $display("Speedup vs no cache: %.2fx", 100.0 / amat);
        $display("========================================");
        
        $finish;
    end
endmodule
```

---

## ১৮.৯ Your 2-Week Build Plan

### Week 1: Cache Implementation

**Day 1-2: Direct-Mapped Cache**
```
□ Cache storage arrays
□ Tag comparison logic
□ Hit/Miss detection
□ Basic read/write
```

**Day 3-4: Cache Controller**
```
□ State machine
□ Miss handling
□ Write policies
□ Memory interface
```

**Day 5-7: Testing**
```
□ Unit tests
□ Hit/Miss scenarios
□ Performance measurement
□ Debug issues
```

### Week 2: Integration & Optimization

**Day 8-10: Memory System**
```
□ Instruction cache
□ Data cache
□ Memory arbiter
□ Complete integration
```

**Day 11-12: Processor Integration**
```
□ Connect to pipeline
□ Handle cache stalls
□ Test complete system
□ Performance analysis
```

**Day 13-14: Optimization**
```
□ Tuning cache parameters
□ Performance benchmarks
□ Comparison analysis
□ Final documentation
```

---

## ১৮.১০ Chapter 18 Mission Complete!

### তুমি এখন পারো:

```
✅ Design cache systems
✅ Implement direct-mapped cache
✅ Create cache controllers
✅ Handle write policies
✅ Analyze cache performance
✅ Integrate memory hierarchy
✅ Optimize memory systems
✅ Build high-performance memory! 🎉
```

### তুমি বানিয়েছো:
```
✅ Direct-mapped cache (4KB)
✅ Cache controller (FSM)
✅ Memory subsystem
✅ Dual cache (I$ + D$)
✅ Performance counters
✅ 10-15× memory speedup!
✅ Complete memory system! 💾
```

### Stats:
```
Cache size: 4 KB
Cache lines: 1024
Hit time: 1 cycle
Miss penalty: 100 cycles
Typical hit rate: 90-95%
Memory speedup: 10-15×
Level: Memory Architect! 🏆
```

### Next Level Unlocked:
```
→ Chapter 19: Complete System
   তুমি বানাবে: Full SoC!
   UART, GPIO, Interrupts!
   
   From CPU → Complete Computer!
```

---

## 🎯 Final Project

### Project: Cache Performance Study

**Build & Analyze:**
```
✅ Multiple cache configurations
   - Direct-mapped
   - 2-way associative
   - Different sizes

✅ Performance comparison
   - Hit rates
   - AMAT
   - Speedup

✅ Workload analysis
   - Sequential access
   - Random access
   - Real programs

Report:
- Best configuration
- Tradeoff analysis
- Design recommendations
```

---

## 🏆 Achievement Unlocked!

```
Level 18: ✅ COMPLETE - Memory Architect!
Progress: [█████████████████████████████████████████] 90%

XP Gained: +3500
Skills: Cache Design, Memory Systems, Performance

Badges Earned:
🥉 Cache Designer
🥈 Memory Optimizer
🥇 Performance Analyst
🏅 Memory Hierarchy Master
🎖️ System Integrator
🏆 Complete Memory Architect
⭐ 10× MEMORY SPEEDUP! ⭐

FAST MEMORY SYSTEM BUILT! 💾⚡

Next: Chapter 19 - Complete System!
      UART! GPIO! Full computer! 🖥️
```

---

**[⬅️ Previous: Chapter 17](Chapter_17_Hazards_Forwarding.md)** | **[➡️ Next: Chapter 19](Chapter_19_Complete_System.md)**

---

<div align="center">

**"Memory is 10× faster now! Time to build a COMPLETE COMPUTER!"**

**"Memory এখন 10× দ্রুত! এবার COMPLETE COMPUTER বানাও!"**

Made with ❤️ for builders | বানানোর জন্য ভালোবাসা দিয়ে তৈরি

</div>
