INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/David Amin/Documents/ECE 414/414L/project_2/project_2.srcs/sources_1/imports/new/Registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/David Amin/Documents/ECE 414/414L/project_2/project_2.srcs/sources_1/imports/new/Outputs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Outputs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/David Amin/Documents/ECE 414/414L/project_2/project_2.srcs/sources_1/imports/new/Mem_E.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem_E
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/David Amin/Documents/ECE 414/414L/project_2/project_2.srcs/sources_1/imports/new/Mem_dE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mem_dE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/David Amin/Documents/ECE 414/414L/project_2/project_2.srcs/sources_1/imports/new/FL_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FL_Controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/David Amin/Documents/ECE 414/414L/project_2/project_2.srcs/sim_1/imports/new/tb_FL_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_FL_Controller
