<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1.ncd.
Design name: UART_Packets
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon May 02 15:39:27 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            1545 items scored, 0 timing errors detected.
Report:  116.374MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1545 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.407ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to ipClk_c +)
                   FF                        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               8.367ns  (18.6% logic, 81.4% route), 6 logic levels.

 Constraint Details:

      8.367ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.407ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C16B.CLK to     R14C16B.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         4     0.803     R14C16B.Q1 to     R14C15A.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R14C15A.B1 to     R14C15A.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1     0.568     R14C15A.F1 to     R14C15B.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R14C15B.B0 to     R14C15B.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6     1.013     R14C15B.F0 to     R16C12C.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C12C.A0 to     R16C12C.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2     0.227     R16C12C.F0 to     R16C12D.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C12D.D1 to     R16C12D.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3     2.164     R16C12D.F1 to      R2C18C.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.C0 to      R2C18C.F0 SLICE_415
ROUTE         8     2.039      R2C18C.F0 to       R6C9A.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.367   (18.6% logic, 81.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to      R6C9A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.457ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to ipClk_c +)
                   FF                        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               8.317ns  (18.7% logic, 81.3% route), 6 logic levels.

 Constraint Details:

      8.317ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.457ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C16B.CLK to     R14C16B.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         5     0.753     R14C16B.Q0 to     R14C15A.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R14C15A.C1 to     R14C15A.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1     0.568     R14C15A.F1 to     R14C15B.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R14C15B.B0 to     R14C15B.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6     1.013     R14C15B.F0 to     R16C12C.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C12C.A0 to     R16C12C.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2     0.227     R16C12C.F0 to     R16C12D.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C12D.D1 to     R16C12D.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3     2.164     R16C12D.F1 to      R2C18C.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.C0 to      R2C18C.F0 SLICE_415
ROUTE         8     2.039      R2C18C.F0 to       R6C9A.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.317   (18.7% logic, 81.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to      R6C9A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[7]  (to ipClk_c +)
                   FF                        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[6]

   Delay:               8.118ns  (19.1% logic, 80.9% route), 6 logic levels.

 Constraint Details:

      8.118ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.656ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C16B.CLK to     R14C16B.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         4     0.803     R14C16B.Q1 to     R14C15A.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R14C15A.B1 to     R14C15A.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1     0.568     R14C15A.F1 to     R14C15B.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R14C15B.B0 to     R14C15B.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6     1.013     R14C15B.F0 to     R16C12C.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C12C.A0 to     R16C12C.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2     0.227     R16C12C.F0 to     R16C12D.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C12D.D1 to     R16C12D.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3     2.164     R16C12D.F1 to      R2C18C.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.C0 to      R2C18C.F0 SLICE_415
ROUTE         8     1.790      R2C18C.F0 to       R7C9A.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.118   (19.1% logic, 80.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to      R7C9A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[9]  (to ipClk_c +)
                   FF                        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[8]

   Delay:               8.118ns  (19.1% logic, 80.9% route), 6 logic levels.

 Constraint Details:

      8.118ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.656ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C16B.CLK to     R14C16B.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         4     0.803     R14C16B.Q1 to     R14C15A.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R14C15A.B1 to     R14C15A.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1     0.568     R14C15A.F1 to     R14C15B.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R14C15B.B0 to     R14C15B.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6     1.013     R14C15B.F0 to     R16C12C.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C12C.A0 to     R16C12C.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2     0.227     R16C12C.F0 to     R16C12D.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C12D.D1 to     R16C12D.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3     2.164     R16C12D.F1 to      R2C18C.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.C0 to      R2C18C.F0 SLICE_415
ROUTE         8     1.790      R2C18C.F0 to       R7C9C.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.118   (19.1% logic, 80.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to      R7C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[5]  (to ipClk_c +)
                   FF                        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[4]

   Delay:               8.118ns  (19.1% logic, 80.9% route), 6 logic levels.

 Constraint Details:

      8.118ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.656ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C16B.CLK to     R14C16B.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         4     0.803     R14C16B.Q1 to     R14C15A.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R14C15A.B1 to     R14C15A.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1     0.568     R14C15A.F1 to     R14C15B.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R14C15B.B0 to     R14C15B.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6     1.013     R14C15B.F0 to     R16C12C.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C12C.A0 to     R16C12C.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2     0.227     R16C12C.F0 to     R16C12D.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C12D.D1 to     R16C12D.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3     2.164     R16C12D.F1 to      R2C18C.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.C0 to      R2C18C.F0 SLICE_415
ROUTE         8     1.790      R2C18C.F0 to       R7C9B.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.118   (19.1% logic, 80.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to      R7C9B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.706ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[9]  (to ipClk_c +)
                   FF                        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[8]

   Delay:               8.068ns  (19.2% logic, 80.8% route), 6 logic levels.

 Constraint Details:

      8.068ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.706ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C16B.CLK to     R14C16B.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         5     0.753     R14C16B.Q0 to     R14C15A.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R14C15A.C1 to     R14C15A.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1     0.568     R14C15A.F1 to     R14C15B.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R14C15B.B0 to     R14C15B.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6     1.013     R14C15B.F0 to     R16C12C.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C12C.A0 to     R16C12C.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2     0.227     R16C12C.F0 to     R16C12D.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C12D.D1 to     R16C12D.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3     2.164     R16C12D.F1 to      R2C18C.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.C0 to      R2C18C.F0 SLICE_415
ROUTE         8     1.790      R2C18C.F0 to       R7C9C.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.068   (19.2% logic, 80.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to      R7C9C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.706ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[5]  (to ipClk_c +)
                   FF                        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[4]

   Delay:               8.068ns  (19.2% logic, 80.8% route), 6 logic levels.

 Constraint Details:

      8.068ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.706ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C16B.CLK to     R14C16B.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         5     0.753     R14C16B.Q0 to     R14C15A.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R14C15A.C1 to     R14C15A.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1     0.568     R14C15A.F1 to     R14C15B.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R14C15B.B0 to     R14C15B.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6     1.013     R14C15B.F0 to     R16C12C.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C12C.A0 to     R16C12C.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2     0.227     R16C12C.F0 to     R16C12D.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C12D.D1 to     R16C12D.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3     2.164     R16C12D.F1 to      R2C18C.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.C0 to      R2C18C.F0 SLICE_415
ROUTE         8     1.790      R2C18C.F0 to       R7C9B.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.068   (19.2% logic, 80.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to      R7C9B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.706ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[7]  (to ipClk_c +)
                   FF                        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[6]

   Delay:               8.068ns  (19.2% logic, 80.8% route), 6 logic levels.

 Constraint Details:

      8.068ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.706ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C16B.CLK to     R14C16B.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         5     0.753     R14C16B.Q0 to     R14C15A.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R14C15A.C1 to     R14C15A.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1     0.568     R14C15A.F1 to     R14C15B.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R14C15B.B0 to     R14C15B.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6     1.013     R14C15B.F0 to     R16C12C.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C12C.A0 to     R16C12C.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2     0.227     R16C12C.F0 to     R16C12D.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C12D.D1 to     R16C12D.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3     2.164     R16C12D.F1 to      R2C18C.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.C0 to      R2C18C.F0 SLICE_415
ROUTE         8     1.790      R2C18C.F0 to       R7C9A.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    8.068   (19.2% logic, 80.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to      R7C9A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[1]  (to ipClk_c +)
                   FF                        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[0]

   Delay:               7.851ns  (19.8% logic, 80.2% route), 6 logic levels.

 Constraint Details:

      7.851ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.923ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C16B.CLK to     R14C16B.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         4     0.803     R14C16B.Q1 to     R14C15A.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R14C15A.B1 to     R14C15A.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1     0.568     R14C15A.F1 to     R14C15B.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R14C15B.B0 to     R14C15B.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6     1.013     R14C15B.F0 to     R16C12C.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C12C.A0 to     R16C12C.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2     0.227     R16C12C.F0 to     R16C12D.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C12D.D1 to     R16C12D.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3     2.164     R16C12D.F1 to      R2C18C.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.C0 to      R2C18C.F0 SLICE_415
ROUTE         8     1.523      R2C18C.F0 to      R7C10C.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.851   (19.8% logic, 80.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to     R7C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[15]  (to ipClk_c +)
                   FF                        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[14]

   Delay:               7.851ns  (19.8% logic, 80.2% route), 6 logic levels.

 Constraint Details:

      7.851ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 11.923ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R14C16B.CLK to     R14C16B.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         4     0.803     R14C16B.Q1 to     R14C15A.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R14C15A.B1 to     R14C15A.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1     0.568     R14C15A.F1 to     R14C15B.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R14C15B.B0 to     R14C15B.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6     1.013     R14C15B.F0 to     R16C12C.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C12C.A0 to     R16C12C.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2     0.227     R16C12C.F0 to     R16C12D.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C12D.D1 to     R16C12D.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3     2.164     R16C12D.F1 to      R2C18C.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.C0 to      R2C18C.F0 SLICE_415
ROUTE         8     1.523      R2C18C.F0 to      R7C10A.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.851   (19.8% logic, 80.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to    R14C16B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     1.059       21.PADDI to     R7C10A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  116.374MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  116.374 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 105
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1545 paths, 1 nets, and 2669 connections (93.68% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon May 02 15:39:27 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            1545 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1545 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/opRxData[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Inst/SLICE_216 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Inst/SLICE_216 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C19C.CLK to     R11C19C.Q0 UART_Inst/SLICE_216 (from ipClk_c)
ROUTE         1     0.041     R11C19C.Q0 to     R11C19B.M0 UART_RxData[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R11C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R11C19B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.187ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[3]  (from ipClk_c +)
   Destination:    DP16KB     Port           UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.334ns  (35.9% logic, 64.1% route), 1 logic levels.

 Constraint Details:

      0.334ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.187ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C19B.CLK to     R11C19B.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148 (from ipClk_c)
ROUTE         1     0.214     R11C19B.Q1 to *R_R13C17.DIA3 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[3] (to ipClk_c)
                  --------
                    0.334   (35.9% logic, 64.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R11C19B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[6]  (from ipClk_c +)
   Destination:    DP16KB     Port           UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.354ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.207ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C20A.CLK to     R12C20A.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (from ipClk_c)
ROUTE         1     0.234     R12C20A.Q0 to *R_R13C17.DIA6 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[6] (to ipClk_c)
                  --------
                    0.354   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R12C20A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[5]  (from ipClk_c +)
   Destination:    DP16KB     Port           UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.354ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.207ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19C.CLK to     R12C19C.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from ipClk_c)
ROUTE         1     0.234     R12C19C.Q1 to *R_R13C17.DIA5 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[5] (to ipClk_c)
                  --------
                    0.354   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R12C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[4]  (from ipClk_c +)
   Destination:    DP16KB     Port           UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.354ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.207ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19C.CLK to     R12C19C.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149 (from ipClk_c)
ROUTE         1     0.234     R12C19C.Q0 to *R_R13C17.DIA4 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[4] (to ipClk_c)
                  --------
                    0.354   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R12C19C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[1]  (from ipClk_c +)
   Destination:    DP16KB     Port           UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.354ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_147 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.207ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_147 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19A.CLK to     R12C19A.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_147 (from ipClk_c)
ROUTE         1     0.234     R12C19A.Q1 to *R_R13C17.DIA1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[1] (to ipClk_c)
                  --------
                    0.354   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R12C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[7]  (from ipClk_c +)
   Destination:    DP16KB     Port           UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.354ns  (33.9% logic, 66.1% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.207ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C20A.CLK to     R12C20A.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150 (from ipClk_c)
ROUTE         1     0.234     R12C20A.Q1 to *R_R13C17.DIA7 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[7] (to ipClk_c)
                  --------
                    0.354   (33.9% logic, 66.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R12C20A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.210ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_wr_addr_cntr[0]  (from ipClk_c +)
   Destination:    DP16KB     Port           UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.341ns  (35.2% logic, 64.8% route), 1 logic levels.

 Constraint Details:

      0.341ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_30 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.210ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_30 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C17A.CLK to     R16C17A.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_30 (from ipClk_c)
ROUTE         4     0.221     R16C17A.Q1 to *R_R13C17.ADA3 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_wr_addr_cntr[0] (to ipClk_c)
                  --------
                    0.341   (35.2% logic, 64.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R16C17A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/full_reg  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/full_reg  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_127 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_127 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_127 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C13A.CLK to     R18C13A.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_127 (from ipClk_c)
ROUTE         2     0.057     R18C13A.Q0 to     R18C13A.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/full_reg
CTOF_DEL    ---     0.059     R18C13A.D0 to     R18C13A.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_127
ROUTE         1     0.000     R18C13A.F0 to    R18C13A.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_337_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R18C13A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R18C13A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/full  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/full  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_126 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_126 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_126 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C15B.CLK to     R19C15B.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_126 (from ipClk_c)
ROUTE         4     0.057     R19C15B.Q0 to     R19C15B.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/full
CTOF_DEL    ---     0.059     R19C15B.D0 to     R19C15B.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_126
ROUTE         1     0.000     R19C15B.F0 to    R19C15B.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/full_3_iv_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R19C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       105     0.300       21.PADDI to    R19C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 105
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1545 paths, 1 nets, and 2669 connections (93.68% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
