# UART-
implementation and simulation of UART protocol using Verilog HDL
The synthesis and simualtion was performed on Xilinx ISE 14.7
