Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun May  5 21:25:54 2024
| Host         : ysxAshore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs                                              1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           14          
PDRC-190   Warning           Suboptimally placed synchronized register chain                                                        12          
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-16  Warning           Large setup violation                                                                                  758         
TIMING-18  Warning           Missing input or output delay                                                                          15          
TIMING-20  Warning           Non-clocked latch                                                                                      849         
TIMING-24  Warning           Overridden Max delay datapath only                                                                     26          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint                                                   12          
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  3           
XDCB-5     Warning           Runtime inefficient way to find pin objects                                                            1           
LATCH-1    Advisory          Existing latches in the design                                                                         1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (138870)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (849)
5. checking no_input_delay (38)
6. checking no_output_delay (68)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (138870)
-----------------------------
 There are 817 register/latch pins with no clock driven by root clock pin: cpu_aresetn_2_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/FSM_sequential_cache_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/FSM_sequential_cache_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/FSM_sequential_cache_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/loadForward_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/missBuffer_retNum_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/missBuffer_retNum_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_offset_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_offset_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_op_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_tag_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/requestBuffer_uncache_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wdata_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wstrb_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wstrb_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wstrb_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/d_cache/writeBuffer_wstrb_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_asid_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_badv_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_cntc_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_crmd_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw0_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_dmw1_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_ecfg_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_eentry_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_era_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_estat_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_llbctl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdh_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_pgdl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_prmd_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_prmd_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_prmd_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save0_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save2_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_save3_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tcfg_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tid_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbehi_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo0_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbelo1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[0]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[1]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[2]_rep__1/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbidx_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tlbrentry_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/csr_tval_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/llbit_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_csr/timer_64_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[112]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[113]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[129]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[130]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[131]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[132]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[133]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[137]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[138]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[139]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[141]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[142]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[143]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[144]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[145]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[146]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[147]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[148]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[149]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[150]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[151]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[152]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[153]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[154]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[155]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[156]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[157]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[158]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[159]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[160]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[161]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[162]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[163]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[164]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[165]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[166]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[167]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[168]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[169]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[170]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[171]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[172]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[173]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[174]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[175]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[176]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[177]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[178]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[179]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[180]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[181]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[182]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[183]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[184]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[185]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[186]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[187]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[188]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[189]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[190]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[191]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[192]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[193]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[194]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[195]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[196]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[197]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[198]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[199]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[200]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[233]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[234]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[235]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[236]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[237]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[238]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[239]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[240]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[241]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[242]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[243]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[244]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[245]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[246]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[247]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[248]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[249]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[250]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[251]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[252]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[82]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[84]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[86]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[87]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[88]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[89]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[90]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[91]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[92]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[93]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_data_reg[94]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/exe_valid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_abs_q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_lzc_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_lzc_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_lzc_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_lzc_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_lzc_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/dividend_too_small_q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_abs_q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/divisor_lzc_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/fsm_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/fsm_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_minus_1_q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/iter_quot_q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/no_iter_needed_q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_int_div_radix_4_v1/rem_sign_q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[0][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[10][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[11][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[12][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[13][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[14][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[15][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[16][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[5][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[6][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[7][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[8][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_exe_stage/u_mul/SecStageBoothRes_reg[9][63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[65]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[66]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[67]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_data_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_id_stage/id_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_mid/u_if_stage/mem_to_if_bus_r_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_mid/u_if_stage/mem_to_if_bus_r_valid_reg/Q (HIGH)

 There are 849 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[147]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[155]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[156]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[157]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[158]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[159]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[160]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[162]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[163]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[164]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[165]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[166]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[176]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[177]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[178]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[179]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[180]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[181]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[182]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[183]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[184]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[185]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[186]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[187]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[188]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[189]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[190]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[191]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[192]/Q (HIGH)

 There are 848 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[193]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[194]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[195]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[226]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[227]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[258]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[259]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[260]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[261]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[262]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[263]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[264]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[265]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[266]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[267]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[268]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[269]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[270]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[271]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[272]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[273]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[274]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[275]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[276]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[277]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[278]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[279]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[280]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[281]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[282]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[283]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[284]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[285]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[286]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[287]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[288]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[289]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[290]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[291]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[292]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[293]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[294]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[295]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[296]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[297]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[298]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[299]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[300]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_data_reg[33]/Q (HIGH)

 There are 849 register/latch pins with no clock driven by root clock pin: cpu_mid/u_mem_stage/mem_valid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d0_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/d1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[0].tlb_e_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[10].tlb_e_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[11].tlb_e_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[12].tlb_e_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[13].tlb_e_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[14].tlb_e_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[15].tlb_e_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[16].tlb_e_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[17].tlb_e_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[18].tlb_e_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[19].tlb_e_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[1].tlb_e_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[20].tlb_e_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[21].tlb_e_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[22].tlb_e_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[23].tlb_e_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[24].tlb_e_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[25].tlb_e_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[26].tlb_e_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[27].tlb_e_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[28].tlb_e_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[29].tlb_e_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[2].tlb_e_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[30].tlb_e_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[31].tlb_e_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[4].tlb_e_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[5].tlb_e_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[6].tlb_e_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[7].tlb_e_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[8].tlb_e_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/genblk3[9].tlb_e_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv0_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/plv1_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[0][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[10][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[11][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[12][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[13][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[14][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[15][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[16][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[17][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[18][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[19][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[20][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[21][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[22][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[23][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[24][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[25][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[26][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[27][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[28][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[29][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[30][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[31][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[5][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[6][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[7][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[8][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_asid_reg[9][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_g_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_ps_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[0][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[10][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[11][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[12][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[13][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[14][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[15][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[16][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[17][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[18][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[19][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[20][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[21][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[22][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[23][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[24][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[25][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[26][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[27][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[28][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[29][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[30][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[31][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[5][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[6][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[7][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[8][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/tlb_vppn_reg[9][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v0_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_tlb/v1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[100]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[101]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[65]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[66]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[67]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[68]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[69]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[70]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[71]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[72]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[73]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[74]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[75]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[76]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[77]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[78]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[79]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[80]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[81]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[82]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[83]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[84]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[85]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[86]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[87]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[88]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[89]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[90]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[91]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[92]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[93]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[94]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[95]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[96]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[97]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[98]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_data_reg[99]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu_mid/u_wb_stage/wb_valid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_axi_2x1_mux/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_issue.active_target_hot_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/infor_flag_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/reg_num_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/reg_num_r_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/reg_num_r_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/reg_num_r_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_debug_top/u_trace_debug/reg_num_r_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (849)
--------------------------------------------------
 There are 849 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (68)
--------------------------------
 There are 68 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.275    -4089.050                   1086                67624        0.057        0.000                      0                67547        0.000        0.000                       0                 26626  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                          ------------         ----------      --------------
clk                                                                                                                                                            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_pll_33                                                                                                                                          {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0                                                                                                                                           {0.000 2.500}        5.000           200.000         
  clk_out2_clk_pll_33                                                                                                                                          {0.000 15.152}       30.303          33.000          
  clkfbout_clk_pll_33                                                                                                                                          {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                                                                                           {0.000 5.000}        10.000          100.000         
  freq_refclk                                                                                                                                                  {0.000 0.625}        1.250           800.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 1.250}        2.500           400.000         
      iserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {0.000 1.250}        2.500           400.000         
      iserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
  mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.000         
    oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv                                                                                                                                           {0.000 2.500}        5.000           200.000         
    oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_1                                                                                                                                         {0.000 2.500}        5.000           200.000         
    oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_2                                                                                                                                         {0.000 5.000}        10.000          100.000         
    oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_3                                                                                                                                         {0.000 5.000}        10.000          100.000         
  pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.000         
    clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.000         
  pll_clkfbout                                                                                                                                                 {0.000 5.000}        10.000          100.000         
  sync_pulse                                                                                                                                                   {1.094 3.594}        40.000          25.000          
mrxclk_0                                                                                                                                                       {0.000 20.000}       40.000          25.000          
mtxclk_0                                                                                                                                                       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                                                                                                              3.000        0.000                       0                     4  
  clk_out1_clk_pll_33                                                                                                                                              -13.275    -4082.829                   1083                15319        0.059        0.000                      0                15319        8.870        0.000                       0                  6524  
  clk_out1_clk_wiz_0                                                                                                                                                 2.527        0.000                      0                  126        0.148        0.000                      0                  126        0.264        0.000                       0                    64  
  clk_out2_clk_pll_33                                                                                                                                               12.723        0.000                      0                21739        0.072        0.000                      0                21739       14.022        0.000                       0                  8034  
  clkfbout_clk_pll_33                                                                                                                                                                                                                                                                                           18.408        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                             8.408        0.000                       0                     3  
  freq_refclk                                                                                                                                                                                                                                                                                                    0.001        0.000                       0                     8  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
      iserdes_clkdiv                                                                                                                                                 8.285        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk                                                                                                                                                    1.029        0.000                       0                    16  
      iserdes_clkdiv_1                                                                                                                                               8.297        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
  mem_refclk                                                                                                                                                         1.407        0.000                      0                    1        0.336        0.000                      0                    1        0.715        0.000                       0                     8  
    oserdes_clk                                                                                                                                                      1.190        0.000                      0                    4        0.408        0.000                      0                    4        1.026        0.000                       0                    12  
      oserdes_clkdiv                                                                                                                                                 3.863        0.000                      0                   36        0.087        0.000                      0                   36        0.000        0.000                       0                    11  
    oserdes_clk_1                                                                                                                                                    1.175        0.000                      0                    4        0.413        0.000                      0                    4        1.026        0.000                       0                    12  
      oserdes_clkdiv_1                                                                                                                                               3.852        0.000                      0                   36        0.091        0.000                      0                   36        0.000        0.000                       0                    11  
    oserdes_clk_2                                                                                                                                                                                                                                                                                                1.026        0.000                       0                    10  
      oserdes_clkdiv_2                                                                                                                                               8.858        0.000                      0                   36        0.089        0.000                      0                   36        2.850        0.000                       0                    10  
    oserdes_clk_3                                                                                                                                                                                                                                                                                                1.029        0.000                       0                    12  
      oserdes_clkdiv_3                                                                                                                                               8.872        0.000                      0                   48        0.083        0.000                      0                   48        2.850        0.000                       0                    13  
  pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
    clk_pll_i                                                                                                                                                        1.486        0.000                      0                27185        0.067        0.000                      0                27185        2.850        0.000                       0                 11160  
  pll_clkfbout                                                                                                                                                                                                                                                                                                   8.751        0.000                       0                     2  
  sync_pulse                                                                                                                                                                                                                                                                                                     1.428        0.000                       0                     8  
mrxclk_0                                                                                                                                                            35.137        0.000                      0                  965        0.090        0.000                      0                  965       19.500        0.000                       0                   376  
mtxclk_0                                                                                                                                                            35.392        0.000                      0                  644        0.107        0.000                      0                  644       19.500        0.000                       0                   288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i            clk_out1_clk_wiz_0        16.401        0.000                      0                    1                                                                        
sync_pulse           mem_refclk                 0.978        0.000                      0                    1        0.673        0.000                      0                    1  
oserdes_clk          oserdes_clkdiv             1.694        0.000                      0                   15        0.076        0.000                      0                   15  
oserdes_clk_1        oserdes_clkdiv_1           1.694        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_2        oserdes_clkdiv_2           1.694        0.000                      0                   10        0.095        0.000                      0                   10  
oserdes_clk_3        oserdes_clkdiv_3           1.694        0.000                      0                   13        0.095        0.000                      0                   13  
clk_out1_clk_wiz_0   clk_pll_i                 13.576        0.000                      0                   12        0.979        0.000                      0                   12  
clk_out2_clk_pll_33  clk_pll_i                 -2.088       -6.221                      3                   78        0.057        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_out1_clk_pll_33  clk_out1_clk_pll_33       18.250        0.000                      0                  111        0.229        0.000                      0                  111  
**async_default**    clk_out2_clk_pll_33  clk_out2_clk_pll_33       28.109        0.000                      0                  481        0.143        0.000                      0                  481  
**async_default**    clk_pll_i            clk_pll_i                  6.634        0.000                      0                  680        0.169        0.000                      0                  680  
**default**          clk_pll_i                                       2.096        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7   clk_pll_33/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll_33
  To Clock:  clk_out1_clk_pll_33

Setup :         1083  Failing Endpoints,  Worst Slack      -13.275ns,  Total Violation    -4082.829ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.275ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/i_cache/requestBuffer_tag_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        33.176ns  (logic 9.218ns (27.785%)  route 23.958ns (72.215%))
  Logic Levels:           62  (CARRY4=17 LUT3=2 LUT4=3 LUT5=4 LUT6=35 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns = ( 25.209 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.384     5.483    cpu_mid/u_exe_stage/clk_out1
    SLICE_X76Y131        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.433     5.916 r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q
                         net (fo=96, routed)          1.005     6.921    cpu_mid/u_exe_stage/exe_data_reg[238]_0[75]
    SLICE_X79Y129        LUT5 (Prop_lut5_I1_O)        0.105     7.026 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12/O
                         net (fo=1, routed)           0.000     7.026    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12_n_0
    SLICE_X79Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.358 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.358    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X79Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.456 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.456    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X79Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.554 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.554    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X79Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.652 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.652    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.750 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.750    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.848 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.848    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_0
    SLICE_X79Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.048 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12/O[2]
                         net (fo=1, routed)           0.785     8.833    cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12_n_5
    SLICE_X81Y133        LUT6 (Prop_lut6_I0_O)        0.253     9.086 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6/O
                         net (fo=1, routed)           0.636     9.722    cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I0_O)        0.105     9.827 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_2/O
                         net (fo=3, routed)           0.245    10.072    cpu_mid/u_exe_stage/exe_aluResult[25]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.105    10.177 r  cpu_mid/u_exe_stage/mem_data[154]_i_297/O
                         net (fo=32, routed)          0.976    11.153    cpu_mid/u_tlb/mem_data_reg[154]_i_70_0[13]
    SLICE_X90Y136        LUT6 (Prop_lut6_I4_O)        0.105    11.258 r  cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10/O
                         net (fo=1, routed)           0.000    11.258    cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10_n_0
    SLICE_X90Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.702 f  cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.077    12.779    cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.105    12.884 f  cpu_mid/u_tlb/mem_data[152]_i_23/O
                         net (fo=4, routed)           0.685    13.569    cpu_mid/u_tlb/mem_data[152]_i_23_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I1_O)        0.105    13.674 f  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=12, routed)          0.659    14.333    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.105    14.438 f  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=15, routed)          0.430    14.868    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X98Y127        LUT6 (Prop_lut6_I3_O)        0.105    14.973 f  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=27, routed)          0.804    15.777    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X100Y122       LUT3 (Prop_lut3_I1_O)        0.105    15.882 f  cpu_mid/u_tlb/mem_data[163]_i_29/O
                         net (fo=4, routed)           0.473    16.355    cpu_mid/u_tlb/mem_data[163]_i_29_n_0
    SLICE_X100Y119       LUT5 (Prop_lut5_I0_O)        0.105    16.460 r  cpu_mid/u_tlb/mem_data[163]_i_21/O
                         net (fo=1, routed)           0.935    17.394    cpu_mid/u_tlb/mem_data[163]_i_21_n_0
    SLICE_X99Y119        LUT6 (Prop_lut6_I1_O)        0.105    17.499 r  cpu_mid/u_tlb/mem_data[163]_i_14/O
                         net (fo=1, routed)           0.321    17.821    cpu_mid/u_tlb/mem_data[163]_i_14_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I3_O)        0.105    17.926 r  cpu_mid/u_tlb/mem_data[163]_i_7/O
                         net (fo=1, routed)           0.497    18.423    cpu_mid/u_tlb/mem_data[163]_i_7_n_0
    SLICE_X95Y118        LUT6 (Prop_lut6_I3_O)        0.105    18.528 r  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=8, routed)           0.774    19.302    cpu_mid/u_tlb/s1_v
    SLICE_X94Y118        LUT6 (Prop_lut6_I3_O)        0.105    19.407 f  cpu_mid/u_tlb/rf_rdata_r[31]_i_32/O
                         net (fo=1, routed)           0.524    19.930    cpu_mid/u_csr/rf_rdata_r[31]_i_15
    SLICE_X92Y118        LUT6 (Prop_lut6_I1_O)        0.105    20.035 f  cpu_mid/u_csr/rf_rdata_r[31]_i_25/O
                         net (fo=2, routed)           0.470    20.506    u_debug_top/u_trace_debug/rf_rdata_r[1]_i_3_0
    SLICE_X93Y117        LUT6 (Prop_lut6_I4_O)        0.105    20.611 r  u_debug_top/u_trace_debug/rf_rdata_r[31]_i_15/O
                         net (fo=32, routed)          0.695    21.306    cpu_mid/u_mem_stage/rf_rdata_r_reg[31]
    SLICE_X94Y115        LUT4 (Prop_lut4_I3_O)        0.105    21.411 r  cpu_mid/u_mem_stage/rf_rdata_r[3]_i_3/O
                         net (fo=1, routed)           0.455    21.865    cpu_mid/u_exe_stage/u_mul/rf_rdata_r_reg[3]
    SLICE_X95Y115        LUT6 (Prop_lut6_I5_O)        0.105    21.970 r  cpu_mid/u_exe_stage/u_mul/rf_rdata_r[3]_i_1/O
                         net (fo=6, routed)           0.439    22.410    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X95Y107        LUT4 (Prop_lut4_I1_O)        0.105    22.515 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.515    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    22.847 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.847    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.945 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.043 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.043    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.141 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.141    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.239 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.239    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.504 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.564    24.068    cpu_mid/u_id_stage/id_to_if_bus[22]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.250    24.318 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21/O
                         net (fo=1, routed)           0.000    24.318    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.632 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.632    cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    24.823 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_6/CO[2]
                         net (fo=3, routed)           0.685    25.507    cpu_mid/u_id_stage/br_taken0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.252    25.759 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_7/O
                         net (fo=2, routed)           0.124    25.884    cpu_mid/u_if_stage/requestBuffer_offset[2]_i_4__0_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.105    25.989 r  cpu_mid/u_if_stage/requestBuffer_index[7]_i_5/O
                         net (fo=62, routed)          0.484    26.472    cpu_mid/u_if_stage/requestBuffer_index[7]_i_5_n_0
    SLICE_X97Y114        LUT4 (Prop_lut4_I0_O)        0.105    26.577 f  cpu_mid/u_if_stage/if_pc[23]_i_5/O
                         net (fo=1, routed)           0.333    26.910    cpu_mid/u_if_stage/if_pc[23]_i_5_n_0
    SLICE_X99Y114        LUT5 (Prop_lut5_I4_O)        0.105    27.015 r  cpu_mid/u_if_stage/if_pc[23]_i_2/O
                         net (fo=1, routed)           0.000    27.015    cpu_mid/u_if_stage/if_pc[23]_i_2_n_0
    SLICE_X99Y114        MUXF7 (Prop_muxf7_I0_O)      0.178    27.193 r  cpu_mid/u_if_stage/if_pc_reg[23]_i_1/O
                         net (fo=34, routed)          1.509    28.703    cpu_mid/u_tlb/s0_vppn[10]
    SLICE_X106Y123       LUT6 (Prop_lut6_I1_O)        0.252    28.955 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_328/O
                         net (fo=1, routed)           0.000    28.955    cpu_mid/u_tlb/requestBuffer_tag[16]_i_328_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.395 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_291/CO[3]
                         net (fo=1, routed)           0.489    29.883    cpu_mid/u_tlb/match_item0_22
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    29.988 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_239/O
                         net (fo=3, routed)           0.477    30.465    cpu_mid/u_tlb/requestBuffer_tag[16]_i_239_n_0
    SLICE_X107Y121       LUT3 (Prop_lut3_I0_O)        0.105    30.570 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_252/O
                         net (fo=30, routed)          0.279    30.849    cpu_mid/u_tlb/requestBuffer_tag[16]_i_252_n_0
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    30.954 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_144/O
                         net (fo=1, routed)           0.595    31.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_144_n_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.105    31.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_138/O
                         net (fo=1, routed)           0.447    32.101    cpu_mid/u_tlb/requestBuffer_tag[8]_i_138_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I3_O)        0.105    32.206 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0/O
                         net (fo=1, routed)           0.343    32.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0_n_0
    SLICE_X115Y119       LUT6 (Prop_lut6_I3_O)        0.105    32.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0/O
                         net (fo=1, routed)           0.241    32.894    cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0_n_0
    SLICE_X114Y117       LUT6 (Prop_lut6_I3_O)        0.105    32.999 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0/O
                         net (fo=1, routed)           0.463    33.462    cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0_n_0
    SLICE_X114Y116       LUT6 (Prop_lut6_I3_O)        0.105    33.567 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0/O
                         net (fo=1, routed)           0.231    33.798    cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0_n_0
    SLICE_X114Y115       LUT6 (Prop_lut6_I3_O)        0.105    33.903 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0/O
                         net (fo=1, routed)           0.361    34.264    cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0_n_0
    SLICE_X114Y114       LUT6 (Prop_lut6_I3_O)        0.105    34.369 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0/O
                         net (fo=1, routed)           0.464    34.833    cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0_n_0
    SLICE_X115Y112       LUT6 (Prop_lut6_I3_O)        0.105    34.938 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0/O
                         net (fo=1, routed)           0.314    35.252    cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0_n_0
    SLICE_X115Y111       LUT6 (Prop_lut6_I3_O)        0.105    35.357 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0/O
                         net (fo=1, routed)           0.233    35.590    cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0_n_0
    SLICE_X114Y110       LUT6 (Prop_lut6_I3_O)        0.105    35.695 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_62/O
                         net (fo=1, routed)           0.516    36.211    cpu_mid/u_tlb/requestBuffer_tag[8]_i_62_n_0
    SLICE_X113Y110       LUT6 (Prop_lut6_I3_O)        0.105    36.316 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0/O
                         net (fo=1, routed)           0.634    36.950    cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.055 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0/O
                         net (fo=1, routed)           0.240    37.295    cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.400 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_5__0/O
                         net (fo=1, routed)           0.649    38.048    cpu_mid/u_tlb/s0_ps[3]
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.105    38.153 r  cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0/O
                         net (fo=9, routed)           0.400    38.554    cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0_n_0
    SLICE_X107Y104       LUT5 (Prop_lut5_I0_O)        0.105    38.659 r  cpu_mid/u_tlb/requestBuffer_tag[5]_i_1__0/O
                         net (fo=1, routed)           0.000    38.659    cpu_mid/i_cache/inst_sram_addr[17]
    SLICE_X107Y104       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.312    25.209    cpu_mid/i_cache/clk_out1
    SLICE_X107Y104       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[5]/C
                         clock pessimism              0.207    25.417    
                         clock uncertainty           -0.065    25.352    
    SLICE_X107Y104       FDRE (Setup_fdre_C_D)        0.032    25.384    cpu_mid/i_cache/requestBuffer_tag_reg[5]
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                         -38.659    
  -------------------------------------------------------------------
                         slack                                -13.275    

Slack (VIOLATED) :        -13.273ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/i_cache/requestBuffer_tag_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        33.174ns  (logic 9.218ns (27.787%)  route 23.956ns (72.213%))
  Logic Levels:           62  (CARRY4=17 LUT3=2 LUT4=3 LUT5=4 LUT6=35 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 25.210 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.384     5.483    cpu_mid/u_exe_stage/clk_out1
    SLICE_X76Y131        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.433     5.916 r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q
                         net (fo=96, routed)          1.005     6.921    cpu_mid/u_exe_stage/exe_data_reg[238]_0[75]
    SLICE_X79Y129        LUT5 (Prop_lut5_I1_O)        0.105     7.026 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12/O
                         net (fo=1, routed)           0.000     7.026    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12_n_0
    SLICE_X79Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.358 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.358    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X79Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.456 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.456    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X79Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.554 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.554    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X79Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.652 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.652    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.750 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.750    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.848 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.848    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_0
    SLICE_X79Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.048 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12/O[2]
                         net (fo=1, routed)           0.785     8.833    cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12_n_5
    SLICE_X81Y133        LUT6 (Prop_lut6_I0_O)        0.253     9.086 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6/O
                         net (fo=1, routed)           0.636     9.722    cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I0_O)        0.105     9.827 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_2/O
                         net (fo=3, routed)           0.245    10.072    cpu_mid/u_exe_stage/exe_aluResult[25]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.105    10.177 r  cpu_mid/u_exe_stage/mem_data[154]_i_297/O
                         net (fo=32, routed)          0.976    11.153    cpu_mid/u_tlb/mem_data_reg[154]_i_70_0[13]
    SLICE_X90Y136        LUT6 (Prop_lut6_I4_O)        0.105    11.258 r  cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10/O
                         net (fo=1, routed)           0.000    11.258    cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10_n_0
    SLICE_X90Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.702 f  cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.077    12.779    cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.105    12.884 f  cpu_mid/u_tlb/mem_data[152]_i_23/O
                         net (fo=4, routed)           0.685    13.569    cpu_mid/u_tlb/mem_data[152]_i_23_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I1_O)        0.105    13.674 f  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=12, routed)          0.659    14.333    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.105    14.438 f  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=15, routed)          0.430    14.868    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X98Y127        LUT6 (Prop_lut6_I3_O)        0.105    14.973 f  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=27, routed)          0.804    15.777    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X100Y122       LUT3 (Prop_lut3_I1_O)        0.105    15.882 f  cpu_mid/u_tlb/mem_data[163]_i_29/O
                         net (fo=4, routed)           0.473    16.355    cpu_mid/u_tlb/mem_data[163]_i_29_n_0
    SLICE_X100Y119       LUT5 (Prop_lut5_I0_O)        0.105    16.460 r  cpu_mid/u_tlb/mem_data[163]_i_21/O
                         net (fo=1, routed)           0.935    17.394    cpu_mid/u_tlb/mem_data[163]_i_21_n_0
    SLICE_X99Y119        LUT6 (Prop_lut6_I1_O)        0.105    17.499 r  cpu_mid/u_tlb/mem_data[163]_i_14/O
                         net (fo=1, routed)           0.321    17.821    cpu_mid/u_tlb/mem_data[163]_i_14_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I3_O)        0.105    17.926 r  cpu_mid/u_tlb/mem_data[163]_i_7/O
                         net (fo=1, routed)           0.497    18.423    cpu_mid/u_tlb/mem_data[163]_i_7_n_0
    SLICE_X95Y118        LUT6 (Prop_lut6_I3_O)        0.105    18.528 r  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=8, routed)           0.774    19.302    cpu_mid/u_tlb/s1_v
    SLICE_X94Y118        LUT6 (Prop_lut6_I3_O)        0.105    19.407 f  cpu_mid/u_tlb/rf_rdata_r[31]_i_32/O
                         net (fo=1, routed)           0.524    19.930    cpu_mid/u_csr/rf_rdata_r[31]_i_15
    SLICE_X92Y118        LUT6 (Prop_lut6_I1_O)        0.105    20.035 f  cpu_mid/u_csr/rf_rdata_r[31]_i_25/O
                         net (fo=2, routed)           0.470    20.506    u_debug_top/u_trace_debug/rf_rdata_r[1]_i_3_0
    SLICE_X93Y117        LUT6 (Prop_lut6_I4_O)        0.105    20.611 r  u_debug_top/u_trace_debug/rf_rdata_r[31]_i_15/O
                         net (fo=32, routed)          0.695    21.306    cpu_mid/u_mem_stage/rf_rdata_r_reg[31]
    SLICE_X94Y115        LUT4 (Prop_lut4_I3_O)        0.105    21.411 r  cpu_mid/u_mem_stage/rf_rdata_r[3]_i_3/O
                         net (fo=1, routed)           0.455    21.865    cpu_mid/u_exe_stage/u_mul/rf_rdata_r_reg[3]
    SLICE_X95Y115        LUT6 (Prop_lut6_I5_O)        0.105    21.970 r  cpu_mid/u_exe_stage/u_mul/rf_rdata_r[3]_i_1/O
                         net (fo=6, routed)           0.439    22.410    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X95Y107        LUT4 (Prop_lut4_I1_O)        0.105    22.515 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.515    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    22.847 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.847    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.945 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.043 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.043    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.141 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.141    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.239 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.239    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.504 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.564    24.068    cpu_mid/u_id_stage/id_to_if_bus[22]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.250    24.318 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21/O
                         net (fo=1, routed)           0.000    24.318    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.632 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.632    cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    24.823 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_6/CO[2]
                         net (fo=3, routed)           0.685    25.507    cpu_mid/u_id_stage/br_taken0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.252    25.759 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_7/O
                         net (fo=2, routed)           0.124    25.884    cpu_mid/u_if_stage/requestBuffer_offset[2]_i_4__0_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.105    25.989 r  cpu_mid/u_if_stage/requestBuffer_index[7]_i_5/O
                         net (fo=62, routed)          0.484    26.472    cpu_mid/u_if_stage/requestBuffer_index[7]_i_5_n_0
    SLICE_X97Y114        LUT4 (Prop_lut4_I0_O)        0.105    26.577 f  cpu_mid/u_if_stage/if_pc[23]_i_5/O
                         net (fo=1, routed)           0.333    26.910    cpu_mid/u_if_stage/if_pc[23]_i_5_n_0
    SLICE_X99Y114        LUT5 (Prop_lut5_I4_O)        0.105    27.015 r  cpu_mid/u_if_stage/if_pc[23]_i_2/O
                         net (fo=1, routed)           0.000    27.015    cpu_mid/u_if_stage/if_pc[23]_i_2_n_0
    SLICE_X99Y114        MUXF7 (Prop_muxf7_I0_O)      0.178    27.193 r  cpu_mid/u_if_stage/if_pc_reg[23]_i_1/O
                         net (fo=34, routed)          1.509    28.703    cpu_mid/u_tlb/s0_vppn[10]
    SLICE_X106Y123       LUT6 (Prop_lut6_I1_O)        0.252    28.955 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_328/O
                         net (fo=1, routed)           0.000    28.955    cpu_mid/u_tlb/requestBuffer_tag[16]_i_328_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.395 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_291/CO[3]
                         net (fo=1, routed)           0.489    29.883    cpu_mid/u_tlb/match_item0_22
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    29.988 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_239/O
                         net (fo=3, routed)           0.477    30.465    cpu_mid/u_tlb/requestBuffer_tag[16]_i_239_n_0
    SLICE_X107Y121       LUT3 (Prop_lut3_I0_O)        0.105    30.570 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_252/O
                         net (fo=30, routed)          0.279    30.849    cpu_mid/u_tlb/requestBuffer_tag[16]_i_252_n_0
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    30.954 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_144/O
                         net (fo=1, routed)           0.595    31.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_144_n_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.105    31.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_138/O
                         net (fo=1, routed)           0.447    32.101    cpu_mid/u_tlb/requestBuffer_tag[8]_i_138_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I3_O)        0.105    32.206 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0/O
                         net (fo=1, routed)           0.343    32.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0_n_0
    SLICE_X115Y119       LUT6 (Prop_lut6_I3_O)        0.105    32.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0/O
                         net (fo=1, routed)           0.241    32.894    cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0_n_0
    SLICE_X114Y117       LUT6 (Prop_lut6_I3_O)        0.105    32.999 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0/O
                         net (fo=1, routed)           0.463    33.462    cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0_n_0
    SLICE_X114Y116       LUT6 (Prop_lut6_I3_O)        0.105    33.567 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0/O
                         net (fo=1, routed)           0.231    33.798    cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0_n_0
    SLICE_X114Y115       LUT6 (Prop_lut6_I3_O)        0.105    33.903 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0/O
                         net (fo=1, routed)           0.361    34.264    cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0_n_0
    SLICE_X114Y114       LUT6 (Prop_lut6_I3_O)        0.105    34.369 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0/O
                         net (fo=1, routed)           0.464    34.833    cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0_n_0
    SLICE_X115Y112       LUT6 (Prop_lut6_I3_O)        0.105    34.938 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0/O
                         net (fo=1, routed)           0.314    35.252    cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0_n_0
    SLICE_X115Y111       LUT6 (Prop_lut6_I3_O)        0.105    35.357 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0/O
                         net (fo=1, routed)           0.233    35.590    cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0_n_0
    SLICE_X114Y110       LUT6 (Prop_lut6_I3_O)        0.105    35.695 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_62/O
                         net (fo=1, routed)           0.516    36.211    cpu_mid/u_tlb/requestBuffer_tag[8]_i_62_n_0
    SLICE_X113Y110       LUT6 (Prop_lut6_I3_O)        0.105    36.316 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0/O
                         net (fo=1, routed)           0.634    36.950    cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.055 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0/O
                         net (fo=1, routed)           0.240    37.295    cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.400 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_5__0/O
                         net (fo=1, routed)           0.649    38.048    cpu_mid/u_tlb/s0_ps[3]
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.105    38.153 r  cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0/O
                         net (fo=9, routed)           0.398    38.551    cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0_n_0
    SLICE_X110Y105       LUT5 (Prop_lut5_I0_O)        0.105    38.656 r  cpu_mid/u_tlb/requestBuffer_tag[6]_i_1__0/O
                         net (fo=1, routed)           0.000    38.656    cpu_mid/i_cache/inst_sram_addr[18]
    SLICE_X110Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.313    25.210    cpu_mid/i_cache/clk_out1
    SLICE_X110Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[6]/C
                         clock pessimism              0.207    25.418    
                         clock uncertainty           -0.065    25.353    
    SLICE_X110Y105       FDRE (Setup_fdre_C_D)        0.030    25.383    cpu_mid/i_cache/requestBuffer_tag_reg[6]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -38.656    
  -------------------------------------------------------------------
                         slack                                -13.273    

Slack (VIOLATED) :        -13.263ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/i_cache/requestBuffer_tag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        33.165ns  (logic 9.218ns (27.794%)  route 23.947ns (72.206%))
  Logic Levels:           62  (CARRY4=17 LUT3=2 LUT4=3 LUT5=4 LUT6=35 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 25.210 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.384     5.483    cpu_mid/u_exe_stage/clk_out1
    SLICE_X76Y131        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.433     5.916 r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q
                         net (fo=96, routed)          1.005     6.921    cpu_mid/u_exe_stage/exe_data_reg[238]_0[75]
    SLICE_X79Y129        LUT5 (Prop_lut5_I1_O)        0.105     7.026 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12/O
                         net (fo=1, routed)           0.000     7.026    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12_n_0
    SLICE_X79Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.358 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.358    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X79Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.456 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.456    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X79Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.554 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.554    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X79Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.652 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.652    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.750 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.750    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.848 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.848    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_0
    SLICE_X79Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.048 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12/O[2]
                         net (fo=1, routed)           0.785     8.833    cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12_n_5
    SLICE_X81Y133        LUT6 (Prop_lut6_I0_O)        0.253     9.086 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6/O
                         net (fo=1, routed)           0.636     9.722    cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I0_O)        0.105     9.827 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_2/O
                         net (fo=3, routed)           0.245    10.072    cpu_mid/u_exe_stage/exe_aluResult[25]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.105    10.177 r  cpu_mid/u_exe_stage/mem_data[154]_i_297/O
                         net (fo=32, routed)          0.976    11.153    cpu_mid/u_tlb/mem_data_reg[154]_i_70_0[13]
    SLICE_X90Y136        LUT6 (Prop_lut6_I4_O)        0.105    11.258 r  cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10/O
                         net (fo=1, routed)           0.000    11.258    cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10_n_0
    SLICE_X90Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.702 f  cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.077    12.779    cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.105    12.884 f  cpu_mid/u_tlb/mem_data[152]_i_23/O
                         net (fo=4, routed)           0.685    13.569    cpu_mid/u_tlb/mem_data[152]_i_23_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I1_O)        0.105    13.674 f  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=12, routed)          0.659    14.333    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.105    14.438 f  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=15, routed)          0.430    14.868    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X98Y127        LUT6 (Prop_lut6_I3_O)        0.105    14.973 f  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=27, routed)          0.804    15.777    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X100Y122       LUT3 (Prop_lut3_I1_O)        0.105    15.882 f  cpu_mid/u_tlb/mem_data[163]_i_29/O
                         net (fo=4, routed)           0.473    16.355    cpu_mid/u_tlb/mem_data[163]_i_29_n_0
    SLICE_X100Y119       LUT5 (Prop_lut5_I0_O)        0.105    16.460 r  cpu_mid/u_tlb/mem_data[163]_i_21/O
                         net (fo=1, routed)           0.935    17.394    cpu_mid/u_tlb/mem_data[163]_i_21_n_0
    SLICE_X99Y119        LUT6 (Prop_lut6_I1_O)        0.105    17.499 r  cpu_mid/u_tlb/mem_data[163]_i_14/O
                         net (fo=1, routed)           0.321    17.821    cpu_mid/u_tlb/mem_data[163]_i_14_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I3_O)        0.105    17.926 r  cpu_mid/u_tlb/mem_data[163]_i_7/O
                         net (fo=1, routed)           0.497    18.423    cpu_mid/u_tlb/mem_data[163]_i_7_n_0
    SLICE_X95Y118        LUT6 (Prop_lut6_I3_O)        0.105    18.528 r  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=8, routed)           0.774    19.302    cpu_mid/u_tlb/s1_v
    SLICE_X94Y118        LUT6 (Prop_lut6_I3_O)        0.105    19.407 f  cpu_mid/u_tlb/rf_rdata_r[31]_i_32/O
                         net (fo=1, routed)           0.524    19.930    cpu_mid/u_csr/rf_rdata_r[31]_i_15
    SLICE_X92Y118        LUT6 (Prop_lut6_I1_O)        0.105    20.035 f  cpu_mid/u_csr/rf_rdata_r[31]_i_25/O
                         net (fo=2, routed)           0.470    20.506    u_debug_top/u_trace_debug/rf_rdata_r[1]_i_3_0
    SLICE_X93Y117        LUT6 (Prop_lut6_I4_O)        0.105    20.611 r  u_debug_top/u_trace_debug/rf_rdata_r[31]_i_15/O
                         net (fo=32, routed)          0.695    21.306    cpu_mid/u_mem_stage/rf_rdata_r_reg[31]
    SLICE_X94Y115        LUT4 (Prop_lut4_I3_O)        0.105    21.411 r  cpu_mid/u_mem_stage/rf_rdata_r[3]_i_3/O
                         net (fo=1, routed)           0.455    21.865    cpu_mid/u_exe_stage/u_mul/rf_rdata_r_reg[3]
    SLICE_X95Y115        LUT6 (Prop_lut6_I5_O)        0.105    21.970 r  cpu_mid/u_exe_stage/u_mul/rf_rdata_r[3]_i_1/O
                         net (fo=6, routed)           0.439    22.410    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X95Y107        LUT4 (Prop_lut4_I1_O)        0.105    22.515 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.515    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    22.847 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.847    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.945 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.043 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.043    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.141 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.141    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.239 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.239    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.504 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.564    24.068    cpu_mid/u_id_stage/id_to_if_bus[22]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.250    24.318 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21/O
                         net (fo=1, routed)           0.000    24.318    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.632 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.632    cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    24.823 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_6/CO[2]
                         net (fo=3, routed)           0.685    25.507    cpu_mid/u_id_stage/br_taken0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.252    25.759 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_7/O
                         net (fo=2, routed)           0.124    25.884    cpu_mid/u_if_stage/requestBuffer_offset[2]_i_4__0_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.105    25.989 r  cpu_mid/u_if_stage/requestBuffer_index[7]_i_5/O
                         net (fo=62, routed)          0.484    26.472    cpu_mid/u_if_stage/requestBuffer_index[7]_i_5_n_0
    SLICE_X97Y114        LUT4 (Prop_lut4_I0_O)        0.105    26.577 f  cpu_mid/u_if_stage/if_pc[23]_i_5/O
                         net (fo=1, routed)           0.333    26.910    cpu_mid/u_if_stage/if_pc[23]_i_5_n_0
    SLICE_X99Y114        LUT5 (Prop_lut5_I4_O)        0.105    27.015 r  cpu_mid/u_if_stage/if_pc[23]_i_2/O
                         net (fo=1, routed)           0.000    27.015    cpu_mid/u_if_stage/if_pc[23]_i_2_n_0
    SLICE_X99Y114        MUXF7 (Prop_muxf7_I0_O)      0.178    27.193 r  cpu_mid/u_if_stage/if_pc_reg[23]_i_1/O
                         net (fo=34, routed)          1.509    28.703    cpu_mid/u_tlb/s0_vppn[10]
    SLICE_X106Y123       LUT6 (Prop_lut6_I1_O)        0.252    28.955 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_328/O
                         net (fo=1, routed)           0.000    28.955    cpu_mid/u_tlb/requestBuffer_tag[16]_i_328_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.395 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_291/CO[3]
                         net (fo=1, routed)           0.489    29.883    cpu_mid/u_tlb/match_item0_22
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    29.988 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_239/O
                         net (fo=3, routed)           0.477    30.465    cpu_mid/u_tlb/requestBuffer_tag[16]_i_239_n_0
    SLICE_X107Y121       LUT3 (Prop_lut3_I0_O)        0.105    30.570 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_252/O
                         net (fo=30, routed)          0.279    30.849    cpu_mid/u_tlb/requestBuffer_tag[16]_i_252_n_0
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    30.954 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_144/O
                         net (fo=1, routed)           0.595    31.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_144_n_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.105    31.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_138/O
                         net (fo=1, routed)           0.447    32.101    cpu_mid/u_tlb/requestBuffer_tag[8]_i_138_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I3_O)        0.105    32.206 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0/O
                         net (fo=1, routed)           0.343    32.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0_n_0
    SLICE_X115Y119       LUT6 (Prop_lut6_I3_O)        0.105    32.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0/O
                         net (fo=1, routed)           0.241    32.894    cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0_n_0
    SLICE_X114Y117       LUT6 (Prop_lut6_I3_O)        0.105    32.999 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0/O
                         net (fo=1, routed)           0.463    33.462    cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0_n_0
    SLICE_X114Y116       LUT6 (Prop_lut6_I3_O)        0.105    33.567 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0/O
                         net (fo=1, routed)           0.231    33.798    cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0_n_0
    SLICE_X114Y115       LUT6 (Prop_lut6_I3_O)        0.105    33.903 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0/O
                         net (fo=1, routed)           0.361    34.264    cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0_n_0
    SLICE_X114Y114       LUT6 (Prop_lut6_I3_O)        0.105    34.369 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0/O
                         net (fo=1, routed)           0.464    34.833    cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0_n_0
    SLICE_X115Y112       LUT6 (Prop_lut6_I3_O)        0.105    34.938 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0/O
                         net (fo=1, routed)           0.314    35.252    cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0_n_0
    SLICE_X115Y111       LUT6 (Prop_lut6_I3_O)        0.105    35.357 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0/O
                         net (fo=1, routed)           0.233    35.590    cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0_n_0
    SLICE_X114Y110       LUT6 (Prop_lut6_I3_O)        0.105    35.695 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_62/O
                         net (fo=1, routed)           0.516    36.211    cpu_mid/u_tlb/requestBuffer_tag[8]_i_62_n_0
    SLICE_X113Y110       LUT6 (Prop_lut6_I3_O)        0.105    36.316 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0/O
                         net (fo=1, routed)           0.634    36.950    cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.055 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0/O
                         net (fo=1, routed)           0.240    37.295    cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.400 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_5__0/O
                         net (fo=1, routed)           0.649    38.048    cpu_mid/u_tlb/s0_ps[3]
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.105    38.153 r  cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0/O
                         net (fo=9, routed)           0.390    38.543    cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0_n_0
    SLICE_X109Y105       LUT5 (Prop_lut5_I0_O)        0.105    38.648 r  cpu_mid/u_tlb/requestBuffer_tag[1]_i_1__0/O
                         net (fo=1, routed)           0.000    38.648    cpu_mid/i_cache/inst_sram_addr[13]
    SLICE_X109Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.313    25.210    cpu_mid/i_cache/clk_out1
    SLICE_X109Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[1]/C
                         clock pessimism              0.207    25.418    
                         clock uncertainty           -0.065    25.353    
    SLICE_X109Y105       FDRE (Setup_fdre_C_D)        0.032    25.385    cpu_mid/i_cache/requestBuffer_tag_reg[1]
  -------------------------------------------------------------------
                         required time                         25.385    
                         arrival time                         -38.648    
  -------------------------------------------------------------------
                         slack                                -13.263    

Slack (VIOLATED) :        -13.216ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/i_cache/requestBuffer_tag_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        33.164ns  (logic 9.218ns (27.795%)  route 23.946ns (72.205%))
  Logic Levels:           62  (CARRY4=17 LUT3=2 LUT4=3 LUT5=4 LUT6=35 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 25.212 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.384     5.483    cpu_mid/u_exe_stage/clk_out1
    SLICE_X76Y131        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.433     5.916 r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q
                         net (fo=96, routed)          1.005     6.921    cpu_mid/u_exe_stage/exe_data_reg[238]_0[75]
    SLICE_X79Y129        LUT5 (Prop_lut5_I1_O)        0.105     7.026 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12/O
                         net (fo=1, routed)           0.000     7.026    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12_n_0
    SLICE_X79Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.358 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.358    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X79Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.456 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.456    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X79Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.554 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.554    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X79Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.652 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.652    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.750 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.750    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.848 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.848    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_0
    SLICE_X79Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.048 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12/O[2]
                         net (fo=1, routed)           0.785     8.833    cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12_n_5
    SLICE_X81Y133        LUT6 (Prop_lut6_I0_O)        0.253     9.086 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6/O
                         net (fo=1, routed)           0.636     9.722    cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I0_O)        0.105     9.827 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_2/O
                         net (fo=3, routed)           0.245    10.072    cpu_mid/u_exe_stage/exe_aluResult[25]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.105    10.177 r  cpu_mid/u_exe_stage/mem_data[154]_i_297/O
                         net (fo=32, routed)          0.976    11.153    cpu_mid/u_tlb/mem_data_reg[154]_i_70_0[13]
    SLICE_X90Y136        LUT6 (Prop_lut6_I4_O)        0.105    11.258 r  cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10/O
                         net (fo=1, routed)           0.000    11.258    cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10_n_0
    SLICE_X90Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.702 f  cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.077    12.779    cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.105    12.884 f  cpu_mid/u_tlb/mem_data[152]_i_23/O
                         net (fo=4, routed)           0.685    13.569    cpu_mid/u_tlb/mem_data[152]_i_23_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I1_O)        0.105    13.674 f  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=12, routed)          0.659    14.333    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.105    14.438 f  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=15, routed)          0.430    14.868    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X98Y127        LUT6 (Prop_lut6_I3_O)        0.105    14.973 f  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=27, routed)          0.804    15.777    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X100Y122       LUT3 (Prop_lut3_I1_O)        0.105    15.882 f  cpu_mid/u_tlb/mem_data[163]_i_29/O
                         net (fo=4, routed)           0.473    16.355    cpu_mid/u_tlb/mem_data[163]_i_29_n_0
    SLICE_X100Y119       LUT5 (Prop_lut5_I0_O)        0.105    16.460 r  cpu_mid/u_tlb/mem_data[163]_i_21/O
                         net (fo=1, routed)           0.935    17.394    cpu_mid/u_tlb/mem_data[163]_i_21_n_0
    SLICE_X99Y119        LUT6 (Prop_lut6_I1_O)        0.105    17.499 r  cpu_mid/u_tlb/mem_data[163]_i_14/O
                         net (fo=1, routed)           0.321    17.821    cpu_mid/u_tlb/mem_data[163]_i_14_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I3_O)        0.105    17.926 r  cpu_mid/u_tlb/mem_data[163]_i_7/O
                         net (fo=1, routed)           0.497    18.423    cpu_mid/u_tlb/mem_data[163]_i_7_n_0
    SLICE_X95Y118        LUT6 (Prop_lut6_I3_O)        0.105    18.528 r  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=8, routed)           0.774    19.302    cpu_mid/u_tlb/s1_v
    SLICE_X94Y118        LUT6 (Prop_lut6_I3_O)        0.105    19.407 f  cpu_mid/u_tlb/rf_rdata_r[31]_i_32/O
                         net (fo=1, routed)           0.524    19.930    cpu_mid/u_csr/rf_rdata_r[31]_i_15
    SLICE_X92Y118        LUT6 (Prop_lut6_I1_O)        0.105    20.035 f  cpu_mid/u_csr/rf_rdata_r[31]_i_25/O
                         net (fo=2, routed)           0.470    20.506    u_debug_top/u_trace_debug/rf_rdata_r[1]_i_3_0
    SLICE_X93Y117        LUT6 (Prop_lut6_I4_O)        0.105    20.611 r  u_debug_top/u_trace_debug/rf_rdata_r[31]_i_15/O
                         net (fo=32, routed)          0.695    21.306    cpu_mid/u_mem_stage/rf_rdata_r_reg[31]
    SLICE_X94Y115        LUT4 (Prop_lut4_I3_O)        0.105    21.411 r  cpu_mid/u_mem_stage/rf_rdata_r[3]_i_3/O
                         net (fo=1, routed)           0.455    21.865    cpu_mid/u_exe_stage/u_mul/rf_rdata_r_reg[3]
    SLICE_X95Y115        LUT6 (Prop_lut6_I5_O)        0.105    21.970 r  cpu_mid/u_exe_stage/u_mul/rf_rdata_r[3]_i_1/O
                         net (fo=6, routed)           0.439    22.410    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X95Y107        LUT4 (Prop_lut4_I1_O)        0.105    22.515 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.515    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    22.847 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.847    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.945 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.043 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.043    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.141 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.141    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.239 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.239    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.504 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.564    24.068    cpu_mid/u_id_stage/id_to_if_bus[22]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.250    24.318 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21/O
                         net (fo=1, routed)           0.000    24.318    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.632 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.632    cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    24.823 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_6/CO[2]
                         net (fo=3, routed)           0.685    25.507    cpu_mid/u_id_stage/br_taken0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.252    25.759 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_7/O
                         net (fo=2, routed)           0.124    25.884    cpu_mid/u_if_stage/requestBuffer_offset[2]_i_4__0_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.105    25.989 r  cpu_mid/u_if_stage/requestBuffer_index[7]_i_5/O
                         net (fo=62, routed)          0.484    26.472    cpu_mid/u_if_stage/requestBuffer_index[7]_i_5_n_0
    SLICE_X97Y114        LUT4 (Prop_lut4_I0_O)        0.105    26.577 f  cpu_mid/u_if_stage/if_pc[23]_i_5/O
                         net (fo=1, routed)           0.333    26.910    cpu_mid/u_if_stage/if_pc[23]_i_5_n_0
    SLICE_X99Y114        LUT5 (Prop_lut5_I4_O)        0.105    27.015 r  cpu_mid/u_if_stage/if_pc[23]_i_2/O
                         net (fo=1, routed)           0.000    27.015    cpu_mid/u_if_stage/if_pc[23]_i_2_n_0
    SLICE_X99Y114        MUXF7 (Prop_muxf7_I0_O)      0.178    27.193 r  cpu_mid/u_if_stage/if_pc_reg[23]_i_1/O
                         net (fo=34, routed)          1.509    28.703    cpu_mid/u_tlb/s0_vppn[10]
    SLICE_X106Y123       LUT6 (Prop_lut6_I1_O)        0.252    28.955 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_328/O
                         net (fo=1, routed)           0.000    28.955    cpu_mid/u_tlb/requestBuffer_tag[16]_i_328_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.395 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_291/CO[3]
                         net (fo=1, routed)           0.489    29.883    cpu_mid/u_tlb/match_item0_22
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    29.988 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_239/O
                         net (fo=3, routed)           0.477    30.465    cpu_mid/u_tlb/requestBuffer_tag[16]_i_239_n_0
    SLICE_X107Y121       LUT3 (Prop_lut3_I0_O)        0.105    30.570 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_252/O
                         net (fo=30, routed)          0.279    30.849    cpu_mid/u_tlb/requestBuffer_tag[16]_i_252_n_0
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    30.954 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_144/O
                         net (fo=1, routed)           0.595    31.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_144_n_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.105    31.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_138/O
                         net (fo=1, routed)           0.447    32.101    cpu_mid/u_tlb/requestBuffer_tag[8]_i_138_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I3_O)        0.105    32.206 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0/O
                         net (fo=1, routed)           0.343    32.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0_n_0
    SLICE_X115Y119       LUT6 (Prop_lut6_I3_O)        0.105    32.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0/O
                         net (fo=1, routed)           0.241    32.894    cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0_n_0
    SLICE_X114Y117       LUT6 (Prop_lut6_I3_O)        0.105    32.999 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0/O
                         net (fo=1, routed)           0.463    33.462    cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0_n_0
    SLICE_X114Y116       LUT6 (Prop_lut6_I3_O)        0.105    33.567 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0/O
                         net (fo=1, routed)           0.231    33.798    cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0_n_0
    SLICE_X114Y115       LUT6 (Prop_lut6_I3_O)        0.105    33.903 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0/O
                         net (fo=1, routed)           0.361    34.264    cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0_n_0
    SLICE_X114Y114       LUT6 (Prop_lut6_I3_O)        0.105    34.369 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0/O
                         net (fo=1, routed)           0.464    34.833    cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0_n_0
    SLICE_X115Y112       LUT6 (Prop_lut6_I3_O)        0.105    34.938 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0/O
                         net (fo=1, routed)           0.314    35.252    cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0_n_0
    SLICE_X115Y111       LUT6 (Prop_lut6_I3_O)        0.105    35.357 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0/O
                         net (fo=1, routed)           0.233    35.590    cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0_n_0
    SLICE_X114Y110       LUT6 (Prop_lut6_I3_O)        0.105    35.695 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_62/O
                         net (fo=1, routed)           0.516    36.211    cpu_mid/u_tlb/requestBuffer_tag[8]_i_62_n_0
    SLICE_X113Y110       LUT6 (Prop_lut6_I3_O)        0.105    36.316 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0/O
                         net (fo=1, routed)           0.634    36.950    cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.055 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0/O
                         net (fo=1, routed)           0.240    37.295    cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.400 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_5__0/O
                         net (fo=1, routed)           0.649    38.048    cpu_mid/u_tlb/s0_ps[3]
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.105    38.153 r  cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0/O
                         net (fo=9, routed)           0.389    38.542    cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0_n_0
    SLICE_X112Y105       LUT5 (Prop_lut5_I0_O)        0.105    38.647 r  cpu_mid/u_tlb/requestBuffer_tag[7]_i_1__0/O
                         net (fo=1, routed)           0.000    38.647    cpu_mid/i_cache/inst_sram_addr[19]
    SLICE_X112Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.315    25.212    cpu_mid/i_cache/clk_out1
    SLICE_X112Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[7]/C
                         clock pessimism              0.207    25.420    
                         clock uncertainty           -0.065    25.355    
    SLICE_X112Y105       FDRE (Setup_fdre_C_D)        0.076    25.431    cpu_mid/i_cache/requestBuffer_tag_reg[7]
  -------------------------------------------------------------------
                         required time                         25.431    
                         arrival time                         -38.647    
  -------------------------------------------------------------------
                         slack                                -13.216    

Slack (VIOLATED) :        -13.158ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/i_cache/requestBuffer_tag_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        33.058ns  (logic 9.218ns (27.884%)  route 23.840ns (72.116%))
  Logic Levels:           62  (CARRY4=17 LUT3=2 LUT4=3 LUT5=4 LUT6=35 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 25.210 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.384     5.483    cpu_mid/u_exe_stage/clk_out1
    SLICE_X76Y131        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.433     5.916 r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q
                         net (fo=96, routed)          1.005     6.921    cpu_mid/u_exe_stage/exe_data_reg[238]_0[75]
    SLICE_X79Y129        LUT5 (Prop_lut5_I1_O)        0.105     7.026 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12/O
                         net (fo=1, routed)           0.000     7.026    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12_n_0
    SLICE_X79Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.358 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.358    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X79Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.456 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.456    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X79Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.554 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.554    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X79Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.652 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.652    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.750 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.750    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.848 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.848    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_0
    SLICE_X79Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.048 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12/O[2]
                         net (fo=1, routed)           0.785     8.833    cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12_n_5
    SLICE_X81Y133        LUT6 (Prop_lut6_I0_O)        0.253     9.086 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6/O
                         net (fo=1, routed)           0.636     9.722    cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I0_O)        0.105     9.827 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_2/O
                         net (fo=3, routed)           0.245    10.072    cpu_mid/u_exe_stage/exe_aluResult[25]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.105    10.177 r  cpu_mid/u_exe_stage/mem_data[154]_i_297/O
                         net (fo=32, routed)          0.976    11.153    cpu_mid/u_tlb/mem_data_reg[154]_i_70_0[13]
    SLICE_X90Y136        LUT6 (Prop_lut6_I4_O)        0.105    11.258 r  cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10/O
                         net (fo=1, routed)           0.000    11.258    cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10_n_0
    SLICE_X90Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.702 f  cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.077    12.779    cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.105    12.884 f  cpu_mid/u_tlb/mem_data[152]_i_23/O
                         net (fo=4, routed)           0.685    13.569    cpu_mid/u_tlb/mem_data[152]_i_23_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I1_O)        0.105    13.674 f  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=12, routed)          0.659    14.333    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.105    14.438 f  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=15, routed)          0.430    14.868    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X98Y127        LUT6 (Prop_lut6_I3_O)        0.105    14.973 f  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=27, routed)          0.804    15.777    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X100Y122       LUT3 (Prop_lut3_I1_O)        0.105    15.882 f  cpu_mid/u_tlb/mem_data[163]_i_29/O
                         net (fo=4, routed)           0.473    16.355    cpu_mid/u_tlb/mem_data[163]_i_29_n_0
    SLICE_X100Y119       LUT5 (Prop_lut5_I0_O)        0.105    16.460 r  cpu_mid/u_tlb/mem_data[163]_i_21/O
                         net (fo=1, routed)           0.935    17.394    cpu_mid/u_tlb/mem_data[163]_i_21_n_0
    SLICE_X99Y119        LUT6 (Prop_lut6_I1_O)        0.105    17.499 r  cpu_mid/u_tlb/mem_data[163]_i_14/O
                         net (fo=1, routed)           0.321    17.821    cpu_mid/u_tlb/mem_data[163]_i_14_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I3_O)        0.105    17.926 r  cpu_mid/u_tlb/mem_data[163]_i_7/O
                         net (fo=1, routed)           0.497    18.423    cpu_mid/u_tlb/mem_data[163]_i_7_n_0
    SLICE_X95Y118        LUT6 (Prop_lut6_I3_O)        0.105    18.528 r  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=8, routed)           0.774    19.302    cpu_mid/u_tlb/s1_v
    SLICE_X94Y118        LUT6 (Prop_lut6_I3_O)        0.105    19.407 f  cpu_mid/u_tlb/rf_rdata_r[31]_i_32/O
                         net (fo=1, routed)           0.524    19.930    cpu_mid/u_csr/rf_rdata_r[31]_i_15
    SLICE_X92Y118        LUT6 (Prop_lut6_I1_O)        0.105    20.035 f  cpu_mid/u_csr/rf_rdata_r[31]_i_25/O
                         net (fo=2, routed)           0.470    20.506    u_debug_top/u_trace_debug/rf_rdata_r[1]_i_3_0
    SLICE_X93Y117        LUT6 (Prop_lut6_I4_O)        0.105    20.611 r  u_debug_top/u_trace_debug/rf_rdata_r[31]_i_15/O
                         net (fo=32, routed)          0.695    21.306    cpu_mid/u_mem_stage/rf_rdata_r_reg[31]
    SLICE_X94Y115        LUT4 (Prop_lut4_I3_O)        0.105    21.411 r  cpu_mid/u_mem_stage/rf_rdata_r[3]_i_3/O
                         net (fo=1, routed)           0.455    21.865    cpu_mid/u_exe_stage/u_mul/rf_rdata_r_reg[3]
    SLICE_X95Y115        LUT6 (Prop_lut6_I5_O)        0.105    21.970 r  cpu_mid/u_exe_stage/u_mul/rf_rdata_r[3]_i_1/O
                         net (fo=6, routed)           0.439    22.410    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X95Y107        LUT4 (Prop_lut4_I1_O)        0.105    22.515 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.515    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    22.847 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.847    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.945 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.043 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.043    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.141 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.141    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.239 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.239    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.504 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.564    24.068    cpu_mid/u_id_stage/id_to_if_bus[22]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.250    24.318 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21/O
                         net (fo=1, routed)           0.000    24.318    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.632 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.632    cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    24.823 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_6/CO[2]
                         net (fo=3, routed)           0.685    25.507    cpu_mid/u_id_stage/br_taken0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.252    25.759 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_7/O
                         net (fo=2, routed)           0.124    25.884    cpu_mid/u_if_stage/requestBuffer_offset[2]_i_4__0_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.105    25.989 r  cpu_mid/u_if_stage/requestBuffer_index[7]_i_5/O
                         net (fo=62, routed)          0.484    26.472    cpu_mid/u_if_stage/requestBuffer_index[7]_i_5_n_0
    SLICE_X97Y114        LUT4 (Prop_lut4_I0_O)        0.105    26.577 f  cpu_mid/u_if_stage/if_pc[23]_i_5/O
                         net (fo=1, routed)           0.333    26.910    cpu_mid/u_if_stage/if_pc[23]_i_5_n_0
    SLICE_X99Y114        LUT5 (Prop_lut5_I4_O)        0.105    27.015 r  cpu_mid/u_if_stage/if_pc[23]_i_2/O
                         net (fo=1, routed)           0.000    27.015    cpu_mid/u_if_stage/if_pc[23]_i_2_n_0
    SLICE_X99Y114        MUXF7 (Prop_muxf7_I0_O)      0.178    27.193 r  cpu_mid/u_if_stage/if_pc_reg[23]_i_1/O
                         net (fo=34, routed)          1.509    28.703    cpu_mid/u_tlb/s0_vppn[10]
    SLICE_X106Y123       LUT6 (Prop_lut6_I1_O)        0.252    28.955 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_328/O
                         net (fo=1, routed)           0.000    28.955    cpu_mid/u_tlb/requestBuffer_tag[16]_i_328_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.395 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_291/CO[3]
                         net (fo=1, routed)           0.489    29.883    cpu_mid/u_tlb/match_item0_22
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    29.988 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_239/O
                         net (fo=3, routed)           0.477    30.465    cpu_mid/u_tlb/requestBuffer_tag[16]_i_239_n_0
    SLICE_X107Y121       LUT3 (Prop_lut3_I0_O)        0.105    30.570 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_252/O
                         net (fo=30, routed)          0.279    30.849    cpu_mid/u_tlb/requestBuffer_tag[16]_i_252_n_0
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    30.954 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_144/O
                         net (fo=1, routed)           0.595    31.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_144_n_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.105    31.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_138/O
                         net (fo=1, routed)           0.447    32.101    cpu_mid/u_tlb/requestBuffer_tag[8]_i_138_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I3_O)        0.105    32.206 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0/O
                         net (fo=1, routed)           0.343    32.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0_n_0
    SLICE_X115Y119       LUT6 (Prop_lut6_I3_O)        0.105    32.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0/O
                         net (fo=1, routed)           0.241    32.894    cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0_n_0
    SLICE_X114Y117       LUT6 (Prop_lut6_I3_O)        0.105    32.999 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0/O
                         net (fo=1, routed)           0.463    33.462    cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0_n_0
    SLICE_X114Y116       LUT6 (Prop_lut6_I3_O)        0.105    33.567 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0/O
                         net (fo=1, routed)           0.231    33.798    cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0_n_0
    SLICE_X114Y115       LUT6 (Prop_lut6_I3_O)        0.105    33.903 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0/O
                         net (fo=1, routed)           0.361    34.264    cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0_n_0
    SLICE_X114Y114       LUT6 (Prop_lut6_I3_O)        0.105    34.369 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0/O
                         net (fo=1, routed)           0.464    34.833    cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0_n_0
    SLICE_X115Y112       LUT6 (Prop_lut6_I3_O)        0.105    34.938 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0/O
                         net (fo=1, routed)           0.314    35.252    cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0_n_0
    SLICE_X115Y111       LUT6 (Prop_lut6_I3_O)        0.105    35.357 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0/O
                         net (fo=1, routed)           0.233    35.590    cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0_n_0
    SLICE_X114Y110       LUT6 (Prop_lut6_I3_O)        0.105    35.695 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_62/O
                         net (fo=1, routed)           0.516    36.211    cpu_mid/u_tlb/requestBuffer_tag[8]_i_62_n_0
    SLICE_X113Y110       LUT6 (Prop_lut6_I3_O)        0.105    36.316 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0/O
                         net (fo=1, routed)           0.634    36.950    cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.055 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0/O
                         net (fo=1, routed)           0.240    37.295    cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.400 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_5__0/O
                         net (fo=1, routed)           0.649    38.048    cpu_mid/u_tlb/s0_ps[3]
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.105    38.153 r  cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0/O
                         net (fo=9, routed)           0.282    38.436    cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0_n_0
    SLICE_X111Y104       LUT5 (Prop_lut5_I0_O)        0.105    38.541 r  cpu_mid/u_tlb/requestBuffer_tag[8]_i_1__0/O
                         net (fo=1, routed)           0.000    38.541    cpu_mid/i_cache/inst_sram_addr[20]
    SLICE_X111Y104       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.313    25.210    cpu_mid/i_cache/clk_out1
    SLICE_X111Y104       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[8]/C
                         clock pessimism              0.207    25.418    
                         clock uncertainty           -0.065    25.353    
    SLICE_X111Y104       FDRE (Setup_fdre_C_D)        0.030    25.383    cpu_mid/i_cache/requestBuffer_tag_reg[8]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -38.541    
  -------------------------------------------------------------------
                         slack                                -13.158    

Slack (VIOLATED) :        -13.155ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/i_cache/requestBuffer_tag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        33.057ns  (logic 9.218ns (27.885%)  route 23.839ns (72.115%))
  Logic Levels:           62  (CARRY4=17 LUT3=2 LUT4=3 LUT5=4 LUT6=35 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 25.210 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.384     5.483    cpu_mid/u_exe_stage/clk_out1
    SLICE_X76Y131        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.433     5.916 r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q
                         net (fo=96, routed)          1.005     6.921    cpu_mid/u_exe_stage/exe_data_reg[238]_0[75]
    SLICE_X79Y129        LUT5 (Prop_lut5_I1_O)        0.105     7.026 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12/O
                         net (fo=1, routed)           0.000     7.026    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12_n_0
    SLICE_X79Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.358 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.358    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X79Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.456 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.456    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X79Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.554 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.554    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X79Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.652 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.652    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.750 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.750    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.848 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.848    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_0
    SLICE_X79Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.048 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12/O[2]
                         net (fo=1, routed)           0.785     8.833    cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12_n_5
    SLICE_X81Y133        LUT6 (Prop_lut6_I0_O)        0.253     9.086 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6/O
                         net (fo=1, routed)           0.636     9.722    cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I0_O)        0.105     9.827 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_2/O
                         net (fo=3, routed)           0.245    10.072    cpu_mid/u_exe_stage/exe_aluResult[25]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.105    10.177 r  cpu_mid/u_exe_stage/mem_data[154]_i_297/O
                         net (fo=32, routed)          0.976    11.153    cpu_mid/u_tlb/mem_data_reg[154]_i_70_0[13]
    SLICE_X90Y136        LUT6 (Prop_lut6_I4_O)        0.105    11.258 r  cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10/O
                         net (fo=1, routed)           0.000    11.258    cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10_n_0
    SLICE_X90Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.702 f  cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.077    12.779    cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.105    12.884 f  cpu_mid/u_tlb/mem_data[152]_i_23/O
                         net (fo=4, routed)           0.685    13.569    cpu_mid/u_tlb/mem_data[152]_i_23_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I1_O)        0.105    13.674 f  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=12, routed)          0.659    14.333    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.105    14.438 f  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=15, routed)          0.430    14.868    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X98Y127        LUT6 (Prop_lut6_I3_O)        0.105    14.973 f  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=27, routed)          0.804    15.777    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X100Y122       LUT3 (Prop_lut3_I1_O)        0.105    15.882 f  cpu_mid/u_tlb/mem_data[163]_i_29/O
                         net (fo=4, routed)           0.473    16.355    cpu_mid/u_tlb/mem_data[163]_i_29_n_0
    SLICE_X100Y119       LUT5 (Prop_lut5_I0_O)        0.105    16.460 r  cpu_mid/u_tlb/mem_data[163]_i_21/O
                         net (fo=1, routed)           0.935    17.394    cpu_mid/u_tlb/mem_data[163]_i_21_n_0
    SLICE_X99Y119        LUT6 (Prop_lut6_I1_O)        0.105    17.499 r  cpu_mid/u_tlb/mem_data[163]_i_14/O
                         net (fo=1, routed)           0.321    17.821    cpu_mid/u_tlb/mem_data[163]_i_14_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I3_O)        0.105    17.926 r  cpu_mid/u_tlb/mem_data[163]_i_7/O
                         net (fo=1, routed)           0.497    18.423    cpu_mid/u_tlb/mem_data[163]_i_7_n_0
    SLICE_X95Y118        LUT6 (Prop_lut6_I3_O)        0.105    18.528 r  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=8, routed)           0.774    19.302    cpu_mid/u_tlb/s1_v
    SLICE_X94Y118        LUT6 (Prop_lut6_I3_O)        0.105    19.407 f  cpu_mid/u_tlb/rf_rdata_r[31]_i_32/O
                         net (fo=1, routed)           0.524    19.930    cpu_mid/u_csr/rf_rdata_r[31]_i_15
    SLICE_X92Y118        LUT6 (Prop_lut6_I1_O)        0.105    20.035 f  cpu_mid/u_csr/rf_rdata_r[31]_i_25/O
                         net (fo=2, routed)           0.470    20.506    u_debug_top/u_trace_debug/rf_rdata_r[1]_i_3_0
    SLICE_X93Y117        LUT6 (Prop_lut6_I4_O)        0.105    20.611 r  u_debug_top/u_trace_debug/rf_rdata_r[31]_i_15/O
                         net (fo=32, routed)          0.695    21.306    cpu_mid/u_mem_stage/rf_rdata_r_reg[31]
    SLICE_X94Y115        LUT4 (Prop_lut4_I3_O)        0.105    21.411 r  cpu_mid/u_mem_stage/rf_rdata_r[3]_i_3/O
                         net (fo=1, routed)           0.455    21.865    cpu_mid/u_exe_stage/u_mul/rf_rdata_r_reg[3]
    SLICE_X95Y115        LUT6 (Prop_lut6_I5_O)        0.105    21.970 r  cpu_mid/u_exe_stage/u_mul/rf_rdata_r[3]_i_1/O
                         net (fo=6, routed)           0.439    22.410    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X95Y107        LUT4 (Prop_lut4_I1_O)        0.105    22.515 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.515    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    22.847 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.847    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.945 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.043 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.043    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.141 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.141    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.239 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.239    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.504 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.564    24.068    cpu_mid/u_id_stage/id_to_if_bus[22]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.250    24.318 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21/O
                         net (fo=1, routed)           0.000    24.318    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.632 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.632    cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    24.823 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_6/CO[2]
                         net (fo=3, routed)           0.685    25.507    cpu_mid/u_id_stage/br_taken0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.252    25.759 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_7/O
                         net (fo=2, routed)           0.124    25.884    cpu_mid/u_if_stage/requestBuffer_offset[2]_i_4__0_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.105    25.989 r  cpu_mid/u_if_stage/requestBuffer_index[7]_i_5/O
                         net (fo=62, routed)          0.484    26.472    cpu_mid/u_if_stage/requestBuffer_index[7]_i_5_n_0
    SLICE_X97Y114        LUT4 (Prop_lut4_I0_O)        0.105    26.577 f  cpu_mid/u_if_stage/if_pc[23]_i_5/O
                         net (fo=1, routed)           0.333    26.910    cpu_mid/u_if_stage/if_pc[23]_i_5_n_0
    SLICE_X99Y114        LUT5 (Prop_lut5_I4_O)        0.105    27.015 r  cpu_mid/u_if_stage/if_pc[23]_i_2/O
                         net (fo=1, routed)           0.000    27.015    cpu_mid/u_if_stage/if_pc[23]_i_2_n_0
    SLICE_X99Y114        MUXF7 (Prop_muxf7_I0_O)      0.178    27.193 r  cpu_mid/u_if_stage/if_pc_reg[23]_i_1/O
                         net (fo=34, routed)          1.509    28.703    cpu_mid/u_tlb/s0_vppn[10]
    SLICE_X106Y123       LUT6 (Prop_lut6_I1_O)        0.252    28.955 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_328/O
                         net (fo=1, routed)           0.000    28.955    cpu_mid/u_tlb/requestBuffer_tag[16]_i_328_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.395 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_291/CO[3]
                         net (fo=1, routed)           0.489    29.883    cpu_mid/u_tlb/match_item0_22
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    29.988 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_239/O
                         net (fo=3, routed)           0.477    30.465    cpu_mid/u_tlb/requestBuffer_tag[16]_i_239_n_0
    SLICE_X107Y121       LUT3 (Prop_lut3_I0_O)        0.105    30.570 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_252/O
                         net (fo=30, routed)          0.279    30.849    cpu_mid/u_tlb/requestBuffer_tag[16]_i_252_n_0
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    30.954 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_144/O
                         net (fo=1, routed)           0.595    31.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_144_n_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.105    31.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_138/O
                         net (fo=1, routed)           0.447    32.101    cpu_mid/u_tlb/requestBuffer_tag[8]_i_138_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I3_O)        0.105    32.206 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0/O
                         net (fo=1, routed)           0.343    32.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0_n_0
    SLICE_X115Y119       LUT6 (Prop_lut6_I3_O)        0.105    32.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0/O
                         net (fo=1, routed)           0.241    32.894    cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0_n_0
    SLICE_X114Y117       LUT6 (Prop_lut6_I3_O)        0.105    32.999 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0/O
                         net (fo=1, routed)           0.463    33.462    cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0_n_0
    SLICE_X114Y116       LUT6 (Prop_lut6_I3_O)        0.105    33.567 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0/O
                         net (fo=1, routed)           0.231    33.798    cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0_n_0
    SLICE_X114Y115       LUT6 (Prop_lut6_I3_O)        0.105    33.903 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0/O
                         net (fo=1, routed)           0.361    34.264    cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0_n_0
    SLICE_X114Y114       LUT6 (Prop_lut6_I3_O)        0.105    34.369 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0/O
                         net (fo=1, routed)           0.464    34.833    cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0_n_0
    SLICE_X115Y112       LUT6 (Prop_lut6_I3_O)        0.105    34.938 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0/O
                         net (fo=1, routed)           0.314    35.252    cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0_n_0
    SLICE_X115Y111       LUT6 (Prop_lut6_I3_O)        0.105    35.357 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0/O
                         net (fo=1, routed)           0.233    35.590    cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0_n_0
    SLICE_X114Y110       LUT6 (Prop_lut6_I3_O)        0.105    35.695 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_62/O
                         net (fo=1, routed)           0.516    36.211    cpu_mid/u_tlb/requestBuffer_tag[8]_i_62_n_0
    SLICE_X113Y110       LUT6 (Prop_lut6_I3_O)        0.105    36.316 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0/O
                         net (fo=1, routed)           0.634    36.950    cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.055 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0/O
                         net (fo=1, routed)           0.240    37.295    cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.400 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_5__0/O
                         net (fo=1, routed)           0.649    38.048    cpu_mid/u_tlb/s0_ps[3]
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.105    38.153 r  cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0/O
                         net (fo=9, routed)           0.281    38.435    cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0_n_0
    SLICE_X109Y105       LUT5 (Prop_lut5_I0_O)        0.105    38.540 r  cpu_mid/u_tlb/requestBuffer_tag[2]_i_1__0/O
                         net (fo=1, routed)           0.000    38.540    cpu_mid/i_cache/inst_sram_addr[14]
    SLICE_X109Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.313    25.210    cpu_mid/i_cache/clk_out1
    SLICE_X109Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[2]/C
                         clock pessimism              0.207    25.418    
                         clock uncertainty           -0.065    25.353    
    SLICE_X109Y105       FDRE (Setup_fdre_C_D)        0.032    25.385    cpu_mid/i_cache/requestBuffer_tag_reg[2]
  -------------------------------------------------------------------
                         required time                         25.385    
                         arrival time                         -38.540    
  -------------------------------------------------------------------
                         slack                                -13.155    

Slack (VIOLATED) :        -13.130ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/i_cache/requestBuffer_tag_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        33.072ns  (logic 9.218ns (27.872%)  route 23.854ns (72.128%))
  Logic Levels:           62  (CARRY4=17 LUT3=2 LUT4=3 LUT5=4 LUT6=35 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 25.210 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.384     5.483    cpu_mid/u_exe_stage/clk_out1
    SLICE_X76Y131        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.433     5.916 r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q
                         net (fo=96, routed)          1.005     6.921    cpu_mid/u_exe_stage/exe_data_reg[238]_0[75]
    SLICE_X79Y129        LUT5 (Prop_lut5_I1_O)        0.105     7.026 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12/O
                         net (fo=1, routed)           0.000     7.026    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12_n_0
    SLICE_X79Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.358 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.358    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X79Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.456 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.456    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X79Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.554 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.554    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X79Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.652 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.652    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.750 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.750    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.848 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.848    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_0
    SLICE_X79Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.048 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12/O[2]
                         net (fo=1, routed)           0.785     8.833    cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12_n_5
    SLICE_X81Y133        LUT6 (Prop_lut6_I0_O)        0.253     9.086 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6/O
                         net (fo=1, routed)           0.636     9.722    cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I0_O)        0.105     9.827 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_2/O
                         net (fo=3, routed)           0.245    10.072    cpu_mid/u_exe_stage/exe_aluResult[25]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.105    10.177 r  cpu_mid/u_exe_stage/mem_data[154]_i_297/O
                         net (fo=32, routed)          0.976    11.153    cpu_mid/u_tlb/mem_data_reg[154]_i_70_0[13]
    SLICE_X90Y136        LUT6 (Prop_lut6_I4_O)        0.105    11.258 r  cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10/O
                         net (fo=1, routed)           0.000    11.258    cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10_n_0
    SLICE_X90Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.702 f  cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.077    12.779    cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.105    12.884 f  cpu_mid/u_tlb/mem_data[152]_i_23/O
                         net (fo=4, routed)           0.685    13.569    cpu_mid/u_tlb/mem_data[152]_i_23_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I1_O)        0.105    13.674 f  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=12, routed)          0.659    14.333    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.105    14.438 f  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=15, routed)          0.430    14.868    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X98Y127        LUT6 (Prop_lut6_I3_O)        0.105    14.973 f  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=27, routed)          0.804    15.777    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X100Y122       LUT3 (Prop_lut3_I1_O)        0.105    15.882 f  cpu_mid/u_tlb/mem_data[163]_i_29/O
                         net (fo=4, routed)           0.473    16.355    cpu_mid/u_tlb/mem_data[163]_i_29_n_0
    SLICE_X100Y119       LUT5 (Prop_lut5_I0_O)        0.105    16.460 r  cpu_mid/u_tlb/mem_data[163]_i_21/O
                         net (fo=1, routed)           0.935    17.394    cpu_mid/u_tlb/mem_data[163]_i_21_n_0
    SLICE_X99Y119        LUT6 (Prop_lut6_I1_O)        0.105    17.499 r  cpu_mid/u_tlb/mem_data[163]_i_14/O
                         net (fo=1, routed)           0.321    17.821    cpu_mid/u_tlb/mem_data[163]_i_14_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I3_O)        0.105    17.926 r  cpu_mid/u_tlb/mem_data[163]_i_7/O
                         net (fo=1, routed)           0.497    18.423    cpu_mid/u_tlb/mem_data[163]_i_7_n_0
    SLICE_X95Y118        LUT6 (Prop_lut6_I3_O)        0.105    18.528 r  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=8, routed)           0.774    19.302    cpu_mid/u_tlb/s1_v
    SLICE_X94Y118        LUT6 (Prop_lut6_I3_O)        0.105    19.407 f  cpu_mid/u_tlb/rf_rdata_r[31]_i_32/O
                         net (fo=1, routed)           0.524    19.930    cpu_mid/u_csr/rf_rdata_r[31]_i_15
    SLICE_X92Y118        LUT6 (Prop_lut6_I1_O)        0.105    20.035 f  cpu_mid/u_csr/rf_rdata_r[31]_i_25/O
                         net (fo=2, routed)           0.470    20.506    u_debug_top/u_trace_debug/rf_rdata_r[1]_i_3_0
    SLICE_X93Y117        LUT6 (Prop_lut6_I4_O)        0.105    20.611 r  u_debug_top/u_trace_debug/rf_rdata_r[31]_i_15/O
                         net (fo=32, routed)          0.695    21.306    cpu_mid/u_mem_stage/rf_rdata_r_reg[31]
    SLICE_X94Y115        LUT4 (Prop_lut4_I3_O)        0.105    21.411 r  cpu_mid/u_mem_stage/rf_rdata_r[3]_i_3/O
                         net (fo=1, routed)           0.455    21.865    cpu_mid/u_exe_stage/u_mul/rf_rdata_r_reg[3]
    SLICE_X95Y115        LUT6 (Prop_lut6_I5_O)        0.105    21.970 r  cpu_mid/u_exe_stage/u_mul/rf_rdata_r[3]_i_1/O
                         net (fo=6, routed)           0.439    22.410    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X95Y107        LUT4 (Prop_lut4_I1_O)        0.105    22.515 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.515    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    22.847 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.847    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.945 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.043 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.043    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.141 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.141    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.239 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.239    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.504 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.564    24.068    cpu_mid/u_id_stage/id_to_if_bus[22]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.250    24.318 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21/O
                         net (fo=1, routed)           0.000    24.318    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.632 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.632    cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    24.823 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_6/CO[2]
                         net (fo=3, routed)           0.685    25.507    cpu_mid/u_id_stage/br_taken0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.252    25.759 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_7/O
                         net (fo=2, routed)           0.124    25.884    cpu_mid/u_if_stage/requestBuffer_offset[2]_i_4__0_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.105    25.989 r  cpu_mid/u_if_stage/requestBuffer_index[7]_i_5/O
                         net (fo=62, routed)          0.484    26.472    cpu_mid/u_if_stage/requestBuffer_index[7]_i_5_n_0
    SLICE_X97Y114        LUT4 (Prop_lut4_I0_O)        0.105    26.577 f  cpu_mid/u_if_stage/if_pc[23]_i_5/O
                         net (fo=1, routed)           0.333    26.910    cpu_mid/u_if_stage/if_pc[23]_i_5_n_0
    SLICE_X99Y114        LUT5 (Prop_lut5_I4_O)        0.105    27.015 r  cpu_mid/u_if_stage/if_pc[23]_i_2/O
                         net (fo=1, routed)           0.000    27.015    cpu_mid/u_if_stage/if_pc[23]_i_2_n_0
    SLICE_X99Y114        MUXF7 (Prop_muxf7_I0_O)      0.178    27.193 r  cpu_mid/u_if_stage/if_pc_reg[23]_i_1/O
                         net (fo=34, routed)          1.509    28.703    cpu_mid/u_tlb/s0_vppn[10]
    SLICE_X106Y123       LUT6 (Prop_lut6_I1_O)        0.252    28.955 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_328/O
                         net (fo=1, routed)           0.000    28.955    cpu_mid/u_tlb/requestBuffer_tag[16]_i_328_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.395 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_291/CO[3]
                         net (fo=1, routed)           0.489    29.883    cpu_mid/u_tlb/match_item0_22
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    29.988 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_239/O
                         net (fo=3, routed)           0.477    30.465    cpu_mid/u_tlb/requestBuffer_tag[16]_i_239_n_0
    SLICE_X107Y121       LUT3 (Prop_lut3_I0_O)        0.105    30.570 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_252/O
                         net (fo=30, routed)          0.279    30.849    cpu_mid/u_tlb/requestBuffer_tag[16]_i_252_n_0
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    30.954 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_144/O
                         net (fo=1, routed)           0.595    31.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_144_n_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.105    31.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_138/O
                         net (fo=1, routed)           0.447    32.101    cpu_mid/u_tlb/requestBuffer_tag[8]_i_138_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I3_O)        0.105    32.206 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0/O
                         net (fo=1, routed)           0.343    32.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0_n_0
    SLICE_X115Y119       LUT6 (Prop_lut6_I3_O)        0.105    32.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0/O
                         net (fo=1, routed)           0.241    32.894    cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0_n_0
    SLICE_X114Y117       LUT6 (Prop_lut6_I3_O)        0.105    32.999 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0/O
                         net (fo=1, routed)           0.463    33.462    cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0_n_0
    SLICE_X114Y116       LUT6 (Prop_lut6_I3_O)        0.105    33.567 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0/O
                         net (fo=1, routed)           0.231    33.798    cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0_n_0
    SLICE_X114Y115       LUT6 (Prop_lut6_I3_O)        0.105    33.903 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0/O
                         net (fo=1, routed)           0.361    34.264    cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0_n_0
    SLICE_X114Y114       LUT6 (Prop_lut6_I3_O)        0.105    34.369 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0/O
                         net (fo=1, routed)           0.464    34.833    cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0_n_0
    SLICE_X115Y112       LUT6 (Prop_lut6_I3_O)        0.105    34.938 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0/O
                         net (fo=1, routed)           0.314    35.252    cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0_n_0
    SLICE_X115Y111       LUT6 (Prop_lut6_I3_O)        0.105    35.357 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0/O
                         net (fo=1, routed)           0.233    35.590    cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0_n_0
    SLICE_X114Y110       LUT6 (Prop_lut6_I3_O)        0.105    35.695 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_62/O
                         net (fo=1, routed)           0.516    36.211    cpu_mid/u_tlb/requestBuffer_tag[8]_i_62_n_0
    SLICE_X113Y110       LUT6 (Prop_lut6_I3_O)        0.105    36.316 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0/O
                         net (fo=1, routed)           0.634    36.950    cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.055 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0/O
                         net (fo=1, routed)           0.240    37.295    cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.400 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_5__0/O
                         net (fo=1, routed)           0.649    38.048    cpu_mid/u_tlb/s0_ps[3]
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.105    38.153 r  cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0/O
                         net (fo=9, routed)           0.297    38.450    cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0_n_0
    SLICE_X108Y104       LUT5 (Prop_lut5_I0_O)        0.105    38.555 r  cpu_mid/u_tlb/requestBuffer_tag[4]_i_1__0/O
                         net (fo=1, routed)           0.000    38.555    cpu_mid/i_cache/inst_sram_addr[16]
    SLICE_X108Y104       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.313    25.210    cpu_mid/i_cache/clk_out1
    SLICE_X108Y104       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[4]/C
                         clock pessimism              0.207    25.418    
                         clock uncertainty           -0.065    25.353    
    SLICE_X108Y104       FDRE (Setup_fdre_C_D)        0.072    25.425    cpu_mid/i_cache/requestBuffer_tag_reg[4]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                         -38.555    
  -------------------------------------------------------------------
                         slack                                -13.130    

Slack (VIOLATED) :        -13.128ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/i_cache/requestBuffer_tag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        33.070ns  (logic 9.218ns (27.874%)  route 23.852ns (72.126%))
  Logic Levels:           62  (CARRY4=17 LUT3=2 LUT4=3 LUT5=4 LUT6=35 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 25.210 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.384     5.483    cpu_mid/u_exe_stage/clk_out1
    SLICE_X76Y131        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.433     5.916 r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q
                         net (fo=96, routed)          1.005     6.921    cpu_mid/u_exe_stage/exe_data_reg[238]_0[75]
    SLICE_X79Y129        LUT5 (Prop_lut5_I1_O)        0.105     7.026 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12/O
                         net (fo=1, routed)           0.000     7.026    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12_n_0
    SLICE_X79Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.358 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.358    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X79Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.456 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.456    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X79Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.554 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.554    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X79Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.652 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.652    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.750 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.750    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.848 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.848    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_0
    SLICE_X79Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.048 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12/O[2]
                         net (fo=1, routed)           0.785     8.833    cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12_n_5
    SLICE_X81Y133        LUT6 (Prop_lut6_I0_O)        0.253     9.086 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6/O
                         net (fo=1, routed)           0.636     9.722    cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I0_O)        0.105     9.827 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_2/O
                         net (fo=3, routed)           0.245    10.072    cpu_mid/u_exe_stage/exe_aluResult[25]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.105    10.177 r  cpu_mid/u_exe_stage/mem_data[154]_i_297/O
                         net (fo=32, routed)          0.976    11.153    cpu_mid/u_tlb/mem_data_reg[154]_i_70_0[13]
    SLICE_X90Y136        LUT6 (Prop_lut6_I4_O)        0.105    11.258 r  cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10/O
                         net (fo=1, routed)           0.000    11.258    cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10_n_0
    SLICE_X90Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.702 f  cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.077    12.779    cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.105    12.884 f  cpu_mid/u_tlb/mem_data[152]_i_23/O
                         net (fo=4, routed)           0.685    13.569    cpu_mid/u_tlb/mem_data[152]_i_23_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I1_O)        0.105    13.674 f  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=12, routed)          0.659    14.333    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.105    14.438 f  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=15, routed)          0.430    14.868    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X98Y127        LUT6 (Prop_lut6_I3_O)        0.105    14.973 f  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=27, routed)          0.804    15.777    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X100Y122       LUT3 (Prop_lut3_I1_O)        0.105    15.882 f  cpu_mid/u_tlb/mem_data[163]_i_29/O
                         net (fo=4, routed)           0.473    16.355    cpu_mid/u_tlb/mem_data[163]_i_29_n_0
    SLICE_X100Y119       LUT5 (Prop_lut5_I0_O)        0.105    16.460 r  cpu_mid/u_tlb/mem_data[163]_i_21/O
                         net (fo=1, routed)           0.935    17.394    cpu_mid/u_tlb/mem_data[163]_i_21_n_0
    SLICE_X99Y119        LUT6 (Prop_lut6_I1_O)        0.105    17.499 r  cpu_mid/u_tlb/mem_data[163]_i_14/O
                         net (fo=1, routed)           0.321    17.821    cpu_mid/u_tlb/mem_data[163]_i_14_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I3_O)        0.105    17.926 r  cpu_mid/u_tlb/mem_data[163]_i_7/O
                         net (fo=1, routed)           0.497    18.423    cpu_mid/u_tlb/mem_data[163]_i_7_n_0
    SLICE_X95Y118        LUT6 (Prop_lut6_I3_O)        0.105    18.528 r  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=8, routed)           0.774    19.302    cpu_mid/u_tlb/s1_v
    SLICE_X94Y118        LUT6 (Prop_lut6_I3_O)        0.105    19.407 f  cpu_mid/u_tlb/rf_rdata_r[31]_i_32/O
                         net (fo=1, routed)           0.524    19.930    cpu_mid/u_csr/rf_rdata_r[31]_i_15
    SLICE_X92Y118        LUT6 (Prop_lut6_I1_O)        0.105    20.035 f  cpu_mid/u_csr/rf_rdata_r[31]_i_25/O
                         net (fo=2, routed)           0.470    20.506    u_debug_top/u_trace_debug/rf_rdata_r[1]_i_3_0
    SLICE_X93Y117        LUT6 (Prop_lut6_I4_O)        0.105    20.611 r  u_debug_top/u_trace_debug/rf_rdata_r[31]_i_15/O
                         net (fo=32, routed)          0.695    21.306    cpu_mid/u_mem_stage/rf_rdata_r_reg[31]
    SLICE_X94Y115        LUT4 (Prop_lut4_I3_O)        0.105    21.411 r  cpu_mid/u_mem_stage/rf_rdata_r[3]_i_3/O
                         net (fo=1, routed)           0.455    21.865    cpu_mid/u_exe_stage/u_mul/rf_rdata_r_reg[3]
    SLICE_X95Y115        LUT6 (Prop_lut6_I5_O)        0.105    21.970 r  cpu_mid/u_exe_stage/u_mul/rf_rdata_r[3]_i_1/O
                         net (fo=6, routed)           0.439    22.410    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X95Y107        LUT4 (Prop_lut4_I1_O)        0.105    22.515 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.515    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    22.847 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.847    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.945 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.043 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.043    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.141 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.141    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.239 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.239    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.504 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.564    24.068    cpu_mid/u_id_stage/id_to_if_bus[22]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.250    24.318 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21/O
                         net (fo=1, routed)           0.000    24.318    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.632 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.632    cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    24.823 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_6/CO[2]
                         net (fo=3, routed)           0.685    25.507    cpu_mid/u_id_stage/br_taken0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.252    25.759 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_7/O
                         net (fo=2, routed)           0.124    25.884    cpu_mid/u_if_stage/requestBuffer_offset[2]_i_4__0_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.105    25.989 r  cpu_mid/u_if_stage/requestBuffer_index[7]_i_5/O
                         net (fo=62, routed)          0.484    26.472    cpu_mid/u_if_stage/requestBuffer_index[7]_i_5_n_0
    SLICE_X97Y114        LUT4 (Prop_lut4_I0_O)        0.105    26.577 f  cpu_mid/u_if_stage/if_pc[23]_i_5/O
                         net (fo=1, routed)           0.333    26.910    cpu_mid/u_if_stage/if_pc[23]_i_5_n_0
    SLICE_X99Y114        LUT5 (Prop_lut5_I4_O)        0.105    27.015 r  cpu_mid/u_if_stage/if_pc[23]_i_2/O
                         net (fo=1, routed)           0.000    27.015    cpu_mid/u_if_stage/if_pc[23]_i_2_n_0
    SLICE_X99Y114        MUXF7 (Prop_muxf7_I0_O)      0.178    27.193 r  cpu_mid/u_if_stage/if_pc_reg[23]_i_1/O
                         net (fo=34, routed)          1.509    28.703    cpu_mid/u_tlb/s0_vppn[10]
    SLICE_X106Y123       LUT6 (Prop_lut6_I1_O)        0.252    28.955 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_328/O
                         net (fo=1, routed)           0.000    28.955    cpu_mid/u_tlb/requestBuffer_tag[16]_i_328_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.395 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_291/CO[3]
                         net (fo=1, routed)           0.489    29.883    cpu_mid/u_tlb/match_item0_22
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    29.988 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_239/O
                         net (fo=3, routed)           0.477    30.465    cpu_mid/u_tlb/requestBuffer_tag[16]_i_239_n_0
    SLICE_X107Y121       LUT3 (Prop_lut3_I0_O)        0.105    30.570 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_252/O
                         net (fo=30, routed)          0.279    30.849    cpu_mid/u_tlb/requestBuffer_tag[16]_i_252_n_0
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    30.954 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_144/O
                         net (fo=1, routed)           0.595    31.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_144_n_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.105    31.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_138/O
                         net (fo=1, routed)           0.447    32.101    cpu_mid/u_tlb/requestBuffer_tag[8]_i_138_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I3_O)        0.105    32.206 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0/O
                         net (fo=1, routed)           0.343    32.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0_n_0
    SLICE_X115Y119       LUT6 (Prop_lut6_I3_O)        0.105    32.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0/O
                         net (fo=1, routed)           0.241    32.894    cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0_n_0
    SLICE_X114Y117       LUT6 (Prop_lut6_I3_O)        0.105    32.999 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0/O
                         net (fo=1, routed)           0.463    33.462    cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0_n_0
    SLICE_X114Y116       LUT6 (Prop_lut6_I3_O)        0.105    33.567 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0/O
                         net (fo=1, routed)           0.231    33.798    cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0_n_0
    SLICE_X114Y115       LUT6 (Prop_lut6_I3_O)        0.105    33.903 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0/O
                         net (fo=1, routed)           0.361    34.264    cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0_n_0
    SLICE_X114Y114       LUT6 (Prop_lut6_I3_O)        0.105    34.369 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0/O
                         net (fo=1, routed)           0.464    34.833    cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0_n_0
    SLICE_X115Y112       LUT6 (Prop_lut6_I3_O)        0.105    34.938 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0/O
                         net (fo=1, routed)           0.314    35.252    cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0_n_0
    SLICE_X115Y111       LUT6 (Prop_lut6_I3_O)        0.105    35.357 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0/O
                         net (fo=1, routed)           0.233    35.590    cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0_n_0
    SLICE_X114Y110       LUT6 (Prop_lut6_I3_O)        0.105    35.695 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_62/O
                         net (fo=1, routed)           0.516    36.211    cpu_mid/u_tlb/requestBuffer_tag[8]_i_62_n_0
    SLICE_X113Y110       LUT6 (Prop_lut6_I3_O)        0.105    36.316 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0/O
                         net (fo=1, routed)           0.634    36.950    cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.055 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0/O
                         net (fo=1, routed)           0.240    37.295    cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.400 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_5__0/O
                         net (fo=1, routed)           0.649    38.048    cpu_mid/u_tlb/s0_ps[3]
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.105    38.153 r  cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0/O
                         net (fo=9, routed)           0.294    38.448    cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0_n_0
    SLICE_X108Y105       LUT5 (Prop_lut5_I0_O)        0.105    38.553 r  cpu_mid/u_tlb/requestBuffer_tag[0]_i_1__0/O
                         net (fo=1, routed)           0.000    38.553    cpu_mid/i_cache/inst_sram_addr[12]
    SLICE_X108Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.313    25.210    cpu_mid/i_cache/clk_out1
    SLICE_X108Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[0]/C
                         clock pessimism              0.207    25.418    
                         clock uncertainty           -0.065    25.353    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)        0.072    25.425    cpu_mid/i_cache/requestBuffer_tag_reg[0]
  -------------------------------------------------------------------
                         required time                         25.425    
                         arrival time                         -38.553    
  -------------------------------------------------------------------
                         slack                                -13.128    

Slack (VIOLATED) :        -13.122ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/i_cache/requestBuffer_tag_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        33.066ns  (logic 9.218ns (27.878%)  route 23.848ns (72.122%))
  Logic Levels:           62  (CARRY4=17 LUT3=2 LUT4=3 LUT5=4 LUT6=35 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 25.210 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.384     5.483    cpu_mid/u_exe_stage/clk_out1
    SLICE_X76Y131        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.433     5.916 r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q
                         net (fo=96, routed)          1.005     6.921    cpu_mid/u_exe_stage/exe_data_reg[238]_0[75]
    SLICE_X79Y129        LUT5 (Prop_lut5_I1_O)        0.105     7.026 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12/O
                         net (fo=1, routed)           0.000     7.026    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12_n_0
    SLICE_X79Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.358 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.358    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X79Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.456 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.456    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X79Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.554 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.554    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X79Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.652 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.652    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.750 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.750    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.848 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.848    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_0
    SLICE_X79Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.048 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12/O[2]
                         net (fo=1, routed)           0.785     8.833    cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12_n_5
    SLICE_X81Y133        LUT6 (Prop_lut6_I0_O)        0.253     9.086 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6/O
                         net (fo=1, routed)           0.636     9.722    cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I0_O)        0.105     9.827 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_2/O
                         net (fo=3, routed)           0.245    10.072    cpu_mid/u_exe_stage/exe_aluResult[25]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.105    10.177 r  cpu_mid/u_exe_stage/mem_data[154]_i_297/O
                         net (fo=32, routed)          0.976    11.153    cpu_mid/u_tlb/mem_data_reg[154]_i_70_0[13]
    SLICE_X90Y136        LUT6 (Prop_lut6_I4_O)        0.105    11.258 r  cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10/O
                         net (fo=1, routed)           0.000    11.258    cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10_n_0
    SLICE_X90Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.702 f  cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.077    12.779    cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.105    12.884 f  cpu_mid/u_tlb/mem_data[152]_i_23/O
                         net (fo=4, routed)           0.685    13.569    cpu_mid/u_tlb/mem_data[152]_i_23_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I1_O)        0.105    13.674 f  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=12, routed)          0.659    14.333    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.105    14.438 f  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=15, routed)          0.430    14.868    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X98Y127        LUT6 (Prop_lut6_I3_O)        0.105    14.973 f  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=27, routed)          0.804    15.777    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X100Y122       LUT3 (Prop_lut3_I1_O)        0.105    15.882 f  cpu_mid/u_tlb/mem_data[163]_i_29/O
                         net (fo=4, routed)           0.473    16.355    cpu_mid/u_tlb/mem_data[163]_i_29_n_0
    SLICE_X100Y119       LUT5 (Prop_lut5_I0_O)        0.105    16.460 r  cpu_mid/u_tlb/mem_data[163]_i_21/O
                         net (fo=1, routed)           0.935    17.394    cpu_mid/u_tlb/mem_data[163]_i_21_n_0
    SLICE_X99Y119        LUT6 (Prop_lut6_I1_O)        0.105    17.499 r  cpu_mid/u_tlb/mem_data[163]_i_14/O
                         net (fo=1, routed)           0.321    17.821    cpu_mid/u_tlb/mem_data[163]_i_14_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I3_O)        0.105    17.926 r  cpu_mid/u_tlb/mem_data[163]_i_7/O
                         net (fo=1, routed)           0.497    18.423    cpu_mid/u_tlb/mem_data[163]_i_7_n_0
    SLICE_X95Y118        LUT6 (Prop_lut6_I3_O)        0.105    18.528 r  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=8, routed)           0.774    19.302    cpu_mid/u_tlb/s1_v
    SLICE_X94Y118        LUT6 (Prop_lut6_I3_O)        0.105    19.407 f  cpu_mid/u_tlb/rf_rdata_r[31]_i_32/O
                         net (fo=1, routed)           0.524    19.930    cpu_mid/u_csr/rf_rdata_r[31]_i_15
    SLICE_X92Y118        LUT6 (Prop_lut6_I1_O)        0.105    20.035 f  cpu_mid/u_csr/rf_rdata_r[31]_i_25/O
                         net (fo=2, routed)           0.470    20.506    u_debug_top/u_trace_debug/rf_rdata_r[1]_i_3_0
    SLICE_X93Y117        LUT6 (Prop_lut6_I4_O)        0.105    20.611 r  u_debug_top/u_trace_debug/rf_rdata_r[31]_i_15/O
                         net (fo=32, routed)          0.695    21.306    cpu_mid/u_mem_stage/rf_rdata_r_reg[31]
    SLICE_X94Y115        LUT4 (Prop_lut4_I3_O)        0.105    21.411 r  cpu_mid/u_mem_stage/rf_rdata_r[3]_i_3/O
                         net (fo=1, routed)           0.455    21.865    cpu_mid/u_exe_stage/u_mul/rf_rdata_r_reg[3]
    SLICE_X95Y115        LUT6 (Prop_lut6_I5_O)        0.105    21.970 r  cpu_mid/u_exe_stage/u_mul/rf_rdata_r[3]_i_1/O
                         net (fo=6, routed)           0.439    22.410    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X95Y107        LUT4 (Prop_lut4_I1_O)        0.105    22.515 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.515    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    22.847 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.847    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.945 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.043 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.043    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.141 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.141    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.239 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.239    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.504 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.564    24.068    cpu_mid/u_id_stage/id_to_if_bus[22]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.250    24.318 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21/O
                         net (fo=1, routed)           0.000    24.318    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.632 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.632    cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    24.823 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_6/CO[2]
                         net (fo=3, routed)           0.685    25.507    cpu_mid/u_id_stage/br_taken0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.252    25.759 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_7/O
                         net (fo=2, routed)           0.124    25.884    cpu_mid/u_if_stage/requestBuffer_offset[2]_i_4__0_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.105    25.989 r  cpu_mid/u_if_stage/requestBuffer_index[7]_i_5/O
                         net (fo=62, routed)          0.484    26.472    cpu_mid/u_if_stage/requestBuffer_index[7]_i_5_n_0
    SLICE_X97Y114        LUT4 (Prop_lut4_I0_O)        0.105    26.577 f  cpu_mid/u_if_stage/if_pc[23]_i_5/O
                         net (fo=1, routed)           0.333    26.910    cpu_mid/u_if_stage/if_pc[23]_i_5_n_0
    SLICE_X99Y114        LUT5 (Prop_lut5_I4_O)        0.105    27.015 r  cpu_mid/u_if_stage/if_pc[23]_i_2/O
                         net (fo=1, routed)           0.000    27.015    cpu_mid/u_if_stage/if_pc[23]_i_2_n_0
    SLICE_X99Y114        MUXF7 (Prop_muxf7_I0_O)      0.178    27.193 r  cpu_mid/u_if_stage/if_pc_reg[23]_i_1/O
                         net (fo=34, routed)          1.509    28.703    cpu_mid/u_tlb/s0_vppn[10]
    SLICE_X106Y123       LUT6 (Prop_lut6_I1_O)        0.252    28.955 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_328/O
                         net (fo=1, routed)           0.000    28.955    cpu_mid/u_tlb/requestBuffer_tag[16]_i_328_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    29.395 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_291/CO[3]
                         net (fo=1, routed)           0.489    29.883    cpu_mid/u_tlb/match_item0_22
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    29.988 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_239/O
                         net (fo=3, routed)           0.477    30.465    cpu_mid/u_tlb/requestBuffer_tag[16]_i_239_n_0
    SLICE_X107Y121       LUT3 (Prop_lut3_I0_O)        0.105    30.570 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_252/O
                         net (fo=30, routed)          0.279    30.849    cpu_mid/u_tlb/requestBuffer_tag[16]_i_252_n_0
    SLICE_X106Y122       LUT6 (Prop_lut6_I2_O)        0.105    30.954 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_144/O
                         net (fo=1, routed)           0.595    31.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_144_n_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.105    31.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_138/O
                         net (fo=1, routed)           0.447    32.101    cpu_mid/u_tlb/requestBuffer_tag[8]_i_138_n_0
    SLICE_X112Y121       LUT6 (Prop_lut6_I3_O)        0.105    32.206 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0/O
                         net (fo=1, routed)           0.343    32.548    cpu_mid/u_tlb/requestBuffer_tag[8]_i_132__0_n_0
    SLICE_X115Y119       LUT6 (Prop_lut6_I3_O)        0.105    32.653 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0/O
                         net (fo=1, routed)           0.241    32.894    cpu_mid/u_tlb/requestBuffer_tag[8]_i_126__0_n_0
    SLICE_X114Y117       LUT6 (Prop_lut6_I3_O)        0.105    32.999 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0/O
                         net (fo=1, routed)           0.463    33.462    cpu_mid/u_tlb/requestBuffer_tag[8]_i_120__0_n_0
    SLICE_X114Y116       LUT6 (Prop_lut6_I3_O)        0.105    33.567 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0/O
                         net (fo=1, routed)           0.231    33.798    cpu_mid/u_tlb/requestBuffer_tag[8]_i_114__0_n_0
    SLICE_X114Y115       LUT6 (Prop_lut6_I3_O)        0.105    33.903 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0/O
                         net (fo=1, routed)           0.361    34.264    cpu_mid/u_tlb/requestBuffer_tag[8]_i_106__0_n_0
    SLICE_X114Y114       LUT6 (Prop_lut6_I3_O)        0.105    34.369 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0/O
                         net (fo=1, routed)           0.464    34.833    cpu_mid/u_tlb/requestBuffer_tag[8]_i_98__0_n_0
    SLICE_X115Y112       LUT6 (Prop_lut6_I3_O)        0.105    34.938 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0/O
                         net (fo=1, routed)           0.314    35.252    cpu_mid/u_tlb/requestBuffer_tag[8]_i_86__0_n_0
    SLICE_X115Y111       LUT6 (Prop_lut6_I3_O)        0.105    35.357 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0/O
                         net (fo=1, routed)           0.233    35.590    cpu_mid/u_tlb/requestBuffer_tag[8]_i_74__0_n_0
    SLICE_X114Y110       LUT6 (Prop_lut6_I3_O)        0.105    35.695 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_62/O
                         net (fo=1, routed)           0.516    36.211    cpu_mid/u_tlb/requestBuffer_tag[8]_i_62_n_0
    SLICE_X113Y110       LUT6 (Prop_lut6_I3_O)        0.105    36.316 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0/O
                         net (fo=1, routed)           0.634    36.950    cpu_mid/u_tlb/requestBuffer_tag[8]_i_45__0_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.055 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0/O
                         net (fo=1, routed)           0.240    37.295    cpu_mid/u_tlb/requestBuffer_tag[8]_i_17__0_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I3_O)        0.105    37.400 f  cpu_mid/u_tlb/requestBuffer_tag[8]_i_5__0/O
                         net (fo=1, routed)           0.649    38.048    cpu_mid/u_tlb/s0_ps[3]
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.105    38.153 r  cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0/O
                         net (fo=9, routed)           0.290    38.444    cpu_mid/u_tlb/requestBuffer_tag[8]_i_2__0_n_0
    SLICE_X108Y105       LUT5 (Prop_lut5_I0_O)        0.105    38.549 r  cpu_mid/u_tlb/requestBuffer_tag[3]_i_1__0/O
                         net (fo=1, routed)           0.000    38.549    cpu_mid/i_cache/inst_sram_addr[15]
    SLICE_X108Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.313    25.210    cpu_mid/i_cache/clk_out1
    SLICE_X108Y105       FDRE                                         r  cpu_mid/i_cache/requestBuffer_tag_reg[3]/C
                         clock pessimism              0.207    25.418    
                         clock uncertainty           -0.065    25.353    
    SLICE_X108Y105       FDRE (Setup_fdre_C_D)        0.074    25.427    cpu_mid/i_cache/requestBuffer_tag_reg[3]
  -------------------------------------------------------------------
                         required time                         25.427    
                         arrival time                         -38.549    
  -------------------------------------------------------------------
                         slack                                -13.122    

Slack (VIOLATED) :        -12.331ns  (required time - arrival time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/u_if_stage/mem_to_if_bus_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        32.053ns  (logic 8.884ns (27.716%)  route 23.169ns (72.284%))
  Logic Levels:           57  (CARRY4=17 LUT3=2 LUT4=4 LUT5=6 LUT6=27 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 25.198 - 20.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.384     5.483    cpu_mid/u_exe_stage/clk_out1
    SLICE_X76Y131        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y131        FDRE (Prop_fdre_C_Q)         0.433     5.916 r  cpu_mid/u_exe_stage/exe_data_reg[140]_rep__0/Q
                         net (fo=96, routed)          1.005     6.921    cpu_mid/u_exe_stage/exe_data_reg[238]_0[75]
    SLICE_X79Y129        LUT5 (Prop_lut5_I1_O)        0.105     7.026 r  cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12/O
                         net (fo=1, routed)           0.000     7.026    cpu_mid/u_exe_stage/requestBuffer_offset[3]_i_12_n_0
    SLICE_X79Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.358 r  cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.358    cpu_mid/u_exe_stage/requestBuffer_offset_reg[3]_i_5_n_0
    SLICE_X79Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.456 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.456    cpu_mid/u_exe_stage/requestBuffer_index_reg[3]_i_5_n_0
    SLICE_X79Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.554 r  cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.554    cpu_mid/u_exe_stage/requestBuffer_index_reg[7]_i_5_n_0
    SLICE_X79Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.652 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.652    cpu_mid/u_exe_stage/requestBuffer_tag_reg[3]_i_13_n_0
    SLICE_X79Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.750 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.750    cpu_mid/u_exe_stage/requestBuffer_tag_reg[7]_i_12_n_0
    SLICE_X79Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.848 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.848    cpu_mid/u_exe_stage/requestBuffer_tag_reg[11]_i_12_n_0
    SLICE_X79Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.048 r  cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12/O[2]
                         net (fo=1, routed)           0.785     8.833    cpu_mid/u_exe_stage/requestBuffer_tag_reg[15]_i_12_n_5
    SLICE_X81Y133        LUT6 (Prop_lut6_I0_O)        0.253     9.086 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6/O
                         net (fo=1, routed)           0.636     9.722    cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_6_n_0
    SLICE_X84Y137        LUT6 (Prop_lut6_I0_O)        0.105     9.827 r  cpu_mid/u_exe_stage/requestBuffer_tag[14]_i_2/O
                         net (fo=3, routed)           0.245    10.072    cpu_mid/u_exe_stage/exe_aluResult[25]
    SLICE_X87Y136        LUT6 (Prop_lut6_I1_O)        0.105    10.177 r  cpu_mid/u_exe_stage/mem_data[154]_i_297/O
                         net (fo=32, routed)          0.976    11.153    cpu_mid/u_tlb/mem_data_reg[154]_i_70_0[13]
    SLICE_X90Y136        LUT6 (Prop_lut6_I4_O)        0.105    11.258 r  cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10/O
                         net (fo=1, routed)           0.000    11.258    cpu_mid/u_tlb/genblk3[3].tlb_e[3]_i_10_n_0
    SLICE_X90Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    11.702 f  cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.077    12.779    cpu_mid/u_tlb/genblk3[3].tlb_e_reg[3]_i_5_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I3_O)        0.105    12.884 f  cpu_mid/u_tlb/mem_data[152]_i_23/O
                         net (fo=4, routed)           0.685    13.569    cpu_mid/u_tlb/mem_data[152]_i_23_n_0
    SLICE_X96Y135        LUT6 (Prop_lut6_I1_O)        0.105    13.674 f  cpu_mid/u_tlb/mem_data[152]_i_9/O
                         net (fo=12, routed)          0.659    14.333    cpu_mid/u_tlb/mem_data[152]_i_9_n_0
    SLICE_X101Y127       LUT6 (Prop_lut6_I1_O)        0.105    14.438 f  cpu_mid/u_tlb/mem_data[154]_i_10/O
                         net (fo=15, routed)          0.430    14.868    cpu_mid/u_tlb/mem_data[154]_i_10_n_0
    SLICE_X98Y127        LUT6 (Prop_lut6_I3_O)        0.105    14.973 f  cpu_mid/u_tlb/mem_data[154]_i_2/O
                         net (fo=27, routed)          0.804    15.777    cpu_mid/u_tlb/mem_data[154]_i_2_n_0
    SLICE_X100Y122       LUT3 (Prop_lut3_I1_O)        0.105    15.882 f  cpu_mid/u_tlb/mem_data[163]_i_29/O
                         net (fo=4, routed)           0.473    16.355    cpu_mid/u_tlb/mem_data[163]_i_29_n_0
    SLICE_X100Y119       LUT5 (Prop_lut5_I0_O)        0.105    16.460 r  cpu_mid/u_tlb/mem_data[163]_i_21/O
                         net (fo=1, routed)           0.935    17.394    cpu_mid/u_tlb/mem_data[163]_i_21_n_0
    SLICE_X99Y119        LUT6 (Prop_lut6_I1_O)        0.105    17.499 r  cpu_mid/u_tlb/mem_data[163]_i_14/O
                         net (fo=1, routed)           0.321    17.821    cpu_mid/u_tlb/mem_data[163]_i_14_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I3_O)        0.105    17.926 r  cpu_mid/u_tlb/mem_data[163]_i_7/O
                         net (fo=1, routed)           0.497    18.423    cpu_mid/u_tlb/mem_data[163]_i_7_n_0
    SLICE_X95Y118        LUT6 (Prop_lut6_I3_O)        0.105    18.528 r  cpu_mid/u_tlb/mem_data[163]_i_2/O
                         net (fo=8, routed)           0.774    19.302    cpu_mid/u_tlb/s1_v
    SLICE_X94Y118        LUT6 (Prop_lut6_I3_O)        0.105    19.407 f  cpu_mid/u_tlb/rf_rdata_r[31]_i_32/O
                         net (fo=1, routed)           0.524    19.930    cpu_mid/u_csr/rf_rdata_r[31]_i_15
    SLICE_X92Y118        LUT6 (Prop_lut6_I1_O)        0.105    20.035 f  cpu_mid/u_csr/rf_rdata_r[31]_i_25/O
                         net (fo=2, routed)           0.470    20.506    u_debug_top/u_trace_debug/rf_rdata_r[1]_i_3_0
    SLICE_X93Y117        LUT6 (Prop_lut6_I4_O)        0.105    20.611 r  u_debug_top/u_trace_debug/rf_rdata_r[31]_i_15/O
                         net (fo=32, routed)          0.695    21.306    cpu_mid/u_mem_stage/rf_rdata_r_reg[31]
    SLICE_X94Y115        LUT4 (Prop_lut4_I3_O)        0.105    21.411 r  cpu_mid/u_mem_stage/rf_rdata_r[3]_i_3/O
                         net (fo=1, routed)           0.455    21.865    cpu_mid/u_exe_stage/u_mul/rf_rdata_r_reg[3]
    SLICE_X95Y115        LUT6 (Prop_lut6_I5_O)        0.105    21.970 r  cpu_mid/u_exe_stage/u_mul/rf_rdata_r[3]_i_1/O
                         net (fo=6, routed)           0.439    22.410    cpu_mid/u_id_stage/rf_rdata[3]
    SLICE_X95Y107        LUT4 (Prop_lut4_I1_O)        0.105    22.515 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    22.515    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_3_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    22.847 r  cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.847    cpu_mid/u_id_stage/br_target_buf_reg[4]_i_1_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.945 r  cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.945    cpu_mid/u_id_stage/br_target_buf_reg[8]_i_1_n_0
    SLICE_X95Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.043 r  cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.043    cpu_mid/u_id_stage/br_target_buf_reg[12]_i_1_n_0
    SLICE_X95Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.141 r  cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.141    cpu_mid/u_id_stage/br_target_buf_reg[16]_i_1_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.239 r  cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.239    cpu_mid/u_id_stage/br_target_buf_reg[20]_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.504 r  cpu_mid/u_id_stage/br_target_buf_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.564    24.068    cpu_mid/u_id_stage/id_to_if_bus[22]
    SLICE_X94Y113        LUT6 (Prop_lut6_I2_O)        0.250    24.318 r  cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21/O
                         net (fo=1, routed)           0.000    24.318    cpu_mid/u_id_stage/id_to_if_bus_r[32]_i_21_n_0
    SLICE_X94Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    24.632 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.632    cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_11_n_0
    SLICE_X94Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    24.823 r  cpu_mid/u_id_stage/id_to_if_bus_r_reg[32]_i_6/CO[2]
                         net (fo=3, routed)           0.685    25.507    cpu_mid/u_id_stage/br_taken0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.252    25.759 r  cpu_mid/u_id_stage/br_target_buf_reg[31]_i_7/O
                         net (fo=2, routed)           0.124    25.884    cpu_mid/u_if_stage/requestBuffer_offset[2]_i_4__0_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I4_O)        0.105    25.989 r  cpu_mid/u_if_stage/requestBuffer_index[7]_i_5/O
                         net (fo=62, routed)          0.441    26.429    cpu_mid/u_if_stage/requestBuffer_index[7]_i_5_n_0
    SLICE_X99Y113        LUT4 (Prop_lut4_I0_O)        0.105    26.534 f  cpu_mid/u_if_stage/if_pc[18]_i_5/O
                         net (fo=1, routed)           0.243    26.778    cpu_mid/u_if_stage/if_pc[18]_i_5_n_0
    SLICE_X101Y113       LUT5 (Prop_lut5_I4_O)        0.105    26.883 r  cpu_mid/u_if_stage/if_pc[18]_i_2/O
                         net (fo=1, routed)           0.000    26.883    cpu_mid/u_if_stage/if_pc[18]_i_2_n_0
    SLICE_X101Y113       MUXF7 (Prop_muxf7_I0_O)      0.178    27.061 r  cpu_mid/u_if_stage/if_pc_reg[18]_i_1/O
                         net (fo=34, routed)          1.504    28.565    cpu_mid/u_tlb/s0_vppn[5]
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.252    28.817 r  cpu_mid/u_tlb/requestBuffer_tag[16]_i_378/O
                         net (fo=1, routed)           0.000    28.817    cpu_mid/u_tlb/requestBuffer_tag[16]_i_378_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475    29.292 f  cpu_mid/u_tlb/requestBuffer_tag_reg[16]_i_305/CO[2]
                         net (fo=1, routed)           0.418    29.710    cpu_mid/u_tlb/match_item0_52
    SLICE_X108Y118       LUT6 (Prop_lut6_I1_O)        0.261    29.971 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_244/O
                         net (fo=2, routed)           0.653    30.624    cpu_mid/u_tlb/requestBuffer_tag[16]_i_244_n_0
    SLICE_X107Y120       LUT6 (Prop_lut6_I5_O)        0.105    30.729 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_182/O
                         net (fo=33, routed)          0.427    31.155    cpu_mid/u_tlb/requestBuffer_tag[16]_i_182_n_0
    SLICE_X110Y118       LUT3 (Prop_lut3_I1_O)        0.105    31.260 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_162/O
                         net (fo=32, routed)          0.288    31.548    cpu_mid/u_tlb/requestBuffer_tag[16]_i_162_n_0
    SLICE_X111Y118       LUT5 (Prop_lut5_I1_O)        0.105    31.653 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_115/O
                         net (fo=33, routed)          0.474    32.126    cpu_mid/u_tlb/requestBuffer_tag[16]_i_115_n_0
    SLICE_X112Y117       LUT5 (Prop_lut5_I1_O)        0.105    32.231 f  cpu_mid/u_tlb/requestBuffer_tag[16]_i_80/O
                         net (fo=35, routed)          0.614    32.845    cpu_mid/u_tlb/requestBuffer_tag[16]_i_80_n_0
    SLICE_X111Y113       LUT5 (Prop_lut5_I1_O)        0.105    32.950 r  cpu_mid/u_tlb/if_ppi_i_45/O
                         net (fo=1, routed)           0.671    33.620    cpu_mid/u_tlb/if_ppi_i_45_n_0
    SLICE_X111Y112       LUT6 (Prop_lut6_I5_O)        0.105    33.725 r  cpu_mid/u_tlb/if_ppi_i_31/O
                         net (fo=1, routed)           0.341    34.066    cpu_mid/u_tlb/if_ppi_i_31_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.105    34.171 r  cpu_mid/u_tlb/if_ppi_i_19/O
                         net (fo=1, routed)           0.572    34.743    cpu_mid/u_tlb/if_ppi_i_19_n_0
    SLICE_X109Y108       LUT6 (Prop_lut6_I3_O)        0.105    34.848 r  cpu_mid/u_tlb/if_ppi_i_7/O
                         net (fo=1, routed)           0.358    35.206    cpu_mid/u_tlb/if_ppi_i_7_n_0
    SLICE_X107Y108       LUT6 (Prop_lut6_I3_O)        0.105    35.311 f  cpu_mid/u_tlb/if_ppi_i_2/O
                         net (fo=3, routed)           0.468    35.779    cpu_mid/u_tlb/if_ppi_i_2_n_0
    SLICE_X105Y108       LUT6 (Prop_lut6_I0_O)        0.105    35.884 f  cpu_mid/u_tlb/if_ppi_i_1/O
                         net (fo=6, routed)           0.344    36.227    cpu_mid/u_if_stage/PPI
    SLICE_X105Y107       LUT6 (Prop_lut6_I3_O)        0.105    36.332 f  cpu_mid/u_if_stage/id_to_if_bus_r[32]_i_4/O
                         net (fo=8, routed)           0.469    36.801    cpu_mid/u_if_stage/preIF_ready_go__4
    SLICE_X102Y107       LUT4 (Prop_lut4_I1_O)        0.105    36.906 r  cpu_mid/u_if_stage/mem_to_if_bus_r[42]_i_1/O
                         net (fo=42, routed)          0.630    37.536    cpu_mid/u_if_stage/mem_to_if_bus_r_0
    SLICE_X96Y102        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.301    25.198    cpu_mid/u_if_stage/clk_out1
    SLICE_X96Y102        FDRE                                         r  cpu_mid/u_if_stage/mem_to_if_bus_r_reg[6]/C
                         clock pessimism              0.207    25.406    
                         clock uncertainty           -0.065    25.341    
    SLICE_X96Y102        FDRE (Setup_fdre_C_CE)      -0.136    25.205    cpu_mid/u_if_stage/mem_to_if_bus_r_reg[6]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -37.536    
  -------------------------------------------------------------------
                         slack                                -12.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cpu_mid/u_wb_stage/wb_data_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.254%)  route 0.078ns (35.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.574     1.926    cpu_mid/u_wb_stage/clk_out1
    SLICE_X91Y111        FDRE                                         r  cpu_mid/u_wb_stage/wb_data_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_fdre_C_Q)         0.141     2.067 r  cpu_mid/u_wb_stage/wb_data_reg[76]/Q
                         net (fo=5, routed)           0.078     2.146    u_regfile/rf_reg_r1_0_31_12_17/DIA0
    SLICE_X90Y111        RAMD32                                       r  u_regfile/rf_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.845     2.474    u_regfile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X90Y111        RAMD32                                       r  u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.535     1.939    
    SLICE_X90Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.086    u_regfile/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu_mid/u_axi_bridge/awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.006%)  route 0.318ns (65.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    cpu_mid/u_axi_bridge/clk_out1
    SLICE_X84Y147        FDRE                                         r  cpu_mid/u_axi_bridge/awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDRE (Prop_fdre_C_Q)         0.164     2.083 r  cpu_mid/u_axi_bridge/awaddr_reg[2]/Q
                         net (fo=1, routed)           0.318     2.402    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC0
    SLICE_X84Y159        RAMD32                                       r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.832     2.462    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X84Y159        RAMD32                                       r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.277     2.185    
    SLICE_X84Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.329    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.261%)  route 0.235ns (64.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.574     1.926    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X91Y154        FDRE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y154        FDRE (Prop_fdre_C_Q)         0.128     2.054 r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[33]/Q
                         net (fo=1, routed)           0.235     2.289    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_5
    SLICE_X88Y148        FDRE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.845     2.474    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X88Y148        FDRE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]/C
                         clock pessimism             -0.277     2.197    
    SLICE_X88Y148        FDRE (Hold_fdre_C_D)         0.009     2.206    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_debug_top/u_uart_recv/uart_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debug_top/u_trace_debug/break_pc_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.881%)  route 0.239ns (65.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.582     1.934    u_debug_top/u_uart_recv/clk_out1
    SLICE_X101Y151       FDCE                                         r  u_debug_top/u_uart_recv/uart_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y151       FDCE (Prop_fdce_C_Q)         0.128     2.062 r  u_debug_top/u_uart_recv/uart_data_reg[5]/Q
                         net (fo=13, routed)          0.239     2.301    u_debug_top/u_trace_debug/break_pc_reg[31]_1[5]
    SLICE_X100Y145       FDCE                                         r  u_debug_top/u_trace_debug/break_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.854     2.483    u_debug_top/u_trace_debug/clk_out1
    SLICE_X100Y145       FDCE                                         r  u_debug_top/u_trace_debug/break_pc_reg[21]/C
                         clock pessimism             -0.277     2.206    
    SLICE_X100Y145       FDCE (Hold_fdce_C_D)        -0.002     2.204    u_debug_top/u_trace_debug/break_pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu_mid/u_wb_stage/wb_data_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.032%)  route 0.120ns (45.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.564     1.916    cpu_mid/u_wb_stage/clk_out1
    SLICE_X87Y110        FDRE                                         r  cpu_mid/u_wb_stage/wb_data_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.141     2.057 r  cpu_mid/u_wb_stage/wb_data_reg[68]/Q
                         net (fo=5, routed)           0.120     2.177    u_regfile/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X84Y110        RAMD32                                       r  u_regfile/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.834     2.463    u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y110        RAMD32                                       r  u_regfile/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.531     1.932    
    SLICE_X84Y110        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.076    u_regfile/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_debug_top/u_uart_recv/uart_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_debug_top/u_trace_debug/break_pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.128%)  route 0.266ns (61.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.585     1.937    u_debug_top/u_uart_recv/clk_out1
    SLICE_X102Y152       FDCE                                         r  u_debug_top/u_uart_recv/uart_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y152       FDCE (Prop_fdce_C_Q)         0.164     2.101 r  u_debug_top/u_uart_recv/uart_data_reg[4]/Q
                         net (fo=14, routed)          0.266     2.368    u_debug_top/u_trace_debug/break_pc_reg[31]_1[4]
    SLICE_X100Y145       FDCE                                         r  u_debug_top/u_trace_debug/break_pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.854     2.483    u_debug_top/u_trace_debug/clk_out1
    SLICE_X100Y145       FDCE                                         r  u_debug_top/u_trace_debug/break_pc_reg[20]/C
                         clock pessimism             -0.277     2.206    
    SLICE_X100Y145       FDCE (Hold_fdce_C_D)         0.059     2.265    u_debug_top/u_trace_debug/break_pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cpu_mid/u_axi_bridge/awaddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.299%)  route 0.376ns (72.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.566     1.918    cpu_mid/u_axi_bridge/clk_out1
    SLICE_X81Y146        FDRE                                         r  cpu_mid/u_axi_bridge/awaddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDRE (Prop_fdre_C_Q)         0.141     2.059 r  cpu_mid/u_axi_bridge/awaddr_reg[8]/Q
                         net (fo=1, routed)           0.376     2.435    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIC0
    SLICE_X80Y156        RAMD32                                       r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.834     2.464    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X80Y156        RAMD32                                       r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
                         clock pessimism             -0.277     2.187    
    SLICE_X80Y156        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.331    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cpu_mid/u_wb_stage/wb_data_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.228%)  route 0.151ns (51.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.573     1.925    cpu_mid/u_wb_stage/clk_out1
    SLICE_X89Y109        FDRE                                         r  cpu_mid/u_wb_stage/wb_data_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     2.066 r  cpu_mid/u_wb_stage/wb_data_reg[70]/Q
                         net (fo=5, routed)           0.151     2.218    u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X90Y110        RAMD32                                       r  u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.845     2.474    u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X90Y110        RAMD32                                       r  u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.511     1.963    
    SLICE_X90Y110        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.110    u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu_mid/u_exe_stage/exe_data_reg[221]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_mid/d_cache/requestBuffer_wdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.575     1.927    cpu_mid/u_exe_stage/clk_out1
    SLICE_X71Y110        FDRE                                         r  cpu_mid/u_exe_stage/exe_data_reg[221]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDRE (Prop_fdre_C_Q)         0.141     2.068 r  cpu_mid/u_exe_stage/exe_data_reg[221]/Q
                         net (fo=1, routed)           0.055     2.124    cpu_mid/u_exe_stage/forwardDataB[20]
    SLICE_X70Y110        LUT6 (Prop_lut6_I5_O)        0.045     2.169 r  cpu_mid/u_exe_stage/requestBuffer_wdata[20]_i_1/O
                         net (fo=1, routed)           0.000     2.169    cpu_mid/d_cache/requestBuffer_wdata_reg[31]_0[20]
    SLICE_X70Y110        FDRE                                         r  cpu_mid/d_cache/requestBuffer_wdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.846     2.475    cpu_mid/d_cache/clk_out1
    SLICE_X70Y110        FDRE                                         r  cpu_mid/d_cache/requestBuffer_wdata_reg[20]/C
                         clock pessimism             -0.535     1.940    
    SLICE_X70Y110        FDRE (Hold_fdre_C_D)         0.120     2.060    cpu_mid/d_cache/requestBuffer_wdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.863%)  route 0.257ns (55.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y149        FDPE (Prop_fdpe_C_Q)         0.164     2.083 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=1, routed)           0.257     2.340    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_reg_1
    SLICE_X83Y147        LUT6 (Prop_lut6_I4_O)        0.045     2.385 r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1__0/O
                         net (fo=2, routed)           0.000     2.385    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg_0
    SLICE_X83Y147        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.836     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X83Y147        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.282     2.183    
    SLICE_X83Y147        FDPE (Hold_fdpe_C_D)         0.092     2.275    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll_33
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_33/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y42    cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y42    cpu_mid/d_cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y43    cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y43    cpu_mid/d_cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y44    cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y44    cpu_mid/d_cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y42    cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y42    cpu_mid/d_cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y46    cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X3Y46    cpu_mid/d_cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X84Y164   AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.630ns (32.592%)  route 1.303ns (67.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 3.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.462    -1.482    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.398    -1.084 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.798    -0.286    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X37Y176        LUT2 (Prop_lut2_I0_O)        0.232    -0.054 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.505     0.451    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347     3.912    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism             -0.444     3.468    
                         clock uncertainty           -0.067     3.401    
    SLICE_X40Y177        FDRE (Setup_fdre_C_R)       -0.423     2.978    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.630ns (32.592%)  route 1.303ns (67.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 3.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.462    -1.482    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.398    -1.084 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.798    -0.286    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X37Y176        LUT2 (Prop_lut2_I0_O)        0.232    -0.054 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.505     0.451    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347     3.912    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism             -0.444     3.468    
                         clock uncertainty           -0.067     3.401    
    SLICE_X40Y177        FDRE (Setup_fdre_C_R)       -0.423     2.978    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.630ns (32.592%)  route 1.303ns (67.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 3.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.462    -1.482    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.398    -1.084 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.798    -0.286    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X37Y176        LUT2 (Prop_lut2_I0_O)        0.232    -0.054 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.505     0.451    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347     3.912    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism             -0.444     3.468    
                         clock uncertainty           -0.067     3.401    
    SLICE_X40Y177        FDRE (Setup_fdre_C_R)       -0.423     2.978    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.630ns (32.592%)  route 1.303ns (67.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 3.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.462    -1.482    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.398    -1.084 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.798    -0.286    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X37Y176        LUT2 (Prop_lut2_I0_O)        0.232    -0.054 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.505     0.451    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347     3.912    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism             -0.444     3.468    
                         clock uncertainty           -0.067     3.401    
    SLICE_X40Y177        FDRE (Setup_fdre_C_R)       -0.423     2.978    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.630ns (32.592%)  route 1.303ns (67.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 3.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.462    -1.482    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.398    -1.084 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.798    -0.286    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X37Y176        LUT2 (Prop_lut2_I0_O)        0.232    -0.054 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.505     0.451    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347     3.912    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism             -0.444     3.468    
                         clock uncertainty           -0.067     3.401    
    SLICE_X40Y177        FDRE (Setup_fdre_C_R)       -0.423     2.978    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.692ns (29.189%)  route 1.679ns (70.811%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 3.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.449    -1.495    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y176        FDRE (Prop_fdre_C_Q)         0.348    -1.147 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/Q
                         net (fo=4, routed)           0.850    -0.297    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
    SLICE_X39Y177        LUT6 (Prop_lut6_I5_O)        0.239    -0.058 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3/O
                         net (fo=5, routed)           0.829     0.771    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3_n_0
    SLICE_X40Y177        LUT2 (Prop_lut2_I0_O)        0.105     0.876 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[6]_i_1/O
                         net (fo=1, routed)           0.000     0.876    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/p_0_in__0[6]
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347     3.912    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism             -0.429     3.483    
                         clock uncertainty           -0.067     3.416    
    SLICE_X40Y177        FDRE (Setup_fdre_C_D)        0.072     3.488    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          3.488    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.705ns (29.575%)  route 1.679ns (70.425%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 3.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.449    -1.495    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y176        FDRE (Prop_fdre_C_Q)         0.348    -1.147 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/Q
                         net (fo=4, routed)           0.850    -0.297    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
    SLICE_X39Y177        LUT6 (Prop_lut6_I5_O)        0.239    -0.058 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3/O
                         net (fo=5, routed)           0.829     0.771    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3_n_0
    SLICE_X40Y177        LUT3 (Prop_lut3_I0_O)        0.118     0.889 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.889    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/p_0_in__0[7]
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.347     3.912    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism             -0.429     3.483    
                         clock uncertainty           -0.067     3.416    
    SLICE_X40Y177        FDRE (Setup_fdre_C_D)        0.106     3.522    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          3.522    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.630ns (33.901%)  route 1.228ns (66.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.090ns = ( 3.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.462    -1.482    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.398    -1.084 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.798    -0.286    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X37Y176        LUT2 (Prop_lut2_I0_O)        0.232    -0.054 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.430     0.377    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X38Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.345     3.910    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism             -0.444     3.466    
                         clock uncertainty           -0.067     3.399    
    SLICE_X38Y176        FDRE (Setup_fdre_C_R)       -0.352     3.047    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          3.047    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.630ns (33.901%)  route 1.228ns (66.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.090ns = ( 3.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.462    -1.482    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.398    -1.084 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.798    -0.286    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X37Y176        LUT2 (Prop_lut2_I0_O)        0.232    -0.054 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.430     0.377    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X38Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.345     3.910    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism             -0.444     3.466    
                         clock uncertainty           -0.067     3.399    
    SLICE_X38Y176        FDRE (Setup_fdre_C_R)       -0.352     3.047    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          3.047    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.630ns (33.901%)  route 1.228ns (66.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.090ns = ( 3.910 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.482ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.462    -1.482    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.398    -1.084 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.798    -0.286    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X37Y176        LUT2 (Prop_lut2_I0_O)        0.232    -0.054 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.430     0.377    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X38Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     7.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890     1.003 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     2.488    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     2.565 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.345     3.910    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X38Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism             -0.444     3.466    
                         clock uncertainty           -0.067     3.399    
    SLICE_X38Y176        FDRE (Setup_fdre_C_R)       -0.352     3.047    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          3.047    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  2.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.907%)  route 0.116ns (45.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.608    -0.421    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.116    -0.164    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X21Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.175    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X21Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism             -0.212    -0.387    
    SLICE_X21Y175        FDRE (Hold_fdre_C_D)         0.075    -0.312    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.202%)  route 0.057ns (30.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.076ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.699    -0.330    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X39Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y243        FDPE (Prop_fdpe_C_Q)         0.128    -0.202 r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/Q
                         net (fo=1, routed)           0.057    -0.145    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][7]
    SLICE_X38Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.975    -0.076    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X38Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
                         clock pessimism             -0.241    -0.317    
    SLICE_X38Y243        FDPE (Hold_fdpe_C_D)         0.018    -0.299    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.608    -0.421    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.164    -0.257 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.055    -0.202    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.877    -0.174    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.247    -0.421    
    SLICE_X22Y176        FDRE (Hold_fdre_C_D)         0.060    -0.361    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.438%)  route 0.061ns (22.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.602    -0.427    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X40Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y177        FDRE (Prop_fdre_C_Q)         0.164    -0.263 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/Q
                         net (fo=2, routed)           0.061    -0.202    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
    SLICE_X41Y177        LUT6 (Prop_lut6_I0_O)        0.045    -0.157 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000    -0.157    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X41Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.871    -0.180    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X41Y177        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism             -0.234    -0.414    
    SLICE_X41Y177        FDRE (Hold_fdre_C_D)         0.091    -0.323    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.274%)  route 0.072ns (25.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.600    -0.429    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X36Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y176        FDRE (Prop_fdre_C_Q)         0.164    -0.265 f  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.072    -0.193    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X37Y176        LUT4 (Prop_lut4_I2_O)        0.045    -0.148 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000    -0.148    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X37Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.869    -0.182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism             -0.234    -0.416    
    SLICE_X37Y176        FDRE (Hold_fdre_C_D)         0.091    -0.325    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.076ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.699    -0.330    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X38Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y243        FDPE (Prop_fdpe_C_Q)         0.141    -0.189 r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/Q
                         net (fo=1, routed)           0.118    -0.070    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][13]
    SLICE_X38Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.975    -0.076    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X38Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C
                         clock pessimism             -0.254    -0.330    
    SLICE_X38Y243        FDPE (Hold_fdpe_C_D)         0.075    -0.255    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.954%)  route 0.107ns (43.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.608    -0.421    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/Q
                         net (fo=1, routed)           0.107    -0.173    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/p_0_in[10]
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.175    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                         clock pessimism             -0.234    -0.409    
    SLICE_X23Y175        FDRE (Hold_fdre_C_D)         0.046    -0.363    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.890%)  route 0.103ns (42.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.076ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.699    -0.330    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X39Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y243        FDPE (Prop_fdpe_C_Q)         0.141    -0.189 r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.103    -0.086    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][0]
    SLICE_X39Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.975    -0.076    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X39Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C
                         clock pessimism             -0.254    -0.330    
    SLICE_X39Y243        FDPE (Hold_fdpe_C_D)         0.047    -0.283    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.155%)  route 0.110ns (43.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.076ns
    Source Clock Delay      (SCD):    -0.330ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.699    -0.330    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X39Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y243        FDPE (Prop_fdpe_C_Q)         0.141    -0.189 r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]/Q
                         net (fo=1, routed)           0.110    -0.078    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][2]
    SLICE_X39Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.975    -0.076    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X39Y243        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                         clock pessimism             -0.254    -0.330    
    SLICE_X39Y243        FDPE (Hold_fdpe_C_D)         0.047    -0.283    mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.654%)  route 0.105ns (33.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.600    -0.429    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X36Y176        FDSE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y176        FDSE (Prop_fdse_C_Q)         0.164    -0.265 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.105    -0.160    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X37Y176        LUT5 (Prop_lut5_I1_O)        0.045    -0.115 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000    -0.115    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X37Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.869    -0.182    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X37Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism             -0.234    -0.416    
    SLICE_X37Y176        FDRE (Hold_fdre_C_D)         0.092    -0.324    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_pll_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         5.000       1.000      XADC_X0Y0        mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y17   clk_pll_1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y3   clk_pll_1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X22Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X22Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  mig_axi/u_mig_axi_32_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3   clk_pll_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X22Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X22Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X22Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X22Y176    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll_33
  To Clock:  clk_out2_clk_pll_33

Setup :            0  Failing Endpoints,  Worst Slack       12.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.723ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/receiver/counter_t_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.907ns  (logic 0.630ns (3.726%)  route 16.277ns (96.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 35.490 - 30.303 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.472     5.571    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X20Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y179        FDRE (Prop_fdre_C_Q)         0.398     5.969 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         5.965    11.934    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X102Y158       LUT1 (Prop_lut1_I0_O)        0.232    12.166 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       10.313    22.478    APB_DEV/uart0/regs/receiver/SR[0]
    SLICE_X42Y121        FDSE                                         r  APB_DEV/uart0/regs/receiver/counter_t_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.290    35.490    APB_DEV/uart0/regs/receiver/clk_out2
    SLICE_X42Y121        FDSE                                         r  APB_DEV/uart0/regs/receiver/counter_t_reg[2]/C
                         clock pessimism              0.201    35.692    
                         clock uncertainty           -0.068    35.624    
    SLICE_X42Y121        FDSE (Setup_fdse_C_S)       -0.423    35.201    APB_DEV/uart0/regs/receiver/counter_t_reg[2]
  -------------------------------------------------------------------
                         required time                         35.201    
                         arrival time                         -22.478    
  -------------------------------------------------------------------
                         slack                                 12.723    

Slack (MET) :             12.723ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/receiver/counter_t_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.907ns  (logic 0.630ns (3.726%)  route 16.277ns (96.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 35.490 - 30.303 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.472     5.571    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X20Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y179        FDRE (Prop_fdre_C_Q)         0.398     5.969 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         5.965    11.934    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X102Y158       LUT1 (Prop_lut1_I0_O)        0.232    12.166 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       10.313    22.478    APB_DEV/uart0/regs/receiver/SR[0]
    SLICE_X42Y121        FDSE                                         r  APB_DEV/uart0/regs/receiver/counter_t_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.290    35.490    APB_DEV/uart0/regs/receiver/clk_out2
    SLICE_X42Y121        FDSE                                         r  APB_DEV/uart0/regs/receiver/counter_t_reg[3]/C
                         clock pessimism              0.201    35.692    
                         clock uncertainty           -0.068    35.624    
    SLICE_X42Y121        FDSE (Setup_fdse_C_S)       -0.423    35.201    APB_DEV/uart0/regs/receiver/counter_t_reg[3]
  -------------------------------------------------------------------
                         required time                         35.201    
                         arrival time                         -22.478    
  -------------------------------------------------------------------
                         slack                                 12.723    

Slack (MET) :             12.723ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/receiver/counter_t_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.907ns  (logic 0.630ns (3.726%)  route 16.277ns (96.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 35.490 - 30.303 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.472     5.571    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X20Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y179        FDRE (Prop_fdre_C_Q)         0.398     5.969 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         5.965    11.934    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X102Y158       LUT1 (Prop_lut1_I0_O)        0.232    12.166 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       10.313    22.478    APB_DEV/uart0/regs/receiver/SR[0]
    SLICE_X42Y121        FDSE                                         r  APB_DEV/uart0/regs/receiver/counter_t_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.290    35.490    APB_DEV/uart0/regs/receiver/clk_out2
    SLICE_X42Y121        FDSE                                         r  APB_DEV/uart0/regs/receiver/counter_t_reg[4]/C
                         clock pessimism              0.201    35.692    
                         clock uncertainty           -0.068    35.624    
    SLICE_X42Y121        FDSE (Setup_fdse_C_S)       -0.423    35.201    APB_DEV/uart0/regs/receiver/counter_t_reg[4]
  -------------------------------------------------------------------
                         required time                         35.201    
                         arrival time                         -22.478    
  -------------------------------------------------------------------
                         slack                                 12.723    

Slack (MET) :             12.794ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/receiver/counter_t_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.907ns  (logic 0.630ns (3.726%)  route 16.277ns (96.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 35.490 - 30.303 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.472     5.571    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X20Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y179        FDRE (Prop_fdre_C_Q)         0.398     5.969 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         5.965    11.934    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X102Y158       LUT1 (Prop_lut1_I0_O)        0.232    12.166 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       10.313    22.478    APB_DEV/uart0/regs/receiver/SR[0]
    SLICE_X43Y121        FDSE                                         r  APB_DEV/uart0/regs/receiver/counter_t_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.290    35.490    APB_DEV/uart0/regs/receiver/clk_out2
    SLICE_X43Y121        FDSE                                         r  APB_DEV/uart0/regs/receiver/counter_t_reg[1]/C
                         clock pessimism              0.201    35.692    
                         clock uncertainty           -0.068    35.624    
    SLICE_X43Y121        FDSE (Setup_fdse_C_S)       -0.352    35.272    APB_DEV/uart0/regs/receiver/counter_t_reg[1]
  -------------------------------------------------------------------
                         required time                         35.272    
                         arrival time                         -22.478    
  -------------------------------------------------------------------
                         slack                                 12.794    

Slack (MET) :             12.794ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/receiver/counter_t_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.907ns  (logic 0.630ns (3.726%)  route 16.277ns (96.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 35.490 - 30.303 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.472     5.571    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X20Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y179        FDRE (Prop_fdre_C_Q)         0.398     5.969 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         5.965    11.934    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X102Y158       LUT1 (Prop_lut1_I0_O)        0.232    12.166 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       10.313    22.478    APB_DEV/uart0/regs/receiver/SR[0]
    SLICE_X43Y121        FDSE                                         r  APB_DEV/uart0/regs/receiver/counter_t_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.290    35.490    APB_DEV/uart0/regs/receiver/clk_out2
    SLICE_X43Y121        FDSE                                         r  APB_DEV/uart0/regs/receiver/counter_t_reg[5]/C
                         clock pessimism              0.201    35.692    
                         clock uncertainty           -0.068    35.624    
    SLICE_X43Y121        FDSE (Setup_fdse_C_S)       -0.352    35.272    APB_DEV/uart0/regs/receiver/counter_t_reg[5]
  -------------------------------------------------------------------
                         required time                         35.272    
                         arrival time                         -22.478    
  -------------------------------------------------------------------
                         slack                                 12.794    

Slack (MET) :             13.063ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/receiver/rf_push_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.713ns  (logic 0.630ns (3.770%)  route 16.083ns (96.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns = ( 35.565 - 30.303 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.472     5.571    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X20Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y179        FDRE (Prop_fdre_C_Q)         0.398     5.969 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         5.965    11.934    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X102Y158       LUT1 (Prop_lut1_I0_O)        0.232    12.166 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)       10.118    22.284    APB_DEV/uart0/regs/receiver/SR[0]
    SLICE_X39Y120        FDRE                                         r  APB_DEV/uart0/regs/receiver/rf_push_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.365    35.565    APB_DEV/uart0/regs/receiver/clk_out2
    SLICE_X39Y120        FDRE                                         r  APB_DEV/uart0/regs/receiver/rf_push_q_reg/C
                         clock pessimism              0.201    35.767    
                         clock uncertainty           -0.068    35.699    
    SLICE_X39Y120        FDRE (Setup_fdre_C_R)       -0.352    35.347    APB_DEV/uart0/regs/receiver/rf_push_q_reg
  -------------------------------------------------------------------
                         required time                         35.347    
                         arrival time                         -22.284    
  -------------------------------------------------------------------
                         slack                                 13.063    

Slack (MET) :             13.117ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/block_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.584ns  (logic 0.630ns (3.799%)  route 15.954ns (96.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 35.562 - 30.303 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.472     5.571    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X20Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y179        FDRE (Prop_fdre_C_Q)         0.398     5.969 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         5.965    11.934    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X102Y158       LUT1 (Prop_lut1_I0_O)        0.232    12.166 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)        9.989    22.155    APB_DEV/uart0/regs/SR[0]
    SLICE_X40Y123        FDRE                                         r  APB_DEV/uart0/regs/block_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.361    35.562    APB_DEV/uart0/regs/clk_out2
    SLICE_X40Y123        FDRE                                         r  APB_DEV/uart0/regs/block_cnt_reg[4]/C
                         clock pessimism              0.201    35.763    
                         clock uncertainty           -0.068    35.695    
    SLICE_X40Y123        FDRE (Setup_fdre_C_R)       -0.423    35.272    APB_DEV/uart0/regs/block_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         35.272    
                         arrival time                         -22.155    
  -------------------------------------------------------------------
                         slack                                 13.117    

Slack (MET) :             13.117ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/block_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.584ns  (logic 0.630ns (3.799%)  route 15.954ns (96.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 35.562 - 30.303 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.472     5.571    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X20Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y179        FDRE (Prop_fdre_C_Q)         0.398     5.969 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         5.965    11.934    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X102Y158       LUT1 (Prop_lut1_I0_O)        0.232    12.166 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)        9.989    22.155    APB_DEV/uart0/regs/SR[0]
    SLICE_X40Y123        FDRE                                         r  APB_DEV/uart0/regs/block_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.361    35.562    APB_DEV/uart0/regs/clk_out2
    SLICE_X40Y123        FDRE                                         r  APB_DEV/uart0/regs/block_cnt_reg[5]/C
                         clock pessimism              0.201    35.763    
                         clock uncertainty           -0.068    35.695    
    SLICE_X40Y123        FDRE (Setup_fdre_C_R)       -0.423    35.272    APB_DEV/uart0/regs/block_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         35.272    
                         arrival time                         -22.155    
  -------------------------------------------------------------------
                         slack                                 13.117    

Slack (MET) :             13.188ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/block_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.584ns  (logic 0.630ns (3.799%)  route 15.954ns (96.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 35.562 - 30.303 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.472     5.571    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X20Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y179        FDRE (Prop_fdre_C_Q)         0.398     5.969 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         5.965    11.934    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X102Y158       LUT1 (Prop_lut1_I0_O)        0.232    12.166 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)        9.989    22.155    APB_DEV/uart0/regs/SR[0]
    SLICE_X41Y123        FDRE                                         r  APB_DEV/uart0/regs/block_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.361    35.562    APB_DEV/uart0/regs/clk_out2
    SLICE_X41Y123        FDRE                                         r  APB_DEV/uart0/regs/block_cnt_reg[3]/C
                         clock pessimism              0.201    35.763    
                         clock uncertainty           -0.068    35.695    
    SLICE_X41Y123        FDRE (Setup_fdre_C_R)       -0.352    35.343    APB_DEV/uart0/regs/block_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         35.343    
                         arrival time                         -22.155    
  -------------------------------------------------------------------
                         slack                                 13.188    

Slack (MET) :             13.234ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            APB_DEV/uart0/regs/block_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        16.466ns  (logic 0.630ns (3.826%)  route 15.836ns (96.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 35.560 - 30.303 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.472     5.571    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/S_AXI_ACLK[0]
    SLICE_X20Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y179        FDRE (Prop_fdre_C_Q)         0.398     5.969 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_aresetn_sync.s_axi_aresetn_pipe_reg[2]/Q
                         net (fo=107, routed)         5.965    11.934    APB_DEV/nand_module/NAND/S00_AXI_ARESET_OUT_N
    SLICE_X102Y158       LUT1 (Prop_lut1_I0_O)        0.232    12.166 r  APB_DEV/nand_module/NAND/dma_req_in_reg_1_i_1/O
                         net (fo=1470, routed)        9.871    22.037    APB_DEV/uart0/regs/SR[0]
    SLICE_X40Y124        FDRE                                         r  APB_DEV/uart0/regs/block_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.360    35.560    APB_DEV/uart0/regs/clk_out2
    SLICE_X40Y124        FDRE                                         r  APB_DEV/uart0/regs/block_cnt_reg[0]/C
                         clock pessimism              0.201    35.762    
                         clock uncertainty           -0.068    35.694    
    SLICE_X40Y124        FDRE (Setup_fdre_C_R)       -0.423    35.271    APB_DEV/uart0/regs/block_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         35.271    
                         arrival time                         -22.037    
  -------------------------------------------------------------------
                         slack                                 13.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.247ns (53.438%)  route 0.215ns (46.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y149        FDRE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDRE (Prop_fdre_C_Q)         0.148     2.067 r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/Q
                         net (fo=4, routed)           0.215     2.283    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[2][3]
    SLICE_X80Y150        LUT2 (Prop_lut2_I1_O)        0.099     2.382 r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     2.382    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[2]
    SLICE_X80Y150        FDRE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.835     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y150        FDRE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                         clock pessimism             -0.277     2.188    
    SLICE_X80Y150        FDRE (Hold_fdre_C_D)         0.121     2.309    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.966%)  route 0.116ns (45.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.581     1.933    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/S_AXI_ACLK[0]
    SLICE_X55Y160        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.141     2.074 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[48]/Q
                         net (fo=1, routed)           0.116     2.190    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/DIA0
    SLICE_X52Y161        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.851     2.481    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/WCLK
    SLICE_X52Y161        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.511     1.970    
    SLICE_X52Y161        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.117    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.003%)  route 0.115ns (44.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.578     1.930    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/S_AXI_ACLK[0]
    SLICE_X55Y166        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.141     2.071 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[36]/Q
                         net (fo=1, routed)           0.115     2.187    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/DIA0
    SLICE_X52Y166        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.846     2.476    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X52Y166        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.511     1.965    
    SLICE_X52Y166        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.112    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.628%)  route 0.117ns (45.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.576     1.928    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/S_AXI_ACLK[0]
    SLICE_X58Y166        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y166        FDRE (Prop_fdre_C_Q)         0.141     2.069 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[32]/Q
                         net (fo=1, routed)           0.117     2.187    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/DIB0
    SLICE_X56Y166        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.846     2.476    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/WCLK
    SLICE_X56Y166        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB/CLK
                         clock pessimism             -0.511     1.965    
    SLICE_X56Y166        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.111    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.274%)  route 0.119ns (45.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.577     1.929    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/S_AXI_ACLK[0]
    SLICE_X58Y165        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y165        FDRE (Prop_fdre_C_Q)         0.141     2.070 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[60]/Q
                         net (fo=1, routed)           0.119     2.189    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/DIA0
    SLICE_X56Y165        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.847     2.477    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/WCLK
    SLICE_X56Y165        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.511     1.966    
    SLICE_X56Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.113    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.274%)  route 0.119ns (45.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.557     1.909    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/S_AXI_ACLK[0]
    SLICE_X82Y167        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y167        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_reg[60]/Q
                         net (fo=1, routed)           0.119     2.169    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/DIA0
    SLICE_X80Y167        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.826     2.456    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/WCLK
    SLICE_X80Y167        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.511     1.945    
    SLICE_X80Y167        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.092    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.576     1.928    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/S_AXI_ACLK[0]
    SLICE_X55Y181        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.141     2.069 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[1].register_slice_inst/ar_pipe/storage_data1_reg[62]/Q
                         net (fo=1, routed)           0.098     2.167    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/DIB0
    SLICE_X56Y182        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.845     2.475    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/WCLK
    SLICE_X56Y182        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMB/CLK
                         clock pessimism             -0.532     1.943    
    SLICE_X56Y182        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.089    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMB
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.274%)  route 0.119ns (45.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.579     1.931    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/S_AXI_ACLK[0]
    SLICE_X54Y165        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y165        FDRE (Prop_fdre_C_Q)         0.141     2.072 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[66]/Q
                         net (fo=1, routed)           0.119     2.191    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_66_71/DIA0
    SLICE_X52Y165        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.847     2.477    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_66_71/WCLK
    SLICE_X52Y165        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.511     1.966    
    SLICE_X52Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.113    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.238%)  route 0.119ns (45.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.556     1.908    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/S_AXI_ACLK[0]
    SLICE_X82Y168        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y168        FDRE (Prop_fdre_C_Q)         0.141     2.049 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[0].register_slice_inst/ar_pipe/storage_data1_reg[54]/Q
                         net (fo=1, routed)           0.119     2.168    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/DIA0
    SLICE_X80Y169        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.824     2.454    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/WCLK
    SLICE_X80Y169        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.511     1.943    
    SLICE_X80Y169        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.090    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out2_clk_pll_33
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.354%)  route 0.118ns (45.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.577     1.929    mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/S_AXI_ACLK[0]
    SLICE_X58Y165        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y165        FDRE (Prop_fdre_C_Q)         0.141     2.070 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_register_slice_bank/gen_reg_slot[2].register_slice_inst/w_pipe/storage_data1_reg[64]/Q
                         net (fo=1, routed)           0.118     2.189    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/DIC0
    SLICE_X56Y165        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.847     2.477    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/WCLK
    SLICE_X56Y165        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMC/CLK
                         clock pessimism             -0.511     1.966    
    SLICE_X56Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.110    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_60_65/RAMC
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_pll_33
Waveform(ns):       { 0.000 15.152 }
Period(ns):         30.303
Sources:            { clk_pll_33/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         30.303      28.133     RAMB18_X6Y71    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         30.303      28.133     RAMB18_X6Y78    ETHERNET_TOP/dpram_512x32_tx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         30.303      28.133     RAMB18_X6Y72    ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         30.303      28.711     BUFGCTRL_X0Y0   clk_pll_33/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         30.303      29.054     PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X76Y160   APB_DEV/AA_apb_mux16/arb_2_1/dma_grant_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X76Y160   APB_DEV/AA_apb_mux16/arb_2_1/dma_grant_reg_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X76Y160   APB_DEV/AA_apb_mux16/arb_2_1/dma_grant_reg_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X79Y155   APB_DEV/AA_axi2apb_bridge_cpu/apb_high_24b_wr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         30.303      29.303     SLICE_X78Y153   APB_DEV/AA_axi2apb_bridge_cpu/apb_high_24b_wr_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       30.303      129.697    PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         15.152      14.022     SLICE_X40Y122   APB_DEV/uart0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll_33
  To Clock:  clkfbout_clk_pll_33

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll_33
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_33/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y6   clk_pll_33/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll_33/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18  clk_pll_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  clk_pll_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.250       0.001      PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.250       0.178      PHASER_OUT_PHY_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.071         1.250       0.179      PHASER_REF_X0Y4       mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.250       1.251      PHASER_REF_X0Y4       mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.250       158.750    PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X0Y4       mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.482         0.625       0.143      PHASER_REF_X0Y4       mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.482         0.625       0.143      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.625       0.143      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y203  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y203  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y204  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y204  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y205  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y205  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y206  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y206  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y209  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y209  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y203        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y203        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    14.937    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y203        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y203        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[1]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    14.937    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y203        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y203        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[3]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    14.937    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y203        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y203        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     6.651    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d2[2]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    14.937    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  8.286    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y204        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y204        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.464    14.939    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y204        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y204        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[1]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D3[1])
                                                     -0.464    14.939    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.397     5.859    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y204        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y204        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.231 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.652    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[3]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    14.939    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -6.652    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.403     5.865    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y212        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y212        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.237 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.658    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.458    14.945    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.403     5.865    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y212        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y212        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.237 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.658    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[1]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.458    14.945    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.529     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.308 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.462 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.403     5.865    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y212        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y212        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.237 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.658    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[3]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.502    13.684    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.078 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.223 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.462    
                         clock uncertainty           -0.059    15.403    
    IN_FIFO_X0Y16        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    14.945    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  8.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.590 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.590    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.519    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.695    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y209        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y209        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.825 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.026    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.496    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.695    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y209        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y209        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.825 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.201     3.026    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.496    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.695    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y209        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y209        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.825 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.202     3.027    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.496    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.695    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y209        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y209        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.825 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.202     3.027    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.496    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.693    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y206        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y206        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.823 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.024    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.486    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.693    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y206        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y206        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.823 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.201     3.024    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.486    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.693    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y206        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y206        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.823 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.202     3.025    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[2]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.486    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.693    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y206        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y206        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.823 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.202     3.025    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[3]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     2.486    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     1.247    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.442 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.532 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.692    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y205        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y205        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.822 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.023    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.532    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.751 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y16  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.847 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X0Y16        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.532    
    IN_FIFO_X0Y16        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.484    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.539    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y203  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y204  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y205  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y206  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y209  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y210  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y211  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y212  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y215  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y215  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y216  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y216  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y217  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y217  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y218  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y218  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.471         2.500       1.029      ILOGIC_X0Y221  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.471         2.500       1.029      ILOGIC_X0Y221  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     5.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y215        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y215        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.639    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d2[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.466    14.936    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     5.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y215        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y215        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.639    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d2[1]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.466    14.936    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     5.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y215        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y215        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.639    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d2[3]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.466    14.936    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.298ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.372ns (46.967%)  route 0.420ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.846ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.385     5.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y215        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y215        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.372     6.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.420     6.638    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d2[2]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.466    14.936    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  8.298    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     5.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y216        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y216        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.216 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d3[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.464    14.938    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     5.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y216        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y216        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.216 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d3[1]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D3[1])
                                                     -0.464    14.938    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.383     5.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y216        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y216        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.216 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d3[3]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.464    14.938    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     5.850    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y224        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y224        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.372     6.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.421     6.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d9[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.458    14.944    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     5.850    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y224        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y224        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.372     6.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.421     6.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d9[1]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.458    14.944    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.372ns (46.908%)  route 0.421ns (53.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 15.222 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.307 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.389     5.850    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y224        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y224        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.372     6.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.421     6.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d9[3]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.501    13.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    15.077 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145    15.222 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    15.222    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.239    15.461    
                         clock uncertainty           -0.059    15.402    
    IN_FIFO_X0Y17        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.458    14.944    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.589 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.589    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_wr_enable
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.518    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.690    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y221        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y221        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.820 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.021    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.495    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.690    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y221        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y221        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.820 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.201     3.021    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[1]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.495    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.690    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y221        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y221        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.820 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.202     3.022    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[2]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.495    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     2.690    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y221        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y221        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.820 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.202     3.022    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d6[3]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.495    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.688    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y218        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y218        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.818 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.019    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d5[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.485    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.688    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y218        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y218        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.818 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.201     3.019    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d5[1]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.485    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.688    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y218        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y218        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.818 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.202     3.020    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d5[2]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.485    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.130ns (39.152%)  route 0.202ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.688    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y218        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y218        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.818 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.202     3.020    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d5[3]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     2.485    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.130ns (39.270%)  route 0.201ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.204     1.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     2.441 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.531 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.156     2.687    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X0Y217        ISERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y217        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.817 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.201     3.018    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d4[0]
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.225     1.531    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     2.750 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X0Y17  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.846 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X0Y17        IN_FIFO                                      r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.315     2.531    
    IN_FIFO_X0Y17        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.535    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y215  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y216  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y217  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y218  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y221  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y222  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y223  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.471         10.000      8.529      ILOGIC_X0Y224  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.622ns (61.040%)  route 0.397ns (38.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 6.183 - 2.500 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X0Y4     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     4.501 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.397     4.898    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     6.183    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.196     6.379    
                         clock uncertainty           -0.065     6.314    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.009     6.305    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          6.305    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                  1.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     1.237    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X0Y4     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     1.550 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     1.696    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     1.521    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.284     1.237    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     1.360    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         2.500       1.025      PHY_CONTROL_X0Y4      mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         2.500       1.251      PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X0Y4      mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X0Y4      mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X0Y4      mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.535         1.250       0.715      PHY_CONTROL_X0Y4      mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.482         1.250       0.768      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.482         1.250       0.768      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns = ( 9.171 - 2.500 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.619 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     7.108 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     7.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.205 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.829 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     9.171    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.290     9.461    
                         clock uncertainty           -0.065     9.396    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D1)      -0.723     8.673    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.673    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns = ( 9.171 - 2.500 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.619 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     7.098 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     7.466    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.205 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.829 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     9.171    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.290     9.461    
                         clock uncertainty           -0.065     9.396    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D1)      -0.707     8.689    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.689    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.479ns (56.683%)  route 0.366ns (43.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns = ( 9.171 - 2.500 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.619 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     7.098 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.366     7.464    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.205 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.829 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     9.171    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.290     9.461    
                         clock uncertainty           -0.065     9.396    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.707     8.689    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.689    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.671ns = ( 9.171 - 2.500 ) 
    Source Clock Delay      (SCD):    6.619ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.619 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     7.108 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     7.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     6.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.205 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.829 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.342     9.171    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.290     9.461    
                         clock uncertainty           -0.065     9.396    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.564     8.832    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  1.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.346ns (70.174%)  route 0.147ns (29.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.592 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     3.938 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.147     4.085    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.955 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.133    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.363     3.770    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.093     3.677    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.592 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.938 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.148     4.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.955 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.133    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.363     3.770    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D1)       -0.093     3.677    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.351ns (69.225%)  route 0.156ns (30.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.592 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.943 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.156     4.099    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.955 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.133    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.363     3.770    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D1)       -0.113     3.657    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.351ns (69.225%)  route 0.156ns (30.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.133ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.592 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.943 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.156     4.099    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.955 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.133    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y208        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.363     3.770    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.113     3.657    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X0Y208  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X0Y208  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y202  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y203  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y204  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y205  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y206  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y209  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y210  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y211  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        3.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.438    
                         clock uncertainty           -0.065    11.373    
    OLOGIC_X0Y209        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.924    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X0Y205        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    11.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y205        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.439    
                         clock uncertainty           -0.065    11.374    
    OLOGIC_X0Y205        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.925    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X0Y206        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    11.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y206        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.439    
                         clock uncertainty           -0.065    11.374    
    OLOGIC_X0Y206        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.925    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.864    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[0]
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y202        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y203        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q3[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q3[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X0Y204        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y204        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y204        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q7[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[24]
    OLOGIC_X0Y210        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y210        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y210        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q8[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[28]
    OLOGIC_X0Y211        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y211        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y211        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.440    
                         clock uncertainty           -0.065    11.375    
    OLOGIC_X0Y212        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.366     7.059    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    11.438    
                         clock uncertainty           -0.065    11.373    
    OLOGIC_X0Y209        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    10.924    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  3.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y203        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y203        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y203        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.148     3.422    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y203        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.650    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.316    
    OLOGIC_X0Y212        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.335    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.650    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.316    
    OLOGIC_X0Y212        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.335    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.650    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.316    
    OLOGIC_X0Y212        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.335    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y202        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y202        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y16       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.315    
    OLOGIC_X0Y202        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.334    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y202   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y203   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y204   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y205   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y206   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y209   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y210   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y211   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y212   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.646ns = ( 9.146 - 2.500 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.608 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     7.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     7.472    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.168    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.195 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.819 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327     9.146    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.289     9.435    
                         clock uncertainty           -0.065     9.370    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.723     8.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.479ns (56.549%)  route 0.368ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.646ns = ( 9.146 - 2.500 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.608 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.479     7.087 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.368     7.455    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.168    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.195 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.819 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327     9.146    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.289     9.435    
                         clock uncertainty           -0.065     9.370    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.707     8.663    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.479ns (56.683%)  route 0.366ns (43.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.646ns = ( 9.146 - 2.500 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.608 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.479     7.087 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.366     7.453    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.168    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.195 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.819 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327     9.146    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.289     9.435    
                         clock uncertainty           -0.065     9.370    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.707     8.663    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.489ns (56.594%)  route 0.375ns (43.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.646ns = ( 9.146 - 2.500 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.662     6.608 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.489     7.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.375     7.472    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     3.850 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     5.609    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.682 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     6.168    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     8.195 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.624     8.819 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.327     9.146    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.289     9.435    
                         clock uncertainty           -0.065     9.370    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D2)      -0.564     8.806    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  1.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.346ns (70.174%)  route 0.147ns (29.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.585 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     3.931 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.147     4.078    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.946 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     4.119    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.361     3.758    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D2)       -0.093     3.665    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.665    
                         arrival time                           4.078    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.346ns (70.032%)  route 0.148ns (29.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.585 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.931 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.148     4.079    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.946 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     4.119    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.361     3.758    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D1)       -0.093     3.665    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.665    
                         arrival time                           4.079    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.351ns (69.225%)  route 0.156ns (30.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.585 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.936 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.156     4.092    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.946 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     4.119    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.361     3.758    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D1)       -0.113     3.645    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.351ns (69.225%)  route 0.156ns (30.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     3.585 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.936 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.156     4.092    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     3.946 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.173     4.119    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X0Y220        ODDR                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.361     3.758    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D2)       -0.113     3.645    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.645    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.447    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X0Y220  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X0Y220  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y214  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y215  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y216  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y217  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y218  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y221  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y222  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y223  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        3.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.416    
                         clock uncertainty           -0.065    11.351    
    OLOGIC_X0Y221        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.902    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 11.159 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X0Y217        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    11.159    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y217        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.417    
                         clock uncertainty           -0.065    11.352    
    OLOGIC_X0Y217        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.903    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 11.159 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X0Y218        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    11.159    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y218        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.417    
                         clock uncertainty           -0.065    11.352    
    OLOGIC_X0Y218        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.903    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[0]
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y214        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y215        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q3[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q3[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X0Y216        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y216        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y216        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q7[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[24]
    OLOGIC_X0Y222        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y222        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y222        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q8[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[28]
    OLOGIC_X0Y223        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y223        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y223        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.418    
                         clock uncertainty           -0.065    11.353    
    OLOGIC_X0Y224        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    10.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.366     7.048    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    11.416    
                         clock uncertainty           -0.065    11.351    
    OLOGIC_X0Y221        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    10.902    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  3.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y215        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y215        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y215        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.148     3.415    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y215        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.305    
    OLOGIC_X0Y224        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.324    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.305    
    OLOGIC_X0Y224        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.324    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.305    
    OLOGIC_X0Y224        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.324    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y214        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y214        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y17       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.304    
    OLOGIC_X0Y214        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.323    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y214   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y215   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y216   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y217   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y218   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y221   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y222   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y223   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         5.000       3.529      OLOGIC_X0Y224   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C         n/a            1.474         2.500       1.026      OLOGIC_X0Y226  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/C
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y231  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y232  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y227  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y228  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y230  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y233  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y234  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y235  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y236  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        8.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[28]
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.433    
                         clock uncertainty           -0.065    16.368    
    OLOGIC_X0Y231        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.919    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.433    
                         clock uncertainty           -0.065    16.368    
    OLOGIC_X0Y232        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.919    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[12]
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.433    
                         clock uncertainty           -0.065    16.368    
    OLOGIC_X0Y233        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.919    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.858    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 16.175 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.337    16.175    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.434    
                         clock uncertainty           -0.065    16.369    
    OLOGIC_X0Y230        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.920    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.920    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.435    
                         clock uncertainty           -0.065    16.370    
    OLOGIC_X0Y227        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.921    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.921    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q3[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q3[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.435    
                         clock uncertainty           -0.065    16.370    
    OLOGIC_X0Y228        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.921    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.921    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.435    
                         clock uncertainty           -0.065    16.370    
    OLOGIC_X0Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.921    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.921    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q8[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[20]
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.435    
                         clock uncertainty           -0.065    16.370    
    OLOGIC_X0Y235        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.921    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.921    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[0]
                         net (fo=1, routed)           0.368     7.061    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.435    
                         clock uncertainty           -0.065    16.370    
    OLOGIC_X0Y236        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.921    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.921    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    6.097ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.097 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.097    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     6.693 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[5]
                         net (fo=1, routed)           0.366     7.059    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[29]
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.260    16.433    
                         clock uncertainty           -0.065    16.368    
    OLOGIC_X0Y231        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    15.919    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.919    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  8.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.147     3.421    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[3]
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.274 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.148     3.422    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.314    
    OLOGIC_X0Y236        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.333    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.314    
    OLOGIC_X0Y236        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.333    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.314    
    OLOGIC_X0Y236        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.333    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[1]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[17]
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[2]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[18]
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.136 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.136    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y18       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.141     3.277 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q7[3]
                         net (fo=1, routed)           0.147     3.424    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dq[19]
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.335     3.313    
    OLOGIC_X0Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.424    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y231   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y232   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y227   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y228   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y230   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y233   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y234   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y235   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y236   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y237  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y243  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y244  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y238  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y239  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y240  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y241  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y242  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y245  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.500       1.029      OLOGIC_X0Y246  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        8.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y243        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y244        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y245        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 16.179 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.351    16.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.437    
                         clock uncertainty           -0.065    16.372    
    OLOGIC_X0Y241        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.923    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.923    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 16.179 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[20]
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.351    16.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.437    
                         clock uncertainty           -0.065    16.372    
    OLOGIC_X0Y242        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.923    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.923    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.596ns (61.822%)  route 0.368ns (38.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 16.180 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q0[0])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q0[0]
                         net (fo=1, routed)           0.368     7.050    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X0Y237        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    16.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y237        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.438    
                         clock uncertainty           -0.065    16.373    
    OLOGIC_X0Y237        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.449    15.924    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.924    
                         arrival time                          -7.050    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[5]
                         net (fo=1, routed)           0.366     7.048    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y243        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[6]
                         net (fo=1, routed)           0.366     7.048    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y243        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[7]
                         net (fo=1, routed)           0.366     7.048    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y243        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.596ns (61.951%)  route 0.366ns (38.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.086 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.086    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.596     6.682 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                         net (fo=1, routed)           0.366     7.048    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.259    16.436    
                         clock uncertainty           -0.065    16.371    
    OLOGIC_X0Y244        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.449    15.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.922    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  8.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y239        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y239        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.138ns (48.411%)  route 0.147ns (51.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.147     3.414    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y239        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.138ns (48.242%)  route 0.148ns (51.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.267 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.148     3.415    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y239        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     3.645    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.313    
    OLOGIC_X0Y248        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     3.645    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.313    
    OLOGIC_X0Y248        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.184     3.645    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.313    
    OLOGIC_X0Y248        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.332    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y238        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y238        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.948%)  route 0.147ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.129 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.129    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X0Y19       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     3.270 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.147     3.417    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.333     3.312    
    OLOGIC_X0Y238        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.331    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y237   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y243   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y244   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y238   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y239   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y240   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y241   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y242   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         10.000      8.529      OLOGIC_X0Y245   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X0Y19  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.592         10.000      8.408      BUFHCE_X0Y48     mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4   mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y4   mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 1.180ns (14.484%)  route 6.967ns (85.516%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.550     5.603    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X5Y195         FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.379     5.982 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         3.242     9.224    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_wdf_rdy
    SLICE_X43Y200        LUT5 (Prop_lut5_I1_O)        0.105     9.329 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1[25]_i_3/O
                         net (fo=5, routed)           0.760    10.089    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/mc_app_wdf_wren_reg_reg
    SLICE_X43Y203        LUT3 (Prop_lut3_I2_O)        0.126    10.215 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_wdf_wren_r1_i_2/O
                         net (fo=11, routed)          0.893    11.109    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axaddr_incr_reg[0]
    SLICE_X43Y196        LUT4 (Prop_lut4_I3_O)        0.289    11.398 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt[7]_i_3/O
                         net (fo=32, routed)          1.681    13.079    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]
    SLICE_X50Y201        LUT5 (Prop_lut5_I3_O)        0.281    13.360 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr[26]_i_1/O
                         net (fo=1, routed)           0.391    13.750    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]_1[26]
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.451    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]/C
                         clock pessimism              0.287    15.510    
                         clock uncertainty           -0.060    15.450    
    SLICE_X49Y202        FDRE (Setup_fdre_C_D)       -0.213    15.237    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.182ns (14.506%)  route 6.966ns (85.494%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.550     5.603    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X5Y195         FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.379     5.982 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         3.242     9.224    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_wdf_rdy
    SLICE_X43Y200        LUT5 (Prop_lut5_I1_O)        0.105     9.329 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1[25]_i_3/O
                         net (fo=5, routed)           0.760    10.089    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/mc_app_wdf_wren_reg_reg
    SLICE_X43Y203        LUT3 (Prop_lut3_I2_O)        0.126    10.215 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_wdf_wren_r1_i_2/O
                         net (fo=11, routed)          0.893    11.109    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axaddr_incr_reg[0]
    SLICE_X43Y196        LUT4 (Prop_lut4_I3_O)        0.289    11.398 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt[7]_i_3/O
                         net (fo=32, routed)          1.672    13.070    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]
    SLICE_X50Y200        LUT5 (Prop_lut5_I3_O)        0.283    13.353 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr[19]_i_1/O
                         net (fo=1, routed)           0.399    13.752    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]_1[19]
    SLICE_X51Y200        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.451    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X51Y200        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[19]/C
                         clock pessimism              0.287    15.510    
                         clock uncertainty           -0.060    15.450    
    SLICE_X51Y200        FDRE (Setup_fdre_C_D)       -0.202    15.248    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[19]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 1.182ns (14.691%)  route 6.864ns (85.309%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.550     5.603    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X5Y195         FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.379     5.982 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         3.242     9.224    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_wdf_rdy
    SLICE_X43Y200        LUT5 (Prop_lut5_I1_O)        0.105     9.329 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1[25]_i_3/O
                         net (fo=5, routed)           0.760    10.089    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/mc_app_wdf_wren_reg_reg
    SLICE_X43Y203        LUT3 (Prop_lut3_I2_O)        0.126    10.215 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_wdf_wren_r1_i_2/O
                         net (fo=11, routed)          0.893    11.109    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axaddr_incr_reg[0]
    SLICE_X43Y196        LUT4 (Prop_lut4_I3_O)        0.289    11.398 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt[7]_i_3/O
                         net (fo=32, routed)          1.682    13.080    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]
    SLICE_X50Y201        LUT5 (Prop_lut5_I3_O)        0.283    13.363 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr[25]_i_1/O
                         net (fo=1, routed)           0.287    13.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]_1[25]
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.451    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[25]/C
                         clock pessimism              0.287    15.510    
                         clock uncertainty           -0.060    15.450    
    SLICE_X49Y202        FDRE (Setup_fdre_C_D)       -0.195    15.255    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 1.186ns (15.068%)  route 6.685ns (84.932%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.550     5.603    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X5Y195         FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.379     5.982 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         3.242     9.224    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_wdf_rdy
    SLICE_X43Y200        LUT5 (Prop_lut5_I1_O)        0.105     9.329 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1[25]_i_3/O
                         net (fo=5, routed)           0.760    10.089    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/mc_app_wdf_wren_reg_reg
    SLICE_X43Y203        LUT3 (Prop_lut3_I2_O)        0.126    10.215 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_wdf_wren_r1_i_2/O
                         net (fo=11, routed)          0.893    11.109    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axaddr_incr_reg[0]
    SLICE_X43Y196        LUT4 (Prop_lut4_I3_O)        0.289    11.398 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt[7]_i_3/O
                         net (fo=32, routed)          1.528    12.926    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]
    SLICE_X51Y201        LUT5 (Prop_lut5_I3_O)        0.287    13.213 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr[20]_i_1/O
                         net (fo=1, routed)           0.262    13.475    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]_1[20]
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.451    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[20]/C
                         clock pessimism              0.287    15.510    
                         clock uncertainty           -0.060    15.450    
    SLICE_X49Y202        FDRE (Setup_fdre_C_D)       -0.245    15.205    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[20]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -13.475    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 1.180ns (14.959%)  route 6.708ns (85.041%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.550     5.603    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X5Y195         FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.379     5.982 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         3.242     9.224    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_wdf_rdy
    SLICE_X43Y200        LUT5 (Prop_lut5_I1_O)        0.105     9.329 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1[25]_i_3/O
                         net (fo=5, routed)           0.760    10.089    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/mc_app_wdf_wren_reg_reg
    SLICE_X43Y203        LUT3 (Prop_lut3_I2_O)        0.126    10.215 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_wdf_wren_r1_i_2/O
                         net (fo=11, routed)          0.893    11.109    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axaddr_incr_reg[0]
    SLICE_X43Y196        LUT4 (Prop_lut4_I3_O)        0.289    11.398 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt[7]_i_3/O
                         net (fo=32, routed)          1.394    12.792    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]
    SLICE_X50Y199        LUT5 (Prop_lut5_I3_O)        0.281    13.073 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr[15]_i_1/O
                         net (fo=1, routed)           0.418    13.492    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]_1[15]
    SLICE_X51Y200        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.451    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X51Y200        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[15]/C
                         clock pessimism              0.287    15.510    
                         clock uncertainty           -0.060    15.450    
    SLICE_X51Y200        FDRE (Setup_fdre_C_D)       -0.216    15.234    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 1.183ns (15.323%)  route 6.537ns (84.677%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.550     5.603    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X5Y195         FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.379     5.982 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         3.242     9.224    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_wdf_rdy
    SLICE_X43Y200        LUT5 (Prop_lut5_I1_O)        0.105     9.329 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1[25]_i_3/O
                         net (fo=5, routed)           0.760    10.089    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/mc_app_wdf_wren_reg_reg
    SLICE_X43Y203        LUT3 (Prop_lut3_I2_O)        0.126    10.215 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_wdf_wren_r1_i_2/O
                         net (fo=11, routed)          0.893    11.109    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axaddr_incr_reg[0]
    SLICE_X43Y196        LUT4 (Prop_lut4_I3_O)        0.289    11.398 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt[7]_i_3/O
                         net (fo=32, routed)          1.289    12.687    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]
    SLICE_X52Y198        LUT5 (Prop_lut5_I3_O)        0.284    12.971 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr[13]_i_1/O
                         net (fo=1, routed)           0.353    13.324    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]_1[13]
    SLICE_X51Y196        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.286    15.058    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X51Y196        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[13]/C
                         clock pessimism              0.346    15.404    
                         clock uncertainty           -0.060    15.344    
    SLICE_X51Y196        FDRE (Setup_fdre_C_D)       -0.254    15.090    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.860ns  (logic 1.185ns (15.077%)  route 6.675ns (84.923%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.550     5.603    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X5Y195         FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.379     5.982 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         3.242     9.224    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_wdf_rdy
    SLICE_X43Y200        LUT5 (Prop_lut5_I1_O)        0.105     9.329 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1[25]_i_3/O
                         net (fo=5, routed)           0.760    10.089    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/mc_app_wdf_wren_reg_reg
    SLICE_X43Y203        LUT3 (Prop_lut3_I2_O)        0.126    10.215 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_wdf_wren_r1_i_2/O
                         net (fo=11, routed)          0.893    11.109    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axaddr_incr_reg[0]
    SLICE_X43Y196        LUT4 (Prop_lut4_I3_O)        0.289    11.398 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt[7]_i_3/O
                         net (fo=32, routed)          1.524    12.922    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]
    SLICE_X51Y201        LUT5 (Prop_lut5_I3_O)        0.286    13.208 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr[17]_i_1/O
                         net (fo=1, routed)           0.256    13.463    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]_1[17]
    SLICE_X51Y200        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.451    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X51Y200        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[17]/C
                         clock pessimism              0.287    15.510    
                         clock uncertainty           -0.060    15.450    
    SLICE_X51Y200        FDRE (Setup_fdre_C_D)       -0.204    15.246    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -13.463    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 0.748ns (9.466%)  route 7.154ns (90.534%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.467     5.520    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/CLK
    SLICE_X41Y198        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y198        FDRE (Prop_fdre_C_Q)         0.379     5.899 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg/Q
                         net (fo=297, routed)         5.337    11.237    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3
    SLICE_X8Y186         LUT3 (Prop_lut3_I1_O)        0.105    11.342 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_app_wdf_data_reg[59]_i_1/O
                         net (fo=3, routed)           0.919    12.261    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[21].RAM32M0_0[59]
    SLICE_X8Y186         LUT5 (Prop_lut5_I0_O)        0.264    12.525 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_i_1/O
                         net (fo=1, routed)           0.897    13.422    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0/DIA1
    SLICE_X10Y196        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.375    15.147    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0/WCLK
    SLICE_X10Y196        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0/RAMA_D1/CLK
                         clock pessimism              0.346    15.493    
                         clock uncertainty           -0.060    15.433    
    SLICE_X10Y196        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.213    15.220    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -13.422    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 1.168ns (15.021%)  route 6.608ns (84.979%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.550     5.603    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X5Y195         FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.379     5.982 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         3.242     9.224    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_wdf_rdy
    SLICE_X43Y200        LUT5 (Prop_lut5_I1_O)        0.105     9.329 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1[25]_i_3/O
                         net (fo=5, routed)           0.760    10.089    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/mc_app_wdf_wren_reg_reg
    SLICE_X43Y203        LUT3 (Prop_lut3_I2_O)        0.126    10.215 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_wdf_wren_r1_i_2/O
                         net (fo=11, routed)          0.893    11.109    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axaddr_incr_reg[0]
    SLICE_X43Y196        LUT4 (Prop_lut4_I3_O)        0.289    11.398 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt[7]_i_3/O
                         net (fo=32, routed)          1.343    12.741    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]
    SLICE_X50Y200        LUT5 (Prop_lut5_I3_O)        0.269    13.010 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr[21]_i_1/O
                         net (fo=1, routed)           0.369    13.379    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]_1[21]
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.451    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[21]/C
                         clock pessimism              0.287    15.510    
                         clock uncertainty           -0.060    15.450    
    SLICE_X49Y202        FDRE (Setup_fdre_C_D)       -0.242    15.208    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[21]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 1.169ns (14.975%)  route 6.637ns (85.025%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 15.223 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.550     5.603    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X5Y195         FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.379     5.982 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg/Q
                         net (fo=437, routed)         3.242     9.224    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_wdf_rdy
    SLICE_X43Y200        LUT5 (Prop_lut5_I1_O)        0.105     9.329 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/app_addr_r1[25]_i_3/O
                         net (fo=5, routed)           0.760    10.089    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/mc_app_wdf_wren_reg_reg
    SLICE_X43Y203        LUT3 (Prop_lut3_I2_O)        0.126    10.215 f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/app_wdf_wren_r1_i_2/O
                         net (fo=11, routed)          0.893    11.109    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axaddr_incr_reg[0]
    SLICE_X43Y196        LUT4 (Prop_lut4_I3_O)        0.289    11.398 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/axlen_cnt[7]_i_3/O
                         net (fo=32, routed)          1.349    12.747    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]
    SLICE_X50Y201        LUT5 (Prop_lut5_I3_O)        0.270    13.017 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axaddr_incr[24]_i_1/O
                         net (fo=1, routed)           0.393    13.410    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[26]_1[24]
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.451    15.223    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X49Y202        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]/C
                         clock pessimism              0.287    15.510    
                         clock uncertainty           -0.060    15.450    
    SLICE_X49Y202        FDRE (Setup_fdre_C_D)       -0.209    15.241    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  1.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.238%)  route 0.248ns (63.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.699     1.911    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X17Y222        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/Q
                         net (fo=8, routed)           0.248     2.300    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD1
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.973     2.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/CLK
                         clock pessimism             -0.559     1.924    
    SLICE_X16Y222        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.233    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.238%)  route 0.248ns (63.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.699     1.911    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X17Y222        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/Q
                         net (fo=8, routed)           0.248     2.300    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD1
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.973     2.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/CLK
                         clock pessimism             -0.559     1.924    
    SLICE_X16Y222        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.233    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.238%)  route 0.248ns (63.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.699     1.911    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X17Y222        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/Q
                         net (fo=8, routed)           0.248     2.300    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD1
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.973     2.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/CLK
                         clock pessimism             -0.559     1.924    
    SLICE_X16Y222        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.233    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.238%)  route 0.248ns (63.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.699     1.911    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X17Y222        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/Q
                         net (fo=8, routed)           0.248     2.300    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD1
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.973     2.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/CLK
                         clock pessimism             -0.559     1.924    
    SLICE_X16Y222        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.233    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.238%)  route 0.248ns (63.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.699     1.911    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X17Y222        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/Q
                         net (fo=8, routed)           0.248     2.300    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD1
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.973     2.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/CLK
                         clock pessimism             -0.559     1.924    
    SLICE_X16Y222        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.233    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.238%)  route 0.248ns (63.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.699     1.911    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X17Y222        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/Q
                         net (fo=8, routed)           0.248     2.300    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD1
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.973     2.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X16Y222        RAMD32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/CLK
                         clock pessimism             -0.559     1.924    
    SLICE_X16Y222        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.233    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.238%)  route 0.248ns (63.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.699     1.911    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X17Y222        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/Q
                         net (fo=8, routed)           0.248     2.300    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD1
    SLICE_X16Y222        RAMS32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.973     2.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X16Y222        RAMS32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/CLK
                         clock pessimism             -0.559     1.924    
    SLICE_X16Y222        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.233    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.238%)  route 0.248ns (63.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.699     1.911    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X17Y222        FDRE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.141     2.052 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[1]/Q
                         net (fo=8, routed)           0.248     2.300    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD1
    SLICE_X16Y222        RAMS32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.973     2.483    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X16Y222        RAMS32                                       r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/CLK
                         clock pessimism             -0.559     1.924    
    SLICE_X16Y222        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.233    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.762%)  route 0.189ns (57.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.560     1.772    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X79Y188        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188        FDCE (Prop_fdce_C_Q)         0.141     1.913 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=50, routed)          0.189     2.101    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X80Y188        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.831     2.340    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X80Y188        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.553     1.788    
    SLICE_X80Y188        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.028    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.762%)  route 0.189ns (57.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.560     1.772    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X79Y188        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188        FDCE (Prop_fdce_C_Q)         0.141     1.913 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=50, routed)          0.189     2.101    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X80Y188        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.831     2.340    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X80Y188        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.553     1.788    
    SLICE_X80Y188        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.028    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X0Y16     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X0Y16    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X0Y17     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X0Y17    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X0Y18    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X0Y19    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         10.000      7.050      PHY_CONTROL_X0Y4  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.472         10.000      7.528      RAMB36_X2Y37      mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK   n/a            2.472         10.000      7.528      RAMB36_X2Y37      mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.472         10.000      7.528      RAMB36_X2Y36      mig_axi_interconnect/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y4   mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y4   mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y16     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y16     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y16    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y16    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y17     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y17     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y17    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y17    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y16     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y16     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y16    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y16    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y17     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X0Y17     mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y17    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y17    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X0Y18    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y4  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         40.000
Sources:            { mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y4        mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X0Y16   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y16  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.072         2.500       1.428      PHASER_IN_PHY_X0Y17   mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y17  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.500       1.428      PHASER_OUT_PHY_X0Y18  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  mrxclk_0
  To Clock:  mrxclk_0

Setup :            0  Failing Endpoints,  Worst Slack       35.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.137ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg/D
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.796ns (37.192%)  route 3.033ns (62.808%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 45.176 - 40.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.430     5.518    ETHERNET_TOP/u_mac_top_0/u_addr_ram/clkr
    RAMB18_X6Y72         RAMB18E1                                     r  ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y72         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.734     6.252 r  ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg/DOBDO[4]
                         net (fo=5, routed)           1.554     7.806    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/DOBDO[4]
    SLICE_X104Y177       LUT6 (Prop_lut6_I3_O)        0.105     7.911 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_19/O
                         net (fo=1, routed)           0.000     7.911    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_19_n_0
    SLICE_X104Y177       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.355 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.355    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg_i_8_n_0
    SLICE_X104Y178       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     8.486 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg_i_4/CO[1]
                         net (fo=2, routed)           0.929     9.414    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_c4
    SLICE_X112Y178       LUT6 (Prop_lut6_I2_O)        0.277     9.691 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_3/O
                         net (fo=1, routed)           0.551    10.242    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_3_n_0
    SLICE_X112Y178       LUT6 (Prop_lut6_I2_O)        0.105    10.347 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_1/O
                         net (fo=1, routed)           0.000    10.347    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_i_1_n_0
    SLICE_X112Y178       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.289    45.176    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X112Y178       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg/C
                         clock pessimism              0.267    45.443    
                         clock uncertainty           -0.035    45.408    
    SLICE_X112Y178       FDRE (Setup_fdre_C_D)        0.076    45.484    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/perfm_reg
  -------------------------------------------------------------------
                         required time                         45.484    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                 35.137    

Slack (MET) :             35.547ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.815ns (19.322%)  route 3.403ns (80.678%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 45.186 - 40.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.397     5.485    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X116Y177       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.433     5.918 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/Q
                         net (fo=21, routed)          1.575     7.493    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/p_1_in14_in
    SLICE_X119Y179       LUT4 (Prop_lut4_I3_O)        0.115     7.608 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3/O
                         net (fo=5, routed)           0.949     8.557    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3_n_0
    SLICE_X119Y180       LUT5 (Prop_lut5_I2_O)        0.267     8.824 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt[0]_i_2/O
                         net (fo=14, routed)          0.880     9.703    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt
    SLICE_X125Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.299    45.186    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X125Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[12]/C
                         clock pessimism              0.267    45.453    
                         clock uncertainty           -0.035    45.418    
    SLICE_X125Y184       FDRE (Setup_fdre_C_CE)      -0.168    45.250    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[12]
  -------------------------------------------------------------------
                         required time                         45.250    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 35.547    

Slack (MET) :             35.547ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.815ns (19.322%)  route 3.403ns (80.678%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 45.186 - 40.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.397     5.485    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X116Y177       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.433     5.918 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/Q
                         net (fo=21, routed)          1.575     7.493    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/p_1_in14_in
    SLICE_X119Y179       LUT4 (Prop_lut4_I3_O)        0.115     7.608 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3/O
                         net (fo=5, routed)           0.949     8.557    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3_n_0
    SLICE_X119Y180       LUT5 (Prop_lut5_I2_O)        0.267     8.824 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt[0]_i_2/O
                         net (fo=14, routed)          0.880     9.703    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt
    SLICE_X125Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.299    45.186    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X125Y184       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[13]/C
                         clock pessimism              0.267    45.453    
                         clock uncertainty           -0.035    45.418    
    SLICE_X125Y184       FDRE (Setup_fdre_C_CE)      -0.168    45.250    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[13]
  -------------------------------------------------------------------
                         required time                         45.250    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 35.547    

Slack (MET) :             35.650ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.025ns (23.464%)  route 3.343ns (76.536%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 45.179 - 40.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.397     5.485    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X116Y177       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.433     5.918 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/Q
                         net (fo=21, routed)          1.575     7.493    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/p_1_in14_in
    SLICE_X119Y179       LUT4 (Prop_lut4_I3_O)        0.115     7.608 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3/O
                         net (fo=5, routed)           0.683     8.291    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3_n_0
    SLICE_X117Y179       LUT5 (Prop_lut5_I4_O)        0.267     8.558 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm[2]_i_6/O
                         net (fo=1, routed)           0.546     9.104    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm[2]_i_6_n_0
    SLICE_X117Y179       LUT6 (Prop_lut6_I5_O)        0.105     9.209 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm[2]_i_2/O
                         net (fo=1, routed)           0.540     9.749    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm[2]_i_2_n_0
    SLICE_X116Y179       LUT6 (Prop_lut6_I0_O)        0.105     9.854 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm[2]_i_1/O
                         net (fo=1, routed)           0.000     9.854    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm[2]_i_1_n_0
    SLICE_X116Y179       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.292    45.179    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X116Y179       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/C
                         clock pessimism              0.284    45.463    
                         clock uncertainty           -0.035    45.428    
    SLICE_X116Y179       FDRE (Setup_fdre_C_D)        0.076    45.504    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]
  -------------------------------------------------------------------
                         required time                         45.504    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                 35.650    

Slack (MET) :             35.657ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.815ns (19.843%)  route 3.292ns (80.157%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 45.186 - 40.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.397     5.485    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X116Y177       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.433     5.918 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/Q
                         net (fo=21, routed)          1.575     7.493    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/p_1_in14_in
    SLICE_X119Y179       LUT4 (Prop_lut4_I3_O)        0.115     7.608 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3/O
                         net (fo=5, routed)           0.949     8.557    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3_n_0
    SLICE_X119Y180       LUT5 (Prop_lut5_I2_O)        0.267     8.824 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt[0]_i_2/O
                         net (fo=14, routed)          0.769     9.592    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt
    SLICE_X125Y183       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.299    45.186    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X125Y183       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[10]/C
                         clock pessimism              0.267    45.453    
                         clock uncertainty           -0.035    45.418    
    SLICE_X125Y183       FDRE (Setup_fdre_C_CE)      -0.168    45.250    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         45.250    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 35.657    

Slack (MET) :             35.657ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.815ns (19.843%)  route 3.292ns (80.157%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 45.186 - 40.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.397     5.485    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X116Y177       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.433     5.918 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/Q
                         net (fo=21, routed)          1.575     7.493    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/p_1_in14_in
    SLICE_X119Y179       LUT4 (Prop_lut4_I3_O)        0.115     7.608 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3/O
                         net (fo=5, routed)           0.949     8.557    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3_n_0
    SLICE_X119Y180       LUT5 (Prop_lut5_I2_O)        0.267     8.824 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt[0]_i_2/O
                         net (fo=14, routed)          0.769     9.592    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt
    SLICE_X125Y183       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.299    45.186    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X125Y183       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[11]/C
                         clock pessimism              0.267    45.453    
                         clock uncertainty           -0.035    45.418    
    SLICE_X125Y183       FDRE (Setup_fdre_C_CE)      -0.168    45.250    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         45.250    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 35.657    

Slack (MET) :             35.657ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.815ns (19.843%)  route 3.292ns (80.157%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 45.186 - 40.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.397     5.485    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X116Y177       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.433     5.918 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/Q
                         net (fo=21, routed)          1.575     7.493    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/p_1_in14_in
    SLICE_X119Y179       LUT4 (Prop_lut4_I3_O)        0.115     7.608 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3/O
                         net (fo=5, routed)           0.949     8.557    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3_n_0
    SLICE_X119Y180       LUT5 (Prop_lut5_I2_O)        0.267     8.824 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt[0]_i_2/O
                         net (fo=14, routed)          0.769     9.592    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt
    SLICE_X125Y183       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.299    45.186    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X125Y183       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[8]/C
                         clock pessimism              0.267    45.453    
                         clock uncertainty           -0.035    45.418    
    SLICE_X125Y183       FDRE (Setup_fdre_C_CE)      -0.168    45.250    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         45.250    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 35.657    

Slack (MET) :             35.657ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.815ns (19.843%)  route 3.292ns (80.157%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 45.186 - 40.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.397     5.485    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X116Y177       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.433     5.918 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/Q
                         net (fo=21, routed)          1.575     7.493    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/p_1_in14_in
    SLICE_X119Y179       LUT4 (Prop_lut4_I3_O)        0.115     7.608 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3/O
                         net (fo=5, routed)           0.949     8.557    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3_n_0
    SLICE_X119Y180       LUT5 (Prop_lut5_I2_O)        0.267     8.824 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt[0]_i_2/O
                         net (fo=14, routed)          0.769     9.592    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt
    SLICE_X125Y183       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.299    45.186    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X125Y183       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[9]/C
                         clock pessimism              0.267    45.453    
                         clock uncertainty           -0.035    45.418    
    SLICE_X125Y183       FDRE (Setup_fdre_C_CE)      -0.168    45.250    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         45.250    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                 35.657    

Slack (MET) :             35.772ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rxd_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/eorfff_reg/D
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.799ns (19.098%)  route 3.385ns (80.902%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 45.179 - 40.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.397     5.485    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X131Y176       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rxd_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y176       FDRE (Prop_fdre_C_Q)         0.379     5.864 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/rxd_r_reg[0]/Q
                         net (fo=39, routed)          2.057     7.921    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/p_7_in[0]
    SLICE_X117Y178       LUT4 (Prop_lut4_I0_O)        0.105     8.026 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm[7]_i_3/O
                         net (fo=4, routed)           0.561     8.587    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm[7]_i_3_n_0
    SLICE_X117Y178       LUT6 (Prop_lut6_I5_O)        0.105     8.692 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/eorfff_i_3/O
                         net (fo=1, routed)           0.651     9.343    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/eorfff_i_3_n_0
    SLICE_X117Y179       LUT6 (Prop_lut6_I5_O)        0.105     9.448 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/eorfff_i_2/O
                         net (fo=1, routed)           0.116     9.564    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/eorfff_i_2_n_0
    SLICE_X117Y179       LUT6 (Prop_lut6_I5_O)        0.105     9.669 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/eorfff_i_1/O
                         net (fo=1, routed)           0.000     9.669    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/eorfff0
    SLICE_X117Y179       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/eorfff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.292    45.179    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X117Y179       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/eorfff_reg/C
                         clock pessimism              0.267    45.446    
                         clock uncertainty           -0.035    45.411    
    SLICE_X117Y179       FDRE (Setup_fdre_C_D)        0.030    45.441    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/eorfff_reg
  -------------------------------------------------------------------
                         required time                         45.441    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                 35.772    

Slack (MET) :             35.776ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mrxclk_0 rise@40.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.815ns (20.439%)  route 3.172ns (79.561%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 45.185 - 40.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.397     5.485    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X116Y177       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.433     5.918 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/Q
                         net (fo=21, routed)          1.575     7.493    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/p_1_in14_in
    SLICE_X119Y179       LUT4 (Prop_lut4_I3_O)        0.115     7.608 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3/O
                         net (fo=5, routed)           0.949     8.557    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/we_i_3_n_0
    SLICE_X119Y180       LUT5 (Prop_lut5_I2_O)        0.267     8.824 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt[0]_i_2/O
                         net (fo=14, routed)          0.649     9.473    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt
    SLICE_X125Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                     40.000    40.000 r  
    AA19                                              0.000    40.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339    41.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    43.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.298    45.185    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X125Y182       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[4]/C
                         clock pessimism              0.267    45.452    
                         clock uncertainty           -0.035    45.417    
    SLICE_X125Y182       FDRE (Setup_fdre_C_CE)      -0.168    45.249    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/lcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         45.249    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 35.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.304ns (39.331%)  route 0.469ns (60.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.511ns
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.339     1.339 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471     3.810    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     3.887 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.280     5.167    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X103Y178       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y178       FDSE (Prop_fdse_C_Q)         0.304     5.471 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[9]/Q
                         net (fo=1, routed)           0.469     5.940    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         1.405     1.405 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.007    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.088 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         1.423     5.511    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.283     5.228    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.622     5.850    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.850    
                         arrival time                           5.940    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.569%)  route 0.320ns (69.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.579     1.921    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X111Y178       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y178       FDSE (Prop_fdse_C_Q)         0.141     2.062 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[30]/Q
                         net (fo=1, routed)           0.320     2.382    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[30]
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.877     2.496    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.985    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     2.281    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.569%)  route 0.320ns (69.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.579     1.921    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X111Y178       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y178       FDSE (Prop_fdse_C_Q)         0.141     2.062 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[31]/Q
                         net (fo=1, routed)           0.320     2.382    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[31]
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.877     2.496    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.985    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.296     2.281    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.133%)  route 0.303ns (64.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.577     1.919    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X104Y178       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y178       FDSE (Prop_fdse_C_Q)         0.164     2.083 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[8]/Q
                         net (fo=1, routed)           0.303     2.385    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.877     2.496    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.985    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296     2.281    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.075%)  route 0.328ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.577     1.919    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X106Y178       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y178       FDSE (Prop_fdse_C_Q)         0.141     2.060 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[3]/Q
                         net (fo=1, routed)           0.328     2.387    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.877     2.496    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.985    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.296     2.281    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.073%)  route 0.328ns (69.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.577     1.919    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X106Y178       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y178       FDSE (Prop_fdse_C_Q)         0.141     2.060 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[2]/Q
                         net (fo=1, routed)           0.328     2.387    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.877     2.496    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.985    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.296     2.281    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.903%)  route 0.306ns (65.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.577     1.919    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X104Y178       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y178       FDSE (Prop_fdse_C_Q)         0.164     2.083 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[10]/Q
                         net (fo=1, routed)           0.306     2.388    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.877     2.496    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.985    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.296     2.281    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.904%)  route 0.306ns (65.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.578     1.920    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X104Y179       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y179       FDSE (Prop_fdse_C_Q)         0.164     2.084 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[4]/Q
                         net (fo=1, routed)           0.306     2.389    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.877     2.496    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.985    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.296     2.281    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.829%)  route 0.307ns (65.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.577     1.919    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X104Y178       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y178       FDSE (Prop_fdse_C_Q)         0.164     2.083 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[11]/Q
                         net (fo=1, routed)           0.307     2.389    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.877     2.496    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.985    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.296     2.281    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by mrxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mrxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mrxclk_0 rise@0.000ns - mrxclk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.509%)  route 0.311ns (65.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.242     0.242 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.316    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.342 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.578     1.920    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/clkr
    SLICE_X104Y179       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y179       FDSE (Prop_fdse_C_Q)         0.164     2.084 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/data_reg[6]/Q
                         net (fo=1, routed)           0.311     2.395    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock mrxclk_0 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  mrxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mrxclk_0
    AA19                 IBUF (Prop_ibuf_I_O)         0.430     0.430 r  mrxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.590    mrxclk_0_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.619 r  mrxclk_0_IBUF_BUFG_inst/O
                         net (fo=375, routed)         0.877     2.496    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X6Y71         RAMB18E1                                     r  ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.511     1.985    
    RAMB18_X6Y71         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.296     2.281    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mrxclk_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mrxclk_0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB18_X6Y71    ETHERNET_TOP/dpram_512x32_rx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB18_X6Y72    ETHERNET_TOP/u_mac_top_0/u_addr_ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y3   mrxclk_0_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X118Y180  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X116Y179  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X116Y179  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X116Y178  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X116Y180  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X116Y177  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X117Y177  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X118Y180  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X118Y180  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y179  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y179  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y179  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y179  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y178  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y178  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y180  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y180  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X118Y180  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X118Y180  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y179  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y179  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y179  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y179  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y178  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y178  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y180  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X116Y180  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_RC/FSM_onehot_rsm_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  mtxclk_0
  To Clock:  mtxclk_0

Setup :            0  Failing Endpoints,  Worst Slack       35.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.392ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/nopad_reg/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.087ns (23.849%)  route 3.471ns (76.151%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 45.207 - 40.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.415     5.520    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X125Y196       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/nopad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.379     5.899 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/nopad_reg/Q
                         net (fo=7, routed)           0.877     6.776    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/nopad
    SLICE_X117Y194       LUT5 (Prop_lut5_I0_O)        0.126     6.902 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/FSM_onehot_tsm[6]_i_3/O
                         net (fo=8, routed)           1.355     8.257    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tsm_c132_out
    SLICE_X120Y197       LUT6 (Prop_lut6_I1_O)        0.267     8.524 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_14/O
                         net (fo=1, routed)           0.371     8.896    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_14_n_0
    SLICE_X120Y197       LUT6 (Prop_lut6_I1_O)        0.105     9.001 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_6/O
                         net (fo=1, routed)           0.397     9.397    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_6_n_0
    SLICE_X121Y197       LUT5 (Prop_lut5_I4_O)        0.105     9.502 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_2/O
                         net (fo=3, routed)           0.470     9.972    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tsm_c[1]
    SLICE_X121Y197       LUT4 (Prop_lut4_I3_O)        0.105    10.077 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[3]_i_1/O
                         net (fo=1, routed)           0.000    10.077    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_1_out[3]
    SLICE_X121Y197       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.304    45.207    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y197       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[3]/C
                         clock pessimism              0.267    45.475    
                         clock uncertainty           -0.035    45.439    
    SLICE_X121Y197       FDSE (Setup_fdse_C_D)        0.030    45.469    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[3]
  -------------------------------------------------------------------
                         required time                         45.469    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                 35.392    

Slack (MET) :             35.394ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/nopad_reg/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.087ns (23.849%)  route 3.471ns (76.151%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 45.207 - 40.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.415     5.520    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X125Y196       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/nopad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.379     5.899 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/nopad_reg/Q
                         net (fo=7, routed)           0.877     6.776    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/nopad
    SLICE_X117Y194       LUT5 (Prop_lut5_I0_O)        0.126     6.902 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/FSM_onehot_tsm[6]_i_3/O
                         net (fo=8, routed)           1.355     8.257    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tsm_c132_out
    SLICE_X120Y197       LUT6 (Prop_lut6_I1_O)        0.267     8.524 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_14/O
                         net (fo=1, routed)           0.371     8.896    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_14_n_0
    SLICE_X120Y197       LUT6 (Prop_lut6_I1_O)        0.105     9.001 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_6/O
                         net (fo=1, routed)           0.397     9.397    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_6_n_0
    SLICE_X121Y197       LUT5 (Prop_lut5_I4_O)        0.105     9.502 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_2/O
                         net (fo=3, routed)           0.470     9.972    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tsm_c[1]
    SLICE_X121Y197       LUT4 (Prop_lut4_I0_O)        0.105    10.077 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_1/O
                         net (fo=1, routed)           0.000    10.077    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_1_out[7]
    SLICE_X121Y197       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.304    45.207    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y197       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[7]/C
                         clock pessimism              0.267    45.475    
                         clock uncertainty           -0.035    45.439    
    SLICE_X121Y197       FDSE (Setup_fdse_C_D)        0.032    45.471    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[7]
  -------------------------------------------------------------------
                         required time                         45.471    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                 35.394    

Slack (MET) :             35.525ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.005ns (24.663%)  route 3.070ns (75.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns = ( 45.209 - 40.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.415     5.520    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X131Y194       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y194       FDSE (Prop_fdse_C_Q)         0.348     5.868 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/Q
                         net (fo=7, routed)           0.673     6.541    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg_n_0_[1]
    SLICE_X130Y194       LUT4 (Prop_lut4_I1_O)        0.263     6.804 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5/O
                         net (fo=2, routed)           0.939     7.742    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5_n_0
    SLICE_X129Y194       LUT6 (Prop_lut6_I5_O)        0.275     8.017 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_4/O
                         net (fo=5, routed)           0.870     8.887    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[7]_0
    SLICE_X129Y192       LUT3 (Prop_lut3_I0_O)        0.119     9.006 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt[9]_i_1/O
                         net (fo=10, routed)          0.588     9.594    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt0
    SLICE_X129Y192       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.306    45.209    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X129Y192       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[7]/C
                         clock pessimism              0.282    45.492    
                         clock uncertainty           -0.035    45.456    
    SLICE_X129Y192       FDSE (Setup_fdse_C_CE)      -0.337    45.119    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         45.119    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                 35.525    

Slack (MET) :             35.525ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.005ns (24.663%)  route 3.070ns (75.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns = ( 45.209 - 40.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.415     5.520    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X131Y194       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y194       FDSE (Prop_fdse_C_Q)         0.348     5.868 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/Q
                         net (fo=7, routed)           0.673     6.541    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg_n_0_[1]
    SLICE_X130Y194       LUT4 (Prop_lut4_I1_O)        0.263     6.804 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5/O
                         net (fo=2, routed)           0.939     7.742    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5_n_0
    SLICE_X129Y194       LUT6 (Prop_lut6_I5_O)        0.275     8.017 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_4/O
                         net (fo=5, routed)           0.870     8.887    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[7]_0
    SLICE_X129Y192       LUT3 (Prop_lut3_I0_O)        0.119     9.006 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt[9]_i_1/O
                         net (fo=10, routed)          0.588     9.594    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt0
    SLICE_X129Y192       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.306    45.209    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X129Y192       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[8]/C
                         clock pessimism              0.282    45.492    
                         clock uncertainty           -0.035    45.456    
    SLICE_X129Y192       FDSE (Setup_fdse_C_CE)      -0.337    45.119    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         45.119    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                 35.525    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/FSM_onehot_tsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.982ns (22.117%)  route 3.458ns (77.883%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns = ( 45.208 - 40.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.412     5.517    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X125Y189       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/FSM_onehot_tsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y189       FDSE (Prop_fdse_C_Q)         0.379     5.896 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/FSM_onehot_tsm_reg[0]/Q
                         net (fo=29, routed)          1.397     7.293    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_0_in1_in
    SLICE_X123Y197       LUT6 (Prop_lut6_I5_O)        0.105     7.398 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt[6]_i_5/O
                         net (fo=1, routed)           0.515     7.912    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt[6]_i_5_n_0
    SLICE_X123Y197       LUT6 (Prop_lut6_I5_O)        0.105     8.017 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt[6]_i_3__0/O
                         net (fo=12, routed)          0.748     8.765    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bset
    SLICE_X125Y196       LUT3 (Prop_lut3_I0_O)        0.126     8.891 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt[1]_i_2/O
                         net (fo=1, routed)           0.798     9.690    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt[1]_i_2_n_0
    SLICE_X127Y196       LUT6 (Prop_lut6_I1_O)        0.267     9.957 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.957    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt[1]_i_1_n_0
    SLICE_X127Y196       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.305    45.208    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X127Y196       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt_reg[1]/C
                         clock pessimism              0.283    45.492    
                         clock uncertainty           -0.035    45.456    
    SLICE_X127Y196       FDRE (Setup_fdre_C_D)        0.032    45.488    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         45.488    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.625ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/nopad_reg/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.087ns (25.122%)  route 3.240ns (74.878%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.207ns = ( 45.207 - 40.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.415     5.520    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X125Y196       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/nopad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y196       FDRE (Prop_fdre_C_Q)         0.379     5.899 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/nopad_reg/Q
                         net (fo=7, routed)           0.877     6.776    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/nopad
    SLICE_X117Y194       LUT5 (Prop_lut5_I0_O)        0.126     6.902 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TFIFO/FSM_onehot_tsm[6]_i_3/O
                         net (fo=8, routed)           1.355     8.257    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tsm_c132_out
    SLICE_X120Y197       LUT6 (Prop_lut6_I1_O)        0.267     8.524 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_14/O
                         net (fo=1, routed)           0.371     8.896    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_14_n_0
    SLICE_X120Y197       LUT6 (Prop_lut6_I1_O)        0.105     9.001 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_6/O
                         net (fo=1, routed)           0.397     9.397    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_6_n_0
    SLICE_X121Y197       LUT5 (Prop_lut5_I4_O)        0.105     9.502 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[7]_i_2/O
                         net (fo=3, routed)           0.239     9.741    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/tsm_c[1]
    SLICE_X121Y197       LUT4 (Prop_lut4_I2_O)        0.105     9.846 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux[2]_i_1/O
                         net (fo=1, routed)           0.000     9.846    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_1_out[2]
    SLICE_X121Y197       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.304    45.207    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X121Y197       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[2]/C
                         clock pessimism              0.267    45.475    
                         clock uncertainty           -0.035    45.439    
    SLICE_X121Y197       FDSE (Setup_fdse_C_D)        0.032    45.471    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/pmux_reg[2]
  -------------------------------------------------------------------
                         required time                         45.471    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                 35.625    

Slack (MET) :             35.658ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.005ns (25.599%)  route 2.921ns (74.401%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns = ( 45.208 - 40.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.415     5.520    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X131Y194       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y194       FDSE (Prop_fdse_C_Q)         0.348     5.868 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/Q
                         net (fo=7, routed)           0.673     6.541    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg_n_0_[1]
    SLICE_X130Y194       LUT4 (Prop_lut4_I1_O)        0.263     6.804 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5/O
                         net (fo=2, routed)           0.939     7.742    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5_n_0
    SLICE_X129Y194       LUT6 (Prop_lut6_I5_O)        0.275     8.017 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_4/O
                         net (fo=5, routed)           0.870     8.887    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[7]_0
    SLICE_X129Y192       LUT3 (Prop_lut3_I0_O)        0.119     9.006 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt[9]_i_1/O
                         net (fo=10, routed)          0.439     9.445    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt0
    SLICE_X127Y192       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.305    45.208    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X127Y192       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[9]/C
                         clock pessimism              0.267    45.476    
                         clock uncertainty           -0.035    45.440    
    SLICE_X127Y192       FDSE (Setup_fdse_C_CE)      -0.337    45.103    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         45.103    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                 35.658    

Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.005ns (25.558%)  route 2.927ns (74.442%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns = ( 45.209 - 40.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.415     5.520    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X131Y194       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y194       FDSE (Prop_fdse_C_Q)         0.348     5.868 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/Q
                         net (fo=7, routed)           0.673     6.541    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg_n_0_[1]
    SLICE_X130Y194       LUT4 (Prop_lut4_I1_O)        0.263     6.804 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5/O
                         net (fo=2, routed)           0.939     7.742    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5_n_0
    SLICE_X129Y194       LUT6 (Prop_lut6_I5_O)        0.275     8.017 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_4/O
                         net (fo=5, routed)           0.870     8.887    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[7]_0
    SLICE_X129Y192       LUT3 (Prop_lut3_I0_O)        0.119     9.006 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt[9]_i_1/O
                         net (fo=10, routed)          0.446     9.452    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt0
    SLICE_X129Y193       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.306    45.209    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X129Y193       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/C
                         clock pessimism              0.282    45.492    
                         clock uncertainty           -0.035    45.456    
    SLICE_X129Y193       FDSE (Setup_fdse_C_CE)      -0.337    45.119    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         45.119    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 35.667    

Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.005ns (25.558%)  route 2.927ns (74.442%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns = ( 45.209 - 40.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.415     5.520    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X131Y194       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y194       FDSE (Prop_fdse_C_Q)         0.348     5.868 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/Q
                         net (fo=7, routed)           0.673     6.541    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg_n_0_[1]
    SLICE_X130Y194       LUT4 (Prop_lut4_I1_O)        0.263     6.804 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5/O
                         net (fo=2, routed)           0.939     7.742    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5_n_0
    SLICE_X129Y194       LUT6 (Prop_lut6_I5_O)        0.275     8.017 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_4/O
                         net (fo=5, routed)           0.870     8.887    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[7]_0
    SLICE_X129Y192       LUT3 (Prop_lut3_I0_O)        0.119     9.006 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt[9]_i_1/O
                         net (fo=10, routed)          0.446     9.452    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt0
    SLICE_X129Y193       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.306    45.209    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X129Y193       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/C
                         clock pessimism              0.282    45.492    
                         clock uncertainty           -0.035    45.456    
    SLICE_X129Y193       FDSE (Setup_fdse_C_CE)      -0.337    45.119    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         45.119    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 35.667    

Slack (MET) :             35.667ns  (required time - arrival time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mtxclk_0 rise@40.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.005ns (25.558%)  route 2.927ns (74.442%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.209ns = ( 45.209 - 40.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.421     1.421 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.023    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     4.104 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.415     5.520    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X131Y194       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y194       FDSE (Prop_fdse_C_Q)         0.348     5.868 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[1]/Q
                         net (fo=7, routed)           0.673     6.541    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg_n_0_[1]
    SLICE_X130Y194       LUT4 (Prop_lut4_I1_O)        0.263     6.804 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5/O
                         net (fo=2, routed)           0.939     7.742    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_5_n_0
    SLICE_X129Y194       LUT6 (Prop_lut6_I5_O)        0.275     8.017 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt[6]_i_4/O
                         net (fo=5, routed)           0.870     8.887    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/slcnt_reg[7]_0
    SLICE_X129Y192       LUT3 (Prop_lut3_I0_O)        0.119     9.006 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt[9]_i_1/O
                         net (fo=10, routed)          0.446     9.452    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt0
    SLICE_X129Y193       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                     40.000    40.000 r  
    AB21                                              0.000    40.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000    40.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         1.355    41.355 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           2.471    43.826    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    43.903 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.306    45.209    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X129Y193       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/C
                         clock pessimism              0.282    45.492    
                         clock uncertainty           -0.035    45.456    
    SLICE_X129Y193       FDSE (Setup_fdse_C_CE)      -0.337    45.119    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         45.119    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 35.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.210ns (36.481%)  route 0.366ns (63.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.590     1.948    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X108Y198       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y198       FDSE (Prop_fdse_C_Q)         0.164     2.112 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/Q
                         net (fo=13, routed)          0.366     2.477    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_31_in
    SLICE_X115Y200       LUT5 (Prop_lut5_I3_O)        0.046     2.523 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc[23]_i_1/O
                         net (fo=1, routed)           0.000     2.523    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_36_out[23]
    SLICE_X115Y200       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.956     2.591    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X115Y200       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[23]/C
                         clock pessimism             -0.282     2.309    
    SLICE_X115Y200       FDSE (Hold_fdse_C_D)         0.107     2.416    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.064%)  route 0.355ns (62.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.590     1.948    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X108Y198       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y198       FDSE (Prop_fdse_C_Q)         0.164     2.112 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/Q
                         net (fo=13, routed)          0.355     2.467    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_31_in
    SLICE_X117Y201       LUT6 (Prop_lut6_I4_O)        0.045     2.512 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc[4]_i_1/O
                         net (fo=1, routed)           0.000     2.512    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_36_out[4]
    SLICE_X117Y201       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.957     2.592    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X117Y201       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[4]/C
                         clock pessimism             -0.282     2.310    
    SLICE_X117Y201       FDSE (Hold_fdse_C_D)         0.091     2.401    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.771%)  route 0.382ns (67.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.590     1.948    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X111Y197       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y197       FDSE (Prop_fdse_C_Q)         0.141     2.089 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[2]/Q
                         net (fo=15, routed)          0.382     2.470    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_0_in21_in
    SLICE_X114Y201       LUT5 (Prop_lut5_I4_O)        0.045     2.515 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc[9]_i_1/O
                         net (fo=1, routed)           0.000     2.515    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_36_out[9]
    SLICE_X114Y201       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.956     2.591    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X114Y201       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[9]/C
                         clock pessimism             -0.282     2.309    
    SLICE_X114Y201       FDSE (Hold_fdse_C_D)         0.092     2.401    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.209ns (36.371%)  route 0.366ns (63.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.590     1.948    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X108Y198       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y198       FDSE (Prop_fdse_C_Q)         0.164     2.112 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/Q
                         net (fo=13, routed)          0.366     2.477    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_31_in
    SLICE_X115Y200       LUT4 (Prop_lut4_I3_O)        0.045     2.522 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.522    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_36_out[1]
    SLICE_X115Y200       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.956     2.591    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X115Y200       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[1]/C
                         clock pessimism             -0.282     2.309    
    SLICE_X115Y200       FDSE (Hold_fdse_C_D)         0.091     2.400    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.288%)  route 0.408ns (68.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.592     1.950    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X117Y199       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y199       FDSE (Prop_fdse_C_Q)         0.141     2.091 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[30]/Q
                         net (fo=11, routed)          0.408     2.499    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_0_in24_in
    SLICE_X117Y200       LUT3 (Prop_lut3_I1_O)        0.045     2.544 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc[28]_i_1/O
                         net (fo=1, routed)           0.000     2.544    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_36_out[28]
    SLICE_X117Y200       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.957     2.592    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X117Y200       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[28]/C
                         clock pessimism             -0.282     2.310    
    SLICE_X117Y200       FDSE (Hold_fdse_C_D)         0.107     2.417    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/txd_rise_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.781%)  route 0.077ns (29.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.592     1.950    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X117Y199       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y199       FDSE (Prop_fdse_C_Q)         0.141     2.091 f  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[0]/Q
                         net (fo=3, routed)           0.077     2.168    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg_n_0_[0]
    SLICE_X116Y199       LUT5 (Prop_lut5_I0_O)        0.045     2.213 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/txd_rise[3]_i_1/O
                         net (fo=1, routed)           0.000     2.213    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/txd_rise[3]_i_1_n_0
    SLICE_X116Y199       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/txd_rise_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.863     2.498    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X116Y199       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/txd_rise_reg[3]/C
                         clock pessimism             -0.535     1.963    
    SLICE_X116Y199       FDSE (Hold_fdse_C_D)         0.121     2.084    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/txd_rise_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.187ns (31.404%)  route 0.408ns (68.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.592     1.950    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X117Y199       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y199       FDSE (Prop_fdse_C_Q)         0.141     2.091 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[30]/Q
                         net (fo=11, routed)          0.408     2.499    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_0_in24_in
    SLICE_X117Y200       LUT5 (Prop_lut5_I4_O)        0.046     2.545 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc[14]_i_1/O
                         net (fo=1, routed)           0.000     2.545    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_36_out[14]
    SLICE_X117Y200       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.957     2.592    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X117Y200       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[14]/C
                         clock pessimism             -0.282     2.310    
    SLICE_X117Y200       FDSE (Hold_fdse_C_D)         0.105     2.415    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.592     1.950    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X129Y196       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y196       FDSE (Prop_fdse_C_Q)         0.141     2.091 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[12]/Q
                         net (fo=1, routed)           0.086     2.177    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr[12]
    SLICE_X128Y196       LUT2 (Prop_lut2_I1_O)        0.048     2.225 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr[11]_i_1/O
                         net (fo=1, routed)           0.000     2.225    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_c[11]
    SLICE_X128Y196       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.862     2.498    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/CLK
    SLICE_X128Y196       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[11]/C
                         clock pessimism             -0.535     1.963    
    SLICE_X128Y196       FDSE (Hold_fdse_C_D)         0.131     2.094    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/lfsr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.209ns (35.483%)  route 0.380ns (64.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.590     1.948    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X108Y198       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y198       FDSE (Prop_fdse_C_Q)         0.164     2.112 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/itxd0_reg[3]/Q
                         net (fo=13, routed)          0.380     2.492    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_31_in
    SLICE_X117Y200       LUT6 (Prop_lut6_I4_O)        0.045     2.537 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc[10]_i_1/O
                         net (fo=1, routed)           0.000     2.537    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/p_36_out[10]
    SLICE_X117Y200       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.957     2.592    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X117Y200       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[10]/C
                         clock pessimism             -0.282     2.310    
    SLICE_X117Y200       FDSE (Hold_fdse_C_D)         0.092     2.402    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crcgen_reg/C
                            (rising edge-triggered cell FDRE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by mtxclk_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mtxclk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mtxclk_0 rise@0.000ns - mtxclk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.905%)  route 0.315ns (69.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.332    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.358 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.592     1.950    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X123Y197       FDRE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crcgen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y197       FDRE (Prop_fdre_C_Q)         0.141     2.091 r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crcgen_reg/Q
                         net (fo=32, routed)          0.315     2.406    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crcgen
    SLICE_X117Y201       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mtxclk_0 rise edge)
                                                      0.000     0.000 r  
    AB21                                              0.000     0.000 r  mtxclk_0 (IN)
                         net (fo=0)                   0.000     0.000    mtxclk_0
    AB21                 IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mtxclk_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.606    mtxclk_0_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.635 r  mtxclk_0_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.957     2.592    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/CLK
    SLICE_X117Y201       FDSE                                         r  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[4]/C
                         clock pessimism             -0.282     2.310    
    SLICE_X117Y201       FDSE (Hold_fdse_C_CE)       -0.039     2.271    ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_TC/crc_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mtxclk_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mtxclk_0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X6Y78    ETHERNET_TOP/dpram_512x32_tx/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y4   mtxclk_0_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X130Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X130Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X130Y192  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X129Y192  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X130Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X130Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X130Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X130Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X130Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X130Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X130Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X130Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X129Y193  ETHERNET_TOP/u_mac_top_0/u_mac_axi/U_MAC/U_BD/bkcnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.401ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.401ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.566ns  (logic 0.379ns (10.627%)  route 3.187ns (89.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y236                                     0.000     0.000 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X30Y236        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          3.187     3.566    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X22Y176        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y176        FDRE (Setup_fdre_C_D)       -0.033    19.967    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                 16.401    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@5.000ns - sync_pulse fall@3.594ns)
  Data Path Delay:        0.528ns  (logic 0.000ns (0.000%)  route 0.528ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 8.683 - 5.000 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 6.945 - 3.594 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      3.594     3.594 f  
    AC19                                              0.000     3.594 f  clk (IN)
                         net (fo=0)                   0.000     3.594    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     5.010 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     6.868    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     6.945 f  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.528     7.473    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.501     8.683    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.169     8.852    
                         clock uncertainty           -0.219     8.633    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     8.451    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  0.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.094ns)
  Data Path Delay:        0.501ns  (logic 0.000ns (0.000%)  route 0.501ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    3.182ns = ( 4.276 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.094     1.094 r  
    AC19                                              0.000     1.094 r  clk (IN)
                         net (fo=0)                   0.000     1.094    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     2.444 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     4.203    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.276 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.501     4.777    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.528     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.169     3.710    
                         clock uncertainty            0.219     3.929    
    PHY_CONTROL_X0Y4     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     4.103    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -4.103    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.673    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 10.838 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.757 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.757    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    10.838    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.252    11.089    
                         clock uncertainty           -0.065    11.024    
    OUT_FIFO_X0Y16       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    10.451    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         10.451    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     8.696 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     9.071    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.252    11.430    
                         clock uncertainty           -0.065    11.365    
    OLOGIC_X0Y207        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    11.028    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     8.696 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     9.071    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.252    11.430    
                         clock uncertainty           -0.065    11.365    
    OLOGIC_X0Y207        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    11.028    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     8.696 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     9.071    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.252    11.430    
                         clock uncertainty           -0.065    11.365    
    OLOGIC_X0Y207        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    11.028    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     6.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     8.696 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     9.071    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.341    11.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.252    11.430    
                         clock uncertainty           -0.065    11.365    
    OLOGIC_X0Y207        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    11.028    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.028    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.466ns (19.797%)  route 1.888ns (80.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.888     8.310    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y202        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    11.432    
                         clock uncertainty           -0.065    11.367    
    OLOGIC_X0Y202        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.851    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.466ns (20.074%)  route 1.855ns (79.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.855     8.278    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y203        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    11.432    
                         clock uncertainty           -0.065    11.367    
    OLOGIC_X0Y203        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.851    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.466ns (20.928%)  route 1.761ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns = ( 11.181 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.761     8.183    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y204        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.343    11.181    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y204        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    11.432    
                         clock uncertainty           -0.065    11.367    
    OLOGIC_X0Y204        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.851    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.466ns (21.238%)  route 1.728ns (78.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.728     8.151    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y205        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    11.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y205        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    11.431    
                         clock uncertainty           -0.065    11.366    
    OLOGIC_X0Y205        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.850    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@5.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.466ns (22.293%)  route 1.624ns (77.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 8.456 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     3.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.624     8.047    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y206        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496     8.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.342    11.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y206        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    11.431    
                         clock uncertainty           -0.065    11.366    
    OLOGIC_X0Y206        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.850    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  2.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.272ns (30.126%)  route 0.631ns (69.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.631     3.955    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.650    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y212        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.321    
    OLOGIC_X0Y212        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.880    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.272ns (30.091%)  route 0.632ns (69.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.649ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.632     3.956    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y210        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.649    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y210        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.320    
    OLOGIC_X0Y210        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.879    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.225 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.225    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.470    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X0Y16       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.330     3.141    
    OUT_FIFO_X0Y16       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.130    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.190 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.156     3.346    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.231    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.190 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.156     3.346    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.231    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.190 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.156     3.346    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.231    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.190 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.156     3.346    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.231    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.231    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.272ns (28.444%)  route 0.684ns (71.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.684     4.009    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y211        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.650    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y211        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.321    
    OLOGIC_X0Y211        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.880    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.880    
                         arrival time                           4.009    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.272ns (26.573%)  route 0.752ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.752     4.076    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y209        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y209        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.878    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.272ns (24.752%)  route 0.827ns (75.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.827     4.151    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y16 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y207        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y207        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.878    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 10.828 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.746 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.746    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    10.828    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.251    11.078    
                         clock uncertainty           -0.065    11.013    
    OUT_FIFO_X0Y17       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    10.440    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     8.685 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     9.060    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.251    11.408    
                         clock uncertainty           -0.065    11.343    
    OLOGIC_X0Y219        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.337    11.006    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.240     8.685 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.375     9.060    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.251    11.408    
                         clock uncertainty           -0.065    11.343    
    OLOGIC_X0Y219        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.337    11.006    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     8.685 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     9.060    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.251    11.408    
                         clock uncertainty           -0.065    11.343    
    OLOGIC_X0Y219        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.337    11.006    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@2.500ns)
  Data Path Delay:        0.615ns  (logic 0.240ns (39.022%)  route 0.375ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 11.158 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      2.500     2.500 r  
    AC19                                              0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     3.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     5.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     6.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.240     8.685 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.375     9.060    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.330    11.158    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.251    11.408    
                         clock uncertainty           -0.065    11.343    
    OLOGIC_X0Y219        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.337    11.006    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.006    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.466ns (22.351%)  route 1.619ns (77.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.619     8.030    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y214        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    11.410    
                         clock uncertainty           -0.065    11.345    
    OLOGIC_X0Y214        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.829    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.466ns (22.705%)  route 1.586ns (77.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.586     7.998    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y215        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    11.410    
                         clock uncertainty           -0.065    11.345    
    OLOGIC_X0Y215        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.829    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.466ns (23.248%)  route 1.538ns (76.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.538     7.950    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y224        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    11.410    
                         clock uncertainty           -0.065    11.345    
    OLOGIC_X0Y224        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.829    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.466ns (23.803%)  route 1.492ns (76.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 11.160 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.492     7.903    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y216        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.332    11.160    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y216        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    11.410    
                         clock uncertainty           -0.065    11.345    
    OLOGIC_X0Y216        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.829    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@5.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.466ns (24.204%)  route 1.459ns (75.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 11.159 - 5.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 8.445 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     3.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     6.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.459     7.871    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y217        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     6.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759     8.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     8.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486     8.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    10.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.331    11.159    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y217        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    11.409    
                         clock uncertainty           -0.065    11.344    
    OLOGIC_X0Y217        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    10.828    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  2.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.218    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.461    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X0Y17       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.328     3.134    
    OUT_FIFO_X0Y17       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.123    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.272ns (29.231%)  route 0.659ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.659     3.976    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y221        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y221        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.867    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           3.976    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.183 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.156     3.339    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y219        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.220    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.183 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.156     3.339    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y219        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.220    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.183 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.156     3.339    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y219        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.220    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.137ns (46.751%)  route 0.156ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.183 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.156     3.339    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y219        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.220    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.272ns (27.425%)  route 0.720ns (72.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.720     4.037    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y222        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.175     3.636    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y222        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.309    
    OLOGIC_X0Y222        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.868    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.868    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.272ns (27.282%)  route 0.725ns (72.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.725     4.042    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y219        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y219        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.867    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           4.042    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.272ns (27.160%)  route 0.729ns (72.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.729     4.047    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y218        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.174     3.635    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y218        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.308    
    OLOGIC_X0Y218        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.867    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           4.047    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.272ns (25.829%)  route 0.781ns (74.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.781     4.099    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y223        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y17 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.637    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y223        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.310    
    OLOGIC_X0Y223        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.869    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 15.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      7.500     7.500 r  
    AC19                                              0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     8.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858    10.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522    11.373    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.456 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    13.757 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    13.757    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000    15.838    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.252    16.089    
                         clock uncertainty           -0.065    16.024    
    OUT_FIFO_X0Y18       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    15.451    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         15.451    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.895ns  (logic 0.466ns (16.097%)  route 2.429ns (83.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           2.429    13.851    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.427    
                         clock uncertainty           -0.065    16.362    
    OLOGIC_X0Y236        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -13.851    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.787ns  (logic 0.466ns (16.723%)  route 2.321ns (83.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           2.321    13.743    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.427    
                         clock uncertainty           -0.065    16.362    
    OLOGIC_X0Y235        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.669ns  (logic 0.466ns (17.458%)  route 2.203ns (82.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           2.203    13.626    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.427    
                         clock uncertainty           -0.065    16.362    
    OLOGIC_X0Y234        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.441ns  (logic 0.466ns (19.090%)  route 1.975ns (80.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.975    13.397    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.425    
                         clock uncertainty           -0.065    16.360    
    OLOGIC_X0Y232        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.844    
                         arrival time                         -13.397    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.324ns  (logic 0.466ns (20.053%)  route 1.858ns (79.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.858    13.280    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.425    
                         clock uncertainty           -0.065    16.360    
    OLOGIC_X0Y231        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.844    
                         arrival time                         -13.280    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        2.207ns  (logic 0.466ns (21.119%)  route 1.741ns (78.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 16.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.741    13.163    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.337    16.175    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.426    
                         clock uncertainty           -0.065    16.361    
    OLOGIC_X0Y230        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.845    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.845    
                         arrival time                         -13.163    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.978ns  (logic 0.466ns (23.554%)  route 1.512ns (76.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.512    12.935    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.427    
                         clock uncertainty           -0.065    16.362    
    OLOGIC_X0Y228        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.861ns  (logic 0.466ns (25.038%)  route 1.395ns (74.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.176ns = ( 16.176 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.395    12.818    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.338    16.176    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.427    
                         clock uncertainty           -0.065    16.362    
    OLOGIC_X0Y227        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.846    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.846    
                         arrival time                         -12.818    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@10.000ns - oserdes_clk_2 rise@5.000ns)
  Data Path Delay:        1.822ns  (logic 0.466ns (25.570%)  route 1.356ns (74.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns = ( 13.456 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.522     8.873    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.956 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.422 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.356    12.779    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.496    13.678    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.705 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.838 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.336    16.174    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.252    16.425    
                         clock uncertainty           -0.065    16.360    
    OLOGIC_X0Y233        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.844    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.844    
                         arrival time                         -12.779    
  -------------------------------------------------------------------
                         slack                                  3.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.225 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.225    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     3.470    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X0Y18       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.330     3.141    
    OUT_FIFO_X0Y18       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.130    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.272ns (27.885%)  route 0.703ns (72.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.703     4.028    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.176     3.646    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y233        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.317    
    OLOGIC_X0Y233        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.272ns (26.899%)  route 0.739ns (73.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.739     4.064    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y227        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.318    
    OLOGIC_X0Y227        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.877    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.272ns (25.362%)  route 0.800ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.800     4.125    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y228        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.318    
    OLOGIC_X0Y228        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.877    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           4.125    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.272ns (22.884%)  route 0.917ns (77.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.917     4.241    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.176     3.646    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y230        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.317    
    OLOGIC_X0Y230        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.241    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.272ns (21.763%)  route 0.978ns (78.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           0.978     4.302    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.176     3.646    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y231        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.317    
    OLOGIC_X0Y231        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.302    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.272ns (20.746%)  route 1.039ns (79.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.039     4.364    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.176     3.646    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y232        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.317    
    OLOGIC_X0Y232        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.272ns (19.058%)  route 1.155ns (80.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.155     4.480    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.177     3.647    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y234        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.318    
    OLOGIC_X0Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.877    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           4.480    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.272ns (18.273%)  route 1.217ns (81.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.217     4.541    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y235        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y235        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.878    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           4.541    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.272ns (17.652%)  route 1.269ns (82.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.330ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     1.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.053 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.325 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.269     4.593    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.524    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.382 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y18 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.470 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.178     3.648    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y236        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.330     3.319    
    OLOGIC_X0Y236        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.878    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           4.593    
  -------------------------------------------------------------------
                         slack                                  0.716    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@7.500ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 15.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      7.500     7.500 r  
    AC19                                              0.000     7.500 r  clk (IN)
                         net (fo=0)                   0.000     7.500    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     8.916 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858    10.774    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.851 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511    11.362    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    13.445 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301    13.746 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    13.746    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    15.828    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.251    16.078    
                         clock uncertainty           -0.065    16.013    
    OUT_FIFO_X0Y19       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.573    15.440    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.871ns  (logic 0.466ns (16.232%)  route 2.405ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 16.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.405    13.816    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    16.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y248        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.430    
                         clock uncertainty           -0.065    16.365    
    OLOGIC_X0Y248        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.849    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.849    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.762ns  (logic 0.466ns (16.870%)  route 2.296ns (83.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 16.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.296    13.708    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y247        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    16.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y247        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.430    
                         clock uncertainty           -0.065    16.365    
    OLOGIC_X0Y247        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.849    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.849    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.645ns  (logic 0.466ns (17.617%)  route 2.179ns (82.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 16.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.179    13.590    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y246        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    16.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y246        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.430    
                         clock uncertainty           -0.065    16.365    
    OLOGIC_X0Y246        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.849    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.849    
                         arrival time                         -13.590    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.528ns  (logic 0.466ns (18.435%)  route 2.062ns (81.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.062    13.473    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.428    
                         clock uncertainty           -0.065    16.363    
    OLOGIC_X0Y245        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.847    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.411ns  (logic 0.466ns (19.332%)  route 1.945ns (80.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.945    13.356    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.428    
                         clock uncertainty           -0.065    16.363    
    OLOGIC_X0Y244        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.847    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.293ns  (logic 0.466ns (20.320%)  route 1.827ns (79.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.178ns = ( 16.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.827    13.239    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.350    16.178    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.428    
                         clock uncertainty           -0.065    16.363    
    OLOGIC_X0Y243        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.847    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.847    
                         arrival time                         -13.239    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.176ns  (logic 0.466ns (21.415%)  route 1.710ns (78.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 16.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.710    13.121    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.351    16.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.429    
                         clock uncertainty           -0.065    16.364    
    OLOGIC_X0Y242        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.848    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.848    
                         arrival time                         -13.121    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        2.059ns  (logic 0.466ns (22.635%)  route 1.593ns (77.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 16.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.593    13.004    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.351    16.179    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.429    
                         clock uncertainty           -0.065    16.364    
    OLOGIC_X0Y241        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.848    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.848    
                         arrival time                         -13.004    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@10.000ns - oserdes_clk_3 rise@5.000ns)
  Data Path Delay:        1.941ns  (logic 0.466ns (24.002%)  route 1.475ns (75.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 16.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 13.445 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      5.000     5.000 r  
    AC19                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     6.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     8.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.511     8.862    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083    10.945 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466    11.411 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.475    12.887    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y240        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.486    13.668    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027    15.695 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    15.828 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.352    16.180    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y240        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.251    16.430    
                         clock uncertainty           -0.065    16.365    
    OLOGIC_X0Y240        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    15.849    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         15.849    
                         arrival time                         -12.887    
  -------------------------------------------------------------------
                         slack                                  2.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.218 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.218    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.461    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X0Y19       OUT_FIFO                                     r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.328     3.134    
    OUT_FIFO_X0Y19       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.123    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.272ns (29.030%)  route 0.665ns (70.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.665     3.982    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y238        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.317    
    OLOGIC_X0Y238        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           3.982    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.272ns (27.249%)  route 0.726ns (72.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.726     4.044    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y239        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.317    
    OLOGIC_X0Y239        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.044    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.272ns (25.968%)  route 0.775ns (74.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.775     4.093    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y237        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y237        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.317    
    OLOGIC_X0Y237        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.272ns (25.673%)  route 0.787ns (74.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.787     4.105    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y240        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.183     3.644    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y240        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.317    
    OLOGIC_X0Y240        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.876    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.105    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.272ns (24.269%)  route 0.849ns (75.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.849     4.166    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     3.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y241        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.316    
    OLOGIC_X0Y241        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.875    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.166    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.272ns (23.011%)  route 0.910ns (76.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.910     4.228    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     3.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y242        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.316    
    OLOGIC_X0Y242        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.875    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.272ns (21.877%)  route 0.971ns (78.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.971     4.289    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     3.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y243        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.316    
    OLOGIC_X0Y243        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.875    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.272ns (20.850%)  route 1.033ns (79.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.033     4.350    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     3.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y244        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.316    
    OLOGIC_X0Y244        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.875    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.272ns (19.915%)  route 1.094ns (80.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.328ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     1.232    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     3.046 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.318 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.094     4.411    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.515    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     3.373 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X0Y19 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.461 r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.182     3.643    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X0Y245        OSERDESE2                                    r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.328     3.316    
    OLOGIC_X0Y245        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.875    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.537    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.812ns  (logic 0.379ns (2.958%)  route 12.433ns (97.042%))
  Logic Levels:           0  
  Clock Path Skew:        6.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.463    -1.481    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X21Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y175        FDRE (Prop_fdre_C_Q)         0.379    -1.102 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)          12.433    11.332    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X21Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    23.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    23.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    24.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    24.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    25.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    21.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    23.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.363    25.135    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X21Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.066    25.201    
                         clock uncertainty           -0.261    24.940    
    SLICE_X21Y170        FDRE (Setup_fdre_C_D)       -0.032    24.908    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.655ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.763ns  (logic 0.379ns (2.970%)  route 12.384ns (97.030%))
  Logic Levels:           0  
  Clock Path Skew:        6.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.463    -1.481    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X21Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y175        FDRE (Prop_fdre_C_Q)         0.379    -1.102 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)          12.384    11.282    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X18Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    23.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    23.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    24.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    24.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    25.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    21.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    23.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.364    25.136    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X18Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.066    25.202    
                         clock uncertainty           -0.261    24.941    
    SLICE_X18Y170        FDRE (Setup_fdre_C_D)       -0.004    24.937    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         24.937    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 13.655    

Slack (MET) :             14.523ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.754ns  (logic 0.348ns (2.961%)  route 11.406ns (97.039%))
  Logic Levels:           0  
  Clock Path Skew:        6.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    -1.483ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.047    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.629    -4.582 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.025    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.944 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.461    -1.483    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.348    -1.135 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)          11.406    10.271    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X20Y174        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    23.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    23.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    24.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    24.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    25.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    21.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    23.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.358    25.130    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X20Y174        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.066    25.196    
                         clock uncertainty           -0.261    24.935    
    SLICE_X20Y174        FDRE (Setup_fdre_C_D)       -0.141    24.794    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         24.794    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                 14.523    

Slack (MET) :             15.424ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.493ns  (logic 0.175ns (2.695%)  route 6.318ns (97.305%))
  Logic Levels:           0  
  Clock Path Skew:        2.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.175    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.175    -0.000 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           6.318     6.318    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X23Y173        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.608    21.820    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X23Y173        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.188    22.008    
                         clock uncertainty           -0.261    21.747    
    SLICE_X23Y173        FDRE (Setup_fdre_C_D)       -0.005    21.742    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.742    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                 15.424    

Slack (MET) :             15.612ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.211ns  (logic 0.160ns (2.576%)  route 6.051ns (97.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.175    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.160    -0.015 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           6.051     6.036    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X22Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.611    21.823    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X22Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.188    22.011    
                         clock uncertainty           -0.261    21.750    
    SLICE_X22Y170        FDRE (Setup_fdre_C_D)       -0.102    21.648    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         21.648    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 15.612    

Slack (MET) :             15.768ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.053ns  (logic 0.160ns (2.644%)  route 5.893ns (97.356%))
  Logic Levels:           0  
  Clock Path Skew:        2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.175    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X21Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y175        FDRE (Prop_fdre_C_Q)         0.160    -0.015 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           5.893     5.877    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X20Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.610    21.822    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X20Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.188    22.010    
                         clock uncertainty           -0.261    21.749    
    SLICE_X20Y172        FDRE (Setup_fdre_C_D)       -0.103    21.646    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         21.646    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                 15.768    

Slack (MET) :             15.807ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.113ns  (logic 0.175ns (2.863%)  route 5.938ns (97.137%))
  Logic Levels:           0  
  Clock Path Skew:        2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.175    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X21Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y175        FDRE (Prop_fdre_C_Q)         0.175    -0.000 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           5.938     5.938    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X19Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.611    21.823    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X19Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.188    22.011    
                         clock uncertainty           -0.261    21.750    
    SLICE_X19Y172        FDRE (Setup_fdre_C_D)       -0.005    21.745    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.745    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 15.807    

Slack (MET) :             15.922ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.968ns  (logic 0.175ns (2.933%)  route 5.793ns (97.067%))
  Logic Levels:           0  
  Clock Path Skew:        2.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.175    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.175    -0.000 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           5.793     5.792    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X20Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.611    21.823    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X20Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.188    22.011    
                         clock uncertainty           -0.261    21.750    
    SLICE_X20Y170        FDRE (Setup_fdre_C_D)       -0.035    21.715    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         21.715    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                 15.922    

Slack (MET) :             15.967ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.952ns  (logic 0.175ns (2.940%)  route 5.777ns (97.060%))
  Logic Levels:           0  
  Clock Path Skew:        2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.175    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.175    -0.000 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           5.777     5.776    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X23Y171        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.610    21.822    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X23Y171        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.188    22.010    
                         clock uncertainty           -0.261    21.749    
    SLICE_X23Y171        FDRE (Setup_fdre_C_D)       -0.005    21.744    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.744    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                 15.967    

Slack (MET) :             16.104ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.785ns  (logic 0.175ns (3.025%)  route 5.610ns (96.975%))
  Logic Levels:           0  
  Clock Path Skew:        2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    -0.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.716     1.157    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.847    -1.690 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.080    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.051 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.876    -0.175    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.175    -0.000 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           5.610     5.610    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X22Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253    20.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739    20.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    21.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518    21.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020    21.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326    21.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511    20.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790    21.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.610    21.822    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X22Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.188    22.010    
                         clock uncertainty           -0.261    21.749    
    SLICE_X22Y172        FDRE (Setup_fdre_C_D)       -0.035    21.714    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         21.714    
                         arrival time                          -5.610    
  -------------------------------------------------------------------
                         slack                                 16.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 0.279ns (3.552%)  route 7.575ns (96.448%))
  Logic Levels:           0  
  Clock Path Skew:        6.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.514ns
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.357    -1.078    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.279    -0.799 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           7.575     6.776    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X22Y174        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.461     5.514    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X22Y174        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism             -0.066     5.448    
                         clock uncertainty            0.261     5.709    
    SLICE_X22Y174        FDRE (Hold_fdre_C_D)         0.087     5.796    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.796    
                         arrival time                           6.776    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 0.304ns (3.709%)  route 7.893ns (96.291%))
  Logic Levels:           0  
  Clock Path Skew:        6.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.517ns
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.357    -1.078    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.304    -0.774 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           7.893     7.118    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X22Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.464     5.517    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X22Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism             -0.066     5.451    
                         clock uncertainty            0.261     5.712    
    SLICE_X22Y172        FDRE (Hold_fdre_C_D)         0.195     5.907    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.907    
                         arrival time                           7.118    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 0.304ns (3.604%)  route 8.130ns (96.396%))
  Logic Levels:           0  
  Clock Path Skew:        6.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.517ns
    Source Clock Delay      (SCD):    -1.077ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.358    -1.077    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X21Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y175        FDRE (Prop_fdre_C_Q)         0.304    -0.773 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           8.130     7.357    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X21Y173        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.464     5.517    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X21Y173        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism             -0.066     5.451    
                         clock uncertainty            0.261     5.712    
    SLICE_X21Y173        FDRE (Hold_fdre_C_D)         0.156     5.868    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.868    
                         arrival time                           7.357    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 0.304ns (3.600%)  route 8.142ns (96.400%))
  Logic Levels:           0  
  Clock Path Skew:        6.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.518ns
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.357    -1.078    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.304    -0.774 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           8.142     7.367    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X23Y171        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.465     5.518    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X23Y171        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism             -0.066     5.452    
                         clock uncertainty            0.261     5.713    
    SLICE_X23Y171        FDRE (Hold_fdre_C_D)         0.156     5.869    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.869    
                         arrival time                           7.367    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.304ns (3.512%)  route 8.352ns (96.488%))
  Logic Levels:           0  
  Clock Path Skew:        6.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.357    -1.078    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.304    -0.774 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           8.352     7.577    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X20Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.469     5.522    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X20Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism             -0.066     5.456    
                         clock uncertainty            0.261     5.717    
    SLICE_X20Y170        FDRE (Hold_fdre_C_D)         0.195     5.912    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.912    
                         arrival time                           7.577    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.792ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 0.279ns (3.219%)  route 8.389ns (96.781%))
  Logic Levels:           0  
  Clock Path Skew:        6.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.519ns
    Source Clock Delay      (SCD):    -1.077ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.358    -1.077    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X21Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y175        FDRE (Prop_fdre_C_Q)         0.279    -0.798 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           8.389     7.591    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X20Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.466     5.519    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X20Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism             -0.066     5.453    
                         clock uncertainty            0.261     5.714    
    SLICE_X20Y172        FDRE (Hold_fdre_C_D)         0.085     5.799    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.799    
                         arrival time                           7.591    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.924ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.304ns (3.426%)  route 8.569ns (96.574%))
  Logic Levels:           0  
  Clock Path Skew:        6.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.520ns
    Source Clock Delay      (SCD):    -1.077ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.358    -1.077    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X21Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y175        FDRE (Prop_fdre_C_Q)         0.304    -0.773 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           8.569     7.796    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X19Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.467     5.520    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X19Y172        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism             -0.066     5.454    
                         clock uncertainty            0.261     5.715    
    SLICE_X19Y172        FDRE (Hold_fdre_C_D)         0.156     5.871    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.871    
                         arrival time                           7.796    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             2.070ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 0.279ns (3.117%)  route 8.671ns (96.883%))
  Logic Levels:           0  
  Clock Path Skew:        6.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.520ns
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.357    -1.078    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.279    -0.799 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           8.671     7.872    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X22Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.467     5.520    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X22Y170        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism             -0.066     5.454    
                         clock uncertainty            0.261     5.715    
    SLICE_X22Y170        FDRE (Hold_fdre_C_D)         0.086     5.801    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.801    
                         arrival time                           7.872    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.211ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.304ns (3.320%)  route 8.852ns (96.680%))
  Logic Levels:           0  
  Clock Path Skew:        6.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.515ns
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.543     2.893    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.890    -3.997 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    -2.512    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.435 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.357    -1.078    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.304    -0.774 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           8.852     8.078    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X23Y173        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.462     5.515    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X23Y173        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism             -0.066     5.449    
                         clock uncertainty            0.261     5.710    
    SLICE_X23Y173        FDRE (Hold_fdre_C_D)         0.156     5.866    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.866    
                         arrival time                           8.078    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.730ns  (arrival time - required time)
  Source:                 mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.128ns (2.279%)  route 5.488ns (97.721%))
  Logic Levels:           0  
  Clock Path Skew:        2.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.652     0.905    clk_pll_1/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.520    -1.615 r  clk_pll_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.055    clk_pll_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.029 r  clk_pll_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.607    -0.422    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X23Y175        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.128    -0.294 r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           5.488     5.194    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X20Y174        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.876     2.385    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X20Y174        FDRE                                         r  mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism             -0.188     2.197    
                         clock uncertainty            0.261     2.458    
    SLICE_X20Y174        FDRE (Hold_fdre_C_D)         0.006     2.464    mig_axi/u_mig_axi_32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           5.194    
  -------------------------------------------------------------------
                         slack                                  2.730    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll_33
  To Clock:  clk_pll_i

Setup :            3  Failing Endpoints,  Worst Slack       -2.088ns,  Total Violation       -6.221ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.088ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_pll_i rise@970.000ns - clk_out2_clk_pll_33 rise@969.697ns)
  Data Path Delay:        1.698ns  (logic 1.084ns (63.841%)  route 0.614ns (36.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 975.026 - 970.000 ) 
    Source Clock Delay      (SCD):    5.462ns = ( 975.159 - 969.697 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                    969.697   969.697 r  
    AC19                                              0.000   969.697 r  clk (IN)
                         net (fo=0)                   0.000   969.697    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416   971.113 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602   973.715    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536   975.332    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173   972.158 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557   973.715    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.363   975.159    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/WCLK
    SLICE_X80Y183        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y183        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084   976.243 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/O
                         net (fo=1, routed)           0.614   976.857    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36_n_0
    SLICE_X81Y183        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    970.000   970.000 r  
    AC19                                              0.000   970.000 r  clk (IN)
                         net (fo=0)                   0.000   970.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350   971.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759   973.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   973.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281   974.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069   974.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805   975.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606   971.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964   973.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   973.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.254   975.026    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X81Y183        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
                         clock pessimism              0.066   975.092    
                         clock uncertainty           -0.276   974.816    
    SLICE_X81Y183        FDRE (Setup_fdre_C_D)       -0.047   974.769    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                        974.769    
                         arrival time                        -976.857    
  -------------------------------------------------------------------
                         slack                                 -2.088    

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_pll_i rise@970.000ns - clk_out2_clk_pll_33 rise@969.697ns)
  Data Path Delay:        1.688ns  (logic 1.084ns (64.210%)  route 0.604ns (35.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 975.036 - 970.000 ) 
    Source Clock Delay      (SCD):    5.473ns = ( 975.170 - 969.697 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                    969.697   969.697 r  
    AC19                                              0.000   969.697 r  clk (IN)
                         net (fo=0)                   0.000   969.697    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416   971.113 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602   973.715    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536   975.332    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173   972.158 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557   973.715    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.374   975.170    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/WCLK
    SLICE_X72Y179        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y179        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084   976.254 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/O
                         net (fo=1, routed)           0.604   976.858    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36_n_0
    SLICE_X73Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    970.000   970.000 r  
    AC19                                              0.000   970.000 r  clk (IN)
                         net (fo=0)                   0.000   970.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350   971.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759   973.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   973.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281   974.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069   974.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805   975.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606   971.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964   973.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   973.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.264   975.036    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X73Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
                         clock pessimism              0.066   975.102    
                         clock uncertainty           -0.276   974.826    
    SLICE_X73Y179        FDRE (Setup_fdre_C_D)       -0.047   974.779    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                        974.779    
                         arrival time                        -976.858    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -2.054ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.303ns  (clk_pll_i rise@970.000ns - clk_out2_clk_pll_33 rise@969.697ns)
  Data Path Delay:        1.688ns  (logic 1.084ns (64.236%)  route 0.604ns (35.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 975.051 - 970.000 ) 
    Source Clock Delay      (SCD):    5.487ns = ( 975.184 - 969.697 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                    969.697   969.697 r  
    AC19                                              0.000   969.697 r  clk (IN)
                         net (fo=0)                   0.000   969.697    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416   971.113 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602   973.715    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536   975.332    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173   972.158 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557   973.715    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   973.796 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.388   975.184    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/WCLK
    SLICE_X52Y167        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y167        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084   976.268 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/O
                         net (fo=1, routed)           0.604   976.872    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72_n_0
    SLICE_X53Y167        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                    970.000   970.000 r  
    AC19                                              0.000   970.000 r  clk (IN)
                         net (fo=0)                   0.000   970.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350   971.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759   973.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073   973.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281   974.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069   974.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805   975.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606   971.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964   973.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   973.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.279   975.051    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X53Y167        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/C
                         clock pessimism              0.066   975.117    
                         clock uncertainty           -0.276   974.841    
    SLICE_X53Y167        FDRE (Setup_fdre_C_D)       -0.024   974.817    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]
  -------------------------------------------------------------------
                         required time                        974.817    
                         arrival time                        -976.872    
  -------------------------------------------------------------------
                         slack                                 -2.054    

Slack (MET) :             29.084ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        1.189ns  (logic 0.379ns (31.872%)  route 0.810ns (68.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y193                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X65Y193        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.810     1.189    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X62Y195        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X62Y195        FDRE (Setup_fdre_C_D)       -0.030    30.273    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         30.273    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                 29.084    

Slack (MET) :             29.106ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.991ns  (logic 0.348ns (35.126%)  route 0.643ns (64.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y191                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X78Y191        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.643     0.991    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X78Y192        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X78Y192        FDRE (Setup_fdre_C_D)       -0.206    30.097    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         30.097    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 29.106    

Slack (MET) :             29.197ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        1.031ns  (logic 0.379ns (36.776%)  route 0.652ns (63.224%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y194                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X87Y194        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.652     1.031    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X86Y197        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X86Y197        FDRE (Setup_fdre_C_D)       -0.075    30.228    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                 29.197    

Slack (MET) :             29.211ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        1.017ns  (logic 0.379ns (37.273%)  route 0.638ns (62.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y194                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X87Y194        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.638     1.017    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X86Y195        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X86Y195        FDRE (Setup_fdre_C_D)       -0.075    30.228    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                 29.211    

Slack (MET) :             29.213ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.890ns  (logic 0.398ns (44.721%)  route 0.492ns (55.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y185        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.492     0.890    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X47Y185        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X47Y185        FDRE (Setup_fdre_C_D)       -0.200    30.103    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         30.103    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                 29.213    

Slack (MET) :             29.224ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.876ns  (logic 0.398ns (45.448%)  route 0.478ns (54.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y168                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y168        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.478     0.876    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X71Y168        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X71Y168        FDRE (Setup_fdre_C_D)       -0.203    30.100    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.100    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                 29.224    

Slack (MET) :             29.272ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (MaxDelay Path 30.303ns)
  Data Path Delay:        0.822ns  (logic 0.348ns (42.327%)  route 0.474ns (57.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.303ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y194                                     0.000     0.000 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y194        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.474     0.822    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X87Y197        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.303    30.303    
    SLICE_X87Y197        FDRE (Setup_fdre_C_D)       -0.209    30.094    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         30.094    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                 29.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.386ns (60.481%)  route 0.252ns (39.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.566     1.918    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/WCLK
    SLICE_X72Y179        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y179        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.304 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/O
                         net (fo=1, routed)           0.252     2.557    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36_n_0
    SLICE_X73Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.833     2.342    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X73Y179        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
                         clock pessimism             -0.188     2.154    
                         clock uncertainty            0.276     2.430    
    SLICE_X73Y179        FDRE (Hold_fdre_C_D)         0.070     2.500    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.386ns (59.428%)  route 0.264ns (40.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.578     1.930    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/WCLK
    SLICE_X52Y167        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y167        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.316 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72/DP/O
                         net (fo=1, routed)           0.264     2.580    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_72_72_n_0
    SLICE_X53Y167        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.844     2.353    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X53Y167        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]/C
                         clock pessimism             -0.188     2.165    
                         clock uncertainty            0.276     2.441    
    SLICE_X53Y167        FDRE (Hold_fdre_C_D)         0.078     2.519    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.386ns (58.400%)  route 0.275ns (41.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.559     1.911    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/WCLK
    SLICE_X80Y183        RAMD32                                       r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y183        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.297 r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DP/O
                         net (fo=1, routed)           0.275     2.572    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36_n_0
    SLICE_X81Y183        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.826     2.335    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X81Y183        FDRE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
                         clock pessimism             -0.188     2.147    
                         clock uncertainty            0.276     2.423    
    SLICE_X81Y183        FDRE (Hold_fdre_C_D)         0.070     2.493    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_pll_33
  To Clock:  clk_out1_clk_pll_33

Setup :            0  Failing Endpoints,  Worst Slack       18.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.250ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.379ns (28.971%)  route 0.929ns (71.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.510ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.411     5.510    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X119Y159       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDPE (Prop_fdpe_C_Q)         0.379     5.889 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.929     6.818    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y156       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.299    25.197    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X111Y156       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.267    25.464    
                         clock uncertainty           -0.065    25.399    
    SLICE_X111Y156       FDCE (Recov_fdce_C_CLR)     -0.331    25.068    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         25.068    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                 18.250    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.379ns (29.161%)  route 0.921ns (70.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 25.191 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.401     5.500    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X121Y170       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDPE (Prop_fdpe_C_Q)         0.379     5.879 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.921     6.800    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X126Y172       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.293    25.191    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X126Y172       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.267    25.458    
                         clock uncertainty           -0.065    25.393    
    SLICE_X126Y172       FDCE (Recov_fdce_C_CLR)     -0.331    25.062    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.379ns (29.161%)  route 0.921ns (70.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 25.191 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.401     5.500    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X121Y170       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDPE (Prop_fdpe_C_Q)         0.379     5.879 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.921     6.800    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X126Y172       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.293    25.191    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X126Y172       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.267    25.458    
                         clock uncertainty           -0.065    25.393    
    SLICE_X126Y172       FDCE (Recov_fdce_C_CLR)     -0.331    25.062    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.379ns (29.161%)  route 0.921ns (70.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 25.191 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.401     5.500    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X121Y170       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDPE (Prop_fdpe_C_Q)         0.379     5.879 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.921     6.800    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X126Y172       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.293    25.191    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X126Y172       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.267    25.458    
                         clock uncertainty           -0.065    25.393    
    SLICE_X126Y172       FDCE (Recov_fdce_C_CLR)     -0.331    25.062    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.379ns (29.161%)  route 0.921ns (70.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 25.191 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.401     5.500    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X121Y170       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDPE (Prop_fdpe_C_Q)         0.379     5.879 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.921     6.800    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X126Y172       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.293    25.191    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X126Y172       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.267    25.458    
                         clock uncertainty           -0.065    25.393    
    SLICE_X126Y172       FDCE (Recov_fdce_C_CLR)     -0.331    25.062    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.379ns (29.161%)  route 0.921ns (70.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 25.191 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.401     5.500    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X121Y170       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDPE (Prop_fdpe_C_Q)         0.379     5.879 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.921     6.800    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X126Y172       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.293    25.191    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X126Y172       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.267    25.458    
                         clock uncertainty           -0.065    25.393    
    SLICE_X126Y172       FDCE (Recov_fdce_C_CLR)     -0.331    25.062    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.379ns (29.161%)  route 0.921ns (70.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 25.191 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.401     5.500    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X121Y170       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDPE (Prop_fdpe_C_Q)         0.379     5.879 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.921     6.800    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X126Y172       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.293    25.191    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X126Y172       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.267    25.458    
                         clock uncertainty           -0.065    25.393    
    SLICE_X126Y172       FDCE (Recov_fdce_C_CLR)     -0.331    25.062    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.379ns (29.161%)  route 0.921ns (70.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 25.191 - 20.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.401     5.500    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X121Y170       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y170       FDPE (Prop_fdpe_C_Q)         0.379     5.879 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.921     6.800    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X126Y172       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.293    25.191    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X126Y172       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.267    25.458    
                         clock uncertainty           -0.065    25.393    
    SLICE_X126Y172       FDCE (Recov_fdce_C_CLR)     -0.331    25.062    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         25.062    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.279ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.379ns (28.710%)  route 0.941ns (71.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 25.199 - 20.000 ) 
    Source Clock Delay      (SCD):    5.510ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.411     5.510    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X119Y159       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDPE (Prop_fdpe_C_Q)         0.379     5.889 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.941     6.830    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X112Y157       FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.301    25.199    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X112Y157       FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.267    25.466    
                         clock uncertainty           -0.065    25.401    
    SLICE_X112Y157       FDCE (Recov_fdce_C_CLR)     -0.292    25.109    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 18.279    

Slack (MET) :             18.279ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll_33 rise@20.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.379ns (28.710%)  route 0.941ns (71.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 25.199 - 20.000 ) 
    Source Clock Delay      (SCD):    5.510ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.411     5.510    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X119Y159       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDPE (Prop_fdpe_C_Q)         0.379     5.889 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.941     6.830    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X112Y157       FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    23.821    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    25.331    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.995    22.336 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    23.821    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    23.898 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        1.301    25.199    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X112Y157       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.267    25.466    
                         clock uncertainty           -0.065    25.401    
    SLICE_X112Y157       FDPE (Recov_fdpe_C_PRE)     -0.292    25.109    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.109    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 18.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.120%)  route 0.260ns (64.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X85Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.060 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.260     2.321    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X82Y147        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.836     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X82Y147        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     2.183    
    SLICE_X82Y147        FDCE (Remov_fdce_C_CLR)     -0.092     2.091    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.120%)  route 0.260ns (64.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X85Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.060 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.260     2.321    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X82Y147        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.836     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X82Y147        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     2.183    
    SLICE_X82Y147        FDCE (Remov_fdce_C_CLR)     -0.092     2.091    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.120%)  route 0.260ns (64.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X85Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.060 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.260     2.321    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X82Y147        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.836     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X82Y147        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.282     2.183    
    SLICE_X82Y147        FDCE (Remov_fdce_C_CLR)     -0.092     2.091    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.120%)  route 0.260ns (64.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X85Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.060 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.260     2.321    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X82Y147        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.836     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X82Y147        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.282     2.183    
    SLICE_X82Y147        FDCE (Remov_fdce_C_CLR)     -0.092     2.091    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.120%)  route 0.260ns (64.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X85Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.060 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.260     2.321    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X82Y147        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.836     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X82Y147        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.282     2.183    
    SLICE_X82Y147        FDCE (Remov_fdce_C_CLR)     -0.092     2.091    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.500%)  route 0.223ns (63.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X85Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDPE (Prop_fdpe_C_Q)         0.128     2.047 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.223     2.270    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X83Y147        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.836     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X83Y147        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.282     2.183    
    SLICE_X83Y147        FDPE (Remov_fdpe_C_PRE)     -0.149     2.034    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.500%)  route 0.223ns (63.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X85Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDPE (Prop_fdpe_C_Q)         0.128     2.047 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.223     2.270    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X83Y147        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.836     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X83Y147        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.282     2.183    
    SLICE_X83Y147        FDPE (Remov_fdpe_C_PRE)     -0.149     2.034    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.130%)  route 0.360ns (71.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X85Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.060 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.360     2.421    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X81Y147        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.838     2.467    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X81Y147        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.282     2.185    
    SLICE_X81Y147        FDCE (Remov_fdce_C_CLR)     -0.092     2.093    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.130%)  route 0.360ns (71.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X85Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.060 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.360     2.421    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X81Y147        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.838     2.467    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X81Y147        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.282     2.185    
    SLICE_X81Y147        FDCE (Remov_fdce_C_CLR)     -0.092     2.093    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_pll_33  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll_33 rise@0.000ns - clk_out1_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.130%)  route 0.360ns (71.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.567     1.919    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X85Y149        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDPE (Prop_fdpe_C_Q)         0.141     2.060 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.360     2.421    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X81Y147        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out1_clk_pll_33
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout1_buf/O
                         net (fo=6522, routed)        0.838     2.467    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X81Y147        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.282     2.185    
    SLICE_X81Y147        FDCE (Remov_fdce_C_CLR)     -0.092     2.093    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_pll_33
  To Clock:  clk_out2_clk_pll_33

Setup :            0  Failing Endpoints,  Worst Slack       28.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.109ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.433ns (24.997%)  route 1.299ns (75.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 35.473 - 30.303 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.401     5.500    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X102Y157       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y157       FDPE (Prop_fdpe_C_Q)         0.433     5.933 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.299     7.232    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y172        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.272    35.473    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X95Y172        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.267    35.740    
                         clock uncertainty           -0.068    35.672    
    SLICE_X95Y172        FDCE (Recov_fdce_C_CLR)     -0.331    35.341    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         35.341    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 28.109    

Slack (MET) :             28.148ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.433ns (24.997%)  route 1.299ns (75.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 35.473 - 30.303 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.401     5.500    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X102Y157       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y157       FDPE (Prop_fdpe_C_Q)         0.433     5.933 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.299     7.232    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y172        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.272    35.473    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X95Y172        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.267    35.740    
                         clock uncertainty           -0.068    35.672    
    SLICE_X95Y172        FDPE (Recov_fdpe_C_PRE)     -0.292    35.380    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         35.380    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 28.148    

Slack (MET) :             28.148ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.433ns (24.997%)  route 1.299ns (75.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 35.473 - 30.303 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.401     5.500    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X102Y157       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y157       FDPE (Prop_fdpe_C_Q)         0.433     5.933 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.299     7.232    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y172        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.272    35.473    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X95Y172        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.267    35.740    
                         clock uncertainty           -0.068    35.672    
    SLICE_X95Y172        FDPE (Recov_fdpe_C_PRE)     -0.292    35.380    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         35.380    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 28.148    

Slack (MET) :             28.148ns  (required time - arrival time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.433ns (24.997%)  route 1.299ns (75.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 35.473 - 30.303 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.401     5.500    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X102Y157       FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y157       FDPE (Prop_fdpe_C_Q)         0.433     5.933 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.299     7.232    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y172        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.272    35.473    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X95Y172        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.267    35.740    
                         clock uncertainty           -0.068    35.672    
    SLICE_X95Y172        FDPE (Recov_fdpe_C_PRE)     -0.292    35.380    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         35.380    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 28.148    

Slack (MET) :             28.149ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.433ns (25.245%)  route 1.282ns (74.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 35.485 - 30.303 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.390     5.489    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X90Y196        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y196        FDPE (Prop_fdpe_C_Q)         0.433     5.922 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.282     7.204    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y199        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.284    35.485    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X95Y199        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.267    35.752    
                         clock uncertainty           -0.068    35.684    
    SLICE_X95Y199        FDCE (Recov_fdce_C_CLR)     -0.331    35.353    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         35.353    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 28.149    

Slack (MET) :             28.178ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.433ns (25.807%)  route 1.245ns (74.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns = ( 35.559 - 30.303 ) 
    Source Clock Delay      (SCD):    5.571ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.472     5.571    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X22Y168        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y168        FDPE (Prop_fdpe_C_Q)         0.433     6.004 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.245     7.249    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y165        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.358    35.559    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X37Y165        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.267    35.826    
                         clock uncertainty           -0.068    35.758    
    SLICE_X37Y165        FDCE (Recov_fdce_C_CLR)     -0.331    35.427    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[2].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         35.427    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                 28.178    

Slack (MET) :             28.188ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.433ns (25.245%)  route 1.282ns (74.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 35.485 - 30.303 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.390     5.489    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X90Y196        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y196        FDPE (Prop_fdpe_C_Q)         0.433     5.922 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.282     7.204    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y199        FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.284    35.485    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X95Y199        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.267    35.752    
                         clock uncertainty           -0.068    35.684    
    SLICE_X95Y199        FDPE (Recov_fdpe_C_PRE)     -0.292    35.392    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         35.392    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 28.188    

Slack (MET) :             28.188ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.433ns (25.245%)  route 1.282ns (74.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 35.485 - 30.303 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.390     5.489    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X90Y196        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y196        FDPE (Prop_fdpe_C_Q)         0.433     5.922 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.282     7.204    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y199        FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.284    35.485    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X95Y199        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.267    35.752    
                         clock uncertainty           -0.068    35.684    
    SLICE_X95Y199        FDPE (Recov_fdpe_C_PRE)     -0.292    35.392    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         35.392    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 28.188    

Slack (MET) :             28.188ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.433ns (25.245%)  route 1.282ns (74.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 35.485 - 30.303 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.390     5.489    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X90Y196        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y196        FDPE (Prop_fdpe_C_Q)         0.433     5.922 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.282     7.204    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X95Y199        FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.284    35.485    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X95Y199        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.267    35.752    
                         clock uncertainty           -0.068    35.684    
    SLICE_X95Y199        FDPE (Recov_fdpe_C_PRE)     -0.292    35.392    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         35.392    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 28.188    

Slack (MET) :             28.188ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out2_clk_pll_33 rise@30.303ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.433ns (25.245%)  route 1.282ns (74.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 35.485 - 30.303 ) 
    Source Clock Delay      (SCD):    5.489ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.602     4.018    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.536     5.635    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.173     2.461 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557     4.018    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.099 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.390     5.489    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X90Y196        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y196        FDPE (Prop_fdpe_C_Q)         0.433     5.922 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.282     7.204    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X94Y199        FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                     30.303    30.303 r  
    AC19                                              0.000    30.303 r  clk (IN)
                         net (fo=0)                   0.000    30.303    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    31.653 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.471    34.124    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.434    35.634    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.995    32.639 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    34.124    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.201 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        1.284    35.485    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X94Y199        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.267    35.752    
                         clock uncertainty           -0.068    35.684    
    SLICE_X94Y199        FDPE (Recov_fdpe_C_PRE)     -0.292    35.392    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         35.392    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 28.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.457%)  route 0.160ns (55.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.564     1.916    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X83Y198        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y198        FDPE (Prop_fdpe_C_Q)         0.128     2.044 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.160     2.204    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X84Y198        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.834     2.464    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y198        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.282     2.182    
    SLICE_X84Y198        FDCE (Remov_fdce_C_CLR)     -0.121     2.061    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.457%)  route 0.160ns (55.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.564     1.916    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X83Y198        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y198        FDPE (Prop_fdpe_C_Q)         0.128     2.044 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.160     2.204    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X84Y198        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.834     2.464    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y198        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.282     2.182    
    SLICE_X84Y198        FDCE (Remov_fdce_C_CLR)     -0.121     2.061    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.457%)  route 0.160ns (55.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.564     1.916    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X83Y198        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y198        FDPE (Prop_fdpe_C_Q)         0.128     2.044 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.160     2.204    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X84Y198        FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.834     2.464    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y198        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.282     2.182    
    SLICE_X84Y198        FDPE (Remov_fdpe_C_PRE)     -0.125     2.057    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.006%)  route 0.195ns (57.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.565     1.917    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X85Y151        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y151        FDPE (Prop_fdpe_C_Q)         0.141     2.058 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.195     2.253    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X82Y151        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.833     2.463    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X82Y151        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.282     2.181    
    SLICE_X82Y151        FDCE (Remov_fdce_C_CLR)     -0.092     2.089    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.006%)  route 0.195ns (57.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.565     1.917    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X85Y151        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y151        FDPE (Prop_fdpe_C_Q)         0.141     2.058 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.195     2.253    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X82Y151        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.833     2.463    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X82Y151        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     2.181    
    SLICE_X82Y151        FDPE (Remov_fdpe_C_PRE)     -0.095     2.086    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.006%)  route 0.195ns (57.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.565     1.917    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X85Y151        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y151        FDPE (Prop_fdpe_C_Q)         0.141     2.058 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.195     2.253    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X82Y151        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.833     2.463    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X82Y151        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.282     2.181    
    SLICE_X82Y151        FDPE (Remov_fdpe_C_PRE)     -0.095     2.086    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.006%)  route 0.195ns (57.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.565     1.917    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X85Y151        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y151        FDPE (Prop_fdpe_C_Q)         0.141     2.058 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.195     2.253    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X82Y151        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.833     2.463    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X82Y151        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.282     2.181    
    SLICE_X82Y151        FDPE (Remov_fdpe_C_PRE)     -0.095     2.086    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.565     1.917    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X85Y151        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y151        FDPE (Prop_fdpe_C_Q)         0.141     2.058 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.235     2.293    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X80Y151        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.835     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X80Y151        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     2.183    
    SLICE_X80Y151        FDCE (Remov_fdce_C_CLR)     -0.067     2.116    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.565     1.917    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X85Y151        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y151        FDPE (Prop_fdpe_C_Q)         0.141     2.058 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.235     2.293    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X80Y151        FDCE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.835     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X80Y151        FDCE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.282     2.183    
    SLICE_X80Y151        FDCE (Remov_fdce_C_CLR)     -0.067     2.116    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_pll_33  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll_33 rise@0.000ns - clk_out2_clk_pll_33 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.531%)  route 0.235ns (62.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.327    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.615     1.967    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.200     0.767 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     1.327    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.565     1.917    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X85Y151        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y151        FDPE (Prop_fdpe_C_Q)         0.141     2.058 f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.235     2.293    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X80Y151        FDPE                                         f  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll_33 rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.160     1.601    clk_pll_33/inst/clk_in1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.884     2.513    clk_pll_33/inst/clk_in1_clk_pll_33
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.523     0.990 r  clk_pll_33/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611     1.601    clk_pll_33/inst/clk_out2_clk_pll_33
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  clk_pll_33/inst/clkout2_buf/O
                         net (fo=8032, routed)        0.835     2.465    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X80Y151        FDPE                                         r  AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     2.183    
    SLICE_X80Y151        FDPE (Remov_fdpe_C_PRE)     -0.071     2.112    AXI_CLK_CONVERTER/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        6.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.630ns (22.007%)  route 2.233ns (77.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.368     5.421    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y177        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDPE (Prop_fdpe_C_Q)         0.398     5.819 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.202     7.021    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X79Y174        LUT3 (Prop_lut3_I2_O)        0.232     7.253 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2__0/O
                         net (fo=31, routed)          1.031     8.284    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X85Y172        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.250    15.022    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X85Y172        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.287    15.309    
                         clock uncertainty           -0.060    15.249    
    SLICE_X85Y172        FDCE (Recov_fdce_C_CLR)     -0.331    14.918    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.379ns (12.702%)  route 2.605ns (87.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 15.378 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.643     5.696    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/CLK
    SLICE_X26Y234        FDPE                                         r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y234        FDPE (Prop_fdpe_C_Q)         0.379     6.075 f  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/Q
                         net (fo=49, routed)          2.605     8.680    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_calib_done_r_reg_0[0]
    SLICE_X5Y237         FDCE                                         f  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.606    15.378    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X5Y237         FDCE                                         r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism              0.354    15.732    
                         clock uncertainty           -0.060    15.672    
    SLICE_X5Y237         FDCE (Recov_fdce_C_CLR)     -0.331    15.341    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.630ns (22.007%)  route 2.233ns (77.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.368     5.421    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y177        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDPE (Prop_fdpe_C_Q)         0.398     5.819 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.202     7.021    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X79Y174        LUT3 (Prop_lut3_I2_O)        0.232     7.253 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2__0/O
                         net (fo=31, routed)          1.031     8.284    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X85Y172        FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.250    15.022    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X85Y172        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.287    15.309    
                         clock uncertainty           -0.060    15.249    
    SLICE_X85Y172        FDPE (Recov_fdpe_C_PRE)     -0.292    14.957    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.633ns (23.781%)  route 2.029ns (76.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.368     5.421    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y177        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDPE (Prop_fdpe_C_Q)         0.398     5.819 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.041     6.860    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X69Y188        LUT3 (Prop_lut3_I2_O)        0.235     7.095 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.988     8.083    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X67Y190        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.275    15.047    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X67Y190        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.346    15.393    
                         clock uncertainty           -0.060    15.333    
    SLICE_X67Y190        FDCE (Recov_fdce_C_CLR)     -0.331    15.002    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.630ns (23.983%)  route 1.997ns (76.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.368     5.421    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y177        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDPE (Prop_fdpe_C_Q)         0.398     5.819 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.202     7.021    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X79Y174        LUT3 (Prop_lut3_I2_O)        0.232     7.253 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2__0/O
                         net (fo=31, routed)          0.795     8.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X82Y172        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.243    15.015    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X82Y172        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.346    15.361    
                         clock uncertainty           -0.060    15.301    
    SLICE_X82Y172        FDCE (Recov_fdce_C_CLR)     -0.331    14.970    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.630ns (23.983%)  route 1.997ns (76.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.368     5.421    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y177        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDPE (Prop_fdpe_C_Q)         0.398     5.819 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.202     7.021    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X79Y174        LUT3 (Prop_lut3_I2_O)        0.232     7.253 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2__0/O
                         net (fo=31, routed)          0.795     8.048    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X82Y172        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.243    15.015    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X82Y172        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.346    15.361    
                         clock uncertainty           -0.060    15.301    
    SLICE_X82Y172        FDCE (Recov_fdce_C_CLR)     -0.331    14.970    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.630ns (24.018%)  route 1.993ns (75.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.368     5.421    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y177        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDPE (Prop_fdpe_C_Q)         0.398     5.819 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.202     7.021    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X79Y174        LUT3 (Prop_lut3_I2_O)        0.232     7.253 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2__0/O
                         net (fo=31, routed)          0.791     8.044    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X83Y172        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.243    15.015    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X83Y172        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.346    15.361    
                         clock uncertainty           -0.060    15.301    
    SLICE_X83Y172        FDCE (Recov_fdce_C_CLR)     -0.331    14.970    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.630ns (24.018%)  route 1.993ns (75.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.368     5.421    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y177        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDPE (Prop_fdpe_C_Q)         0.398     5.819 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.202     7.021    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X79Y174        LUT3 (Prop_lut3_I2_O)        0.232     7.253 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2__0/O
                         net (fo=31, routed)          0.791     8.044    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X83Y172        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.243    15.015    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X83Y172        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.346    15.361    
                         clock uncertainty           -0.060    15.301    
    SLICE_X83Y172        FDCE (Recov_fdce_C_CLR)     -0.331    14.970    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.633ns (23.781%)  route 2.029ns (76.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.368     5.421    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y177        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDPE (Prop_fdpe_C_Q)         0.398     5.819 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.041     6.860    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X69Y188        LUT3 (Prop_lut3_I2_O)        0.235     7.095 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.988     8.083    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X67Y190        FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.275    15.047    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X67Y190        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.346    15.393    
                         clock uncertainty           -0.060    15.333    
    SLICE_X67Y190        FDPE (Recov_fdpe_C_PRE)     -0.292    15.041    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.633ns (23.781%)  route 2.029ns (76.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.858     3.274    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.351 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.429     4.780    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     4.886 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     5.727    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.816     1.911 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.061     3.972    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.053 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.368     5.421    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y177        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDPE (Prop_fdpe_C_Q)         0.398     5.819 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           1.041     6.860    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X69Y188        LUT3 (Prop_lut3_I2_O)        0.235     7.095 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=31, routed)          0.988     8.083    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X67Y190        FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.759    13.109    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    13.182 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    14.463    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    14.532 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.805    15.337    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.606    11.731 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.964    13.695    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.772 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       1.275    15.047    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X67Y190        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.346    15.393    
                         clock uncertainty           -0.060    15.333    
    SLICE_X67Y190        FDPE (Recov_fdpe_C_PRE)     -0.292    15.041    mig_axi_interconnect/inst/axi_interconnect_inst/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  6.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.673%)  route 0.197ns (58.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.555     1.767    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X85Y181        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.908 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.197     2.105    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y181        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.822     2.331    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X83Y181        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.303     2.028    
    SLICE_X83Y181        FDCE (Remov_fdce_C_CLR)     -0.092     1.936    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.673%)  route 0.197ns (58.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.555     1.767    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X85Y181        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.908 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.197     2.105    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y181        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.822     2.331    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X83Y181        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.303     2.028    
    SLICE_X83Y181        FDCE (Remov_fdce_C_CLR)     -0.092     1.936    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.219%)  route 0.201ns (58.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.555     1.767    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X85Y181        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.908 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.201     2.109    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X82Y181        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.822     2.331    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X82Y181        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.303     2.028    
    SLICE_X82Y181        FDCE (Remov_fdce_C_CLR)     -0.092     1.936    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.219%)  route 0.201ns (58.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.555     1.767    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X85Y181        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.908 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.201     2.109    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X82Y181        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.822     2.331    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X82Y181        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.303     2.028    
    SLICE_X82Y181        FDCE (Remov_fdce_C_CLR)     -0.092     1.936    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.219%)  route 0.201ns (58.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.555     1.767    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X85Y181        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.908 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.201     2.109    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X82Y181        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.822     2.331    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X82Y181        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.303     2.028    
    SLICE_X82Y181        FDCE (Remov_fdce_C_CLR)     -0.092     1.936    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.219%)  route 0.201ns (58.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.555     1.767    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X85Y181        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.908 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.201     2.109    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X82Y181        FDPE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.822     2.331    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X82Y181        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.303     2.028    
    SLICE_X82Y181        FDPE (Remov_fdpe_C_PRE)     -0.095     1.933    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.131%)  route 0.169ns (56.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.562     1.774    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y197        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y197        FDPE (Prop_fdpe_C_Q)         0.128     1.902 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.169     2.070    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X85Y197        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.833     2.342    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X85Y197        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.303     2.039    
    SLICE_X85Y197        FDCE (Remov_fdce_C_CLR)     -0.146     1.893    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.131%)  route 0.169ns (56.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.562     1.774    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y197        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y197        FDPE (Prop_fdpe_C_Q)         0.128     1.902 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.169     2.070    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X85Y197        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.833     2.342    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X85Y197        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.303     2.039    
    SLICE_X85Y197        FDCE (Remov_fdce_C_CLR)     -0.146     1.893    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.131%)  route 0.169ns (56.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.562     1.774    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y197        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y197        FDPE (Prop_fdpe_C_Q)         0.128     1.902 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.169     2.070    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X85Y197        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.833     2.342    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X85Y197        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.303     2.039    
    SLICE_X85Y197        FDCE (Remov_fdce_C_CLR)     -0.146     1.893    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.131%)  route 0.169ns (56.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.739     0.992    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.042 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.518     1.560    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     1.580 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.326     1.906    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.511     0.395 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.790     1.186    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.212 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.562     1.774    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X83Y197        FDPE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y197        FDPE (Prop_fdpe_C_Q)         0.128     1.902 f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.169     2.070    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X85Y197        FDCE                                         f  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.812     1.253    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.577     1.883    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.926 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.553     2.479    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.858     0.621 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.860     1.481    mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.510 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11158, routed)       0.833     2.342    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X85Y197        FDCE                                         r  mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.303     2.039    
    SLICE_X85Y197        FDCE (Remov_fdce_C_CLR)     -0.146     1.893    mig_axi_interconnect/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.096ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.904ns  (logic 0.379ns (13.050%)  route 2.525ns (86.950%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y236                                     0.000     0.000 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X30Y236        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  mig_axi/u_mig_axi_32_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          2.525     2.904    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X0Y4     PHY_CONTROL                                  r  mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X0Y4     PHY_CONTROL                  0.000     5.000    mig_axi/u_mig_axi_32_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  2.096    





