// Seed: 1402199475
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    output wire id_3
    , id_24,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    output wor id_7
    , id_25,
    output tri0 id_8,
    output supply1 id_9,
    output tri id_10,
    input tri0 id_11,
    input wor id_12,
    output supply0 id_13,
    output tri0 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    output tri1 id_19,
    input tri id_20,
    input tri0 id_21,
    input supply1 id_22
);
  assign id_15 = id_6;
  assign id_15 = 1;
  assign id_10 = 1'd0;
  wire id_26, id_27;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output uwire id_5,
    output wire id_6,
    input wire id_7,
    input tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    inout tri0 id_11
);
  wire id_13;
  wire id_14;
  wire id_15;
  always @(posedge 1 + id_10 == id_10) id_5 = 1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_4,
      id_9,
      id_2,
      id_7,
      id_4,
      id_4,
      id_5,
      id_4,
      id_7,
      id_7,
      id_6,
      id_4,
      id_11,
      id_10,
      id_3,
      id_9,
      id_5,
      id_10,
      id_2,
      id_10
  );
  assign modCall_1.type_11 = 0;
  wire id_16;
endmodule
