// Seed: 3028224131
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5[1] = 1;
endmodule
module module_1 (
    output wor   id_0,
    input  logic id_1,
    input  wor   id_2,
    output logic id_3,
    input  uwire id_4,
    output wire  id_5
);
  always id_3 <= id_1;
  assign id_0 = 1;
  wire id_7;
  tri id_8 = 1 != (id_4);
  logic [7:0] id_9;
  wire id_10;
  module_0(
      id_10, id_10, id_8, id_7, id_9, id_8, id_7, id_10, id_10, id_7, id_8, id_7, id_10
  );
  always begin
    id_9[1] = 1;
  end
  wire id_11;
endmodule
