Line 266: [RF RFIC S5540] RF_RFIC_S5540_Get_PD_Control_Value: Set RFD_FBRX_DEBUG to 0xFFFFFFFF in ELV DC OFFSET CASE
Line 271: [RF RFIC S5540] RF_RFIC_S5540_Get_PD_Control_Value: Set RFD_FBRX_DEBUG to 0x0000000C in ELV EVM CASE
Line 280: [RF RFIC S5540] RF_RFIC_S5540_Get_PD_Control_Value: Input param is NULL !!!
Line 301: [RF RFIC S5540] RF_RFIC_S5540_Get_PD_Control_Value: invalid fbrx_input_path[%d]
Line 429: [RF RFIC S5540] RF_RFIC_S5540_Get_PD_Control_Value: [RF_ONOFF_DEBUG] %s FBRX on/off disable
Line 438: [RF RFIC S5540] RF_RFIC_S5540_Get_PD_Control_Value: [RF_ONOFF_DEBUG] %s FBRX on/off disable
Line 575: [RF RFIC S5540] RF_RFIC_S5540_Cal_FBRX_DCOC : %s 0x%x = 0x%x [i=0x%03x q=0x%03x] (tx lo lock : %d)
Line 592: [RF RFIC S5540] RF_RFIC_S5540_Cal_FBRX_DCOC : %s Fail !!!
Line 636: [RF RFIC S5540] RF_RFIC_S5540_Cal_FBRX_DCOC : %s 0x%x = 0x%x [i=0x%03x q=0x%03x] CO UL MIMO[%d](already done!!)
Line 744: [RF RFIC S5540] %s : FBRX_Att %d
Line 787: [RF RFIC S5540] RF_RFIC_S5540_Get_FBRX_Gain_Word: invalid FBRX gain index!!! index[%d] / num[%d]
Line 816: [RF RFIC S5540] RF_RFIC_S5540_Get_FBRX_Gain_Word: %s fbrx_gain_idx[%d] FBRX_Att[%d] lna_en[%d] gain_code[0x%08X] cap_code[0x%08X]
Line 829: [RF RFIC S5540] RF_RFIC_S5540_Set_FBRX_Gain: invalid FBRX gain index!!! index[%d] / num[%d]
Line 838: [RF RFIC S5540] RF_RFIC_S5540_Set_FBRX_Gain: invalid fbrx_input_path[%d]
Line 845: [RF RFIC S5540] RF_RFIC_S5540_Set_FBRX_Gain: data_size=%d
Line 861: [RF RFIC S5540] RF_RFIC_S5540_Set_FBRX_BW_ABBMuxSel: TX%d FBRX_CONFIG: 0x%x FBRX_GAIN: 0x%x
Line 881: [RF RFIC S5540] RF_Get_FBRX_INPUT : Wrong FBRX Input Path[%s] / EN[%d] Tx Path[%d]
Line 924: [RF RFIC S5540] RF_Get_FBRX_INPUT : EN[%d] Tx Path[%d] FBRX Input Path[%s] FBRX Top Config[0x%x]
Line 1024: [RF RFIC S5540] RF_RFIC_S5540_Set_FBRX: TX%d FBRX_CONFIG:0x%x LODIST1_CFG2:0x%x
Line 1172: [RF RFIC S5540] [NR_SUB6] %s %s rb comensation not support : rb size[%d] rb offset[%d] 
Line 1174: [RF RFIC S5540] [LTE] %s %s rb comensation not support : rb size[%d] rb offset[%d] 
Line 1176: [RF RFIC S5540] %s %s rb comensation not support : rb size[%d] rb offset[%d] 
Line 1184: [RF RFIC S5540] RF_RFIC_S5540_Get_FBRX_Value_RB_Offset : %s center_rb[%d] rb size[%d] rb offset[%d] scs[%d] RB compen power[%d](scale 0.001dB)
Line 1200: [RF RFIC S5540] RF_RFIC_S5540_FBRX%d : ABB_MUX 0x%x / ABB_GAIN = 0x%x
Line 1230: [RF RFIC S5540] %s: current_fbrx_gain(0x%x) - gaintable[%d](0x%x)
Line 1242: [RF RFIC S5540] %s: Cannot change gain index  (%d) to (%d)
Line 1248: [RF RFIC S5540] %s: Gain index is changed (%d) to (%d)
Line 1283: %s: Invalid dump rate [0x%x] -> Set to 30.72MHz
Line 1321: %s: Invalid tx_path [%d] -> RFD_TXF_FEEDBACK_ANT_SEL set to 0
Line 1369: %s: Invalid dump rate [0x%x] -> Set to 30.72MHz
Line 1373: %s: Invalid memout rate [0x%x] -> Set to 30.72MHz
Line 1623: [RF RFIC S5540] %s: rate selection is invalid (%d) : changed to 0(122.88M)
Line 1638: [RF RFIC S5540] %s: RFD_FBRX_SAMPLING_MODE_0 backup value(0x%x)
Line 1658: [RF RFIC S5540] %s: RFD_FBRX_SAMPLING_MODE_1 backup value(0x%x)
Line 1672: [RF RFIC S5540] %s: Invalid fbrx path(%d)
Line 1725: [RF RFIC S5540] %s: Invalid fbrx path(%d)
Line 1757: %s: Invalid tx_path [%d] -> RFD_TXF_FEEDBACK_ANT_SEL set to 0
Line 1786: [RF RFIC S5540] %s: Invalid fbrx path(%d)
Line 1811: [RF RFIC S5540] %s: Invalid fbrx path(%d)
Line 1833: [RF RFIC S5540] %s: Invalid fbrx path(%d)
Line 1840: [RF RFIC S5540] %s: Invalid param : onoff(%d)
Line 1858: [RF RFIC S5540] %s: Invalid fbrx path(%d)
Line 1879: [RF RFIC S5540] TD ACLR Dump :: Name, Address, Data
Line 1884: [RF RFIC S5540] TD ACLR Dump :: %s, 0x%08x, 0x%08x
Line 1913: [RF RFIC S5540]_RF_RFIC_S5540_Get_Target_FBRX_: Target FBRX(%d) start_power[%d]
Line 2040: [RF ET][REG CTRL][S5540] RegCtrl_set_fbrx_full_rb_dump : 
fbrx_path(%d)
Line 2056: [RF ET][REG CTRL][S5540] Current FBRX setting 
FBRX1_TOP_CONFIG(%x), FBRX_IBIAS_ABB(%x), FBRX_ABB_CTRL(%x), FBRX_RCCAL(%x)
Line 2057: [RF ET][REG CTRL][S5540] Current FBRX setting GAIN_CTRL1(%x), FBRX_PATH(%d), sel_fbrx(%d)
Line 2064: [RF ET][REG CTRL][S5540] FBRX_DPD_GAIN_TABLE : Gain index : Gain_Idx(%x)
Line 2070: [RF ET][REG CTRL][S5540] FBRXABB CAP CODE is not updated! : GAIN_CTRL1(%x)
Line 2075: [RF ET][REG CTRL][S5540] Invalid FBRX_TX_%d path
Line 2096: [RF ET][REG CTRL][S5540] Current FBRX setting 
FBRX1_TOP_CONFIG(%x), FBRX_IBIAS_ABB(%x), FBRX_ABB_CTRL(%x), FBRX_RCCAL(%x)
Line 2098: [RF ET][REG CTRL][S5540] Current FBRX setting GAIN_CTRL1(%x), FBRX_PATH(%d), sel_fbrx(%d)
Line 2105: [RF ET][REG CTRL][S5540] FBRX_DPD_GAIN_TABLE : Gain index : Gain_Idx(%x)
Line 2110: [RF ET][REG CTRL][S5540] FBRXABB CAP CODE is not updated! : GAIN_CTRL1(%x)
Line 2115: [RF ET][REG CTRL][S5540] Invalid FBRX_TX_%d path
Line 2127: [RF ET][REG CTRL][S5540] FBRX setting no Updated! 
FBRX_PATH ABNORMAL!
Line 2140: [RF ET][REG CTRL][S5540] Updated! FBRX setting 
FBRX1_TOP_CONFIG(%x), FBRX_IBIAS_ABB(%x), FBRX_ABB_CTRL(%x), FBRX_RCCAL(%x)
Line 2141: [RF ET][REG CTRL][S5540] Updated! FBRX setting GAIN_CTRL1(%x), FBRX_PATH(%d), sel_fbrx(%d)
Line 199: [RF RFIC S5540] RF_RFIC_S5540_Get_FBRX_Ball_Sel: FBRX Input Path Invalid!
Line 215: [RF RFIC S5540] RF_RFIC_S5540_Get_PD_Control_Value_WA : abnormal Tx path
Line 245: [RF RFIC S5540] RF_RFIC_S5540_Get_PD_Control_Value_WA
Line 686: [RF RFIC S5540] RF_RFIC_S5540_Get_FBRX_Gain_Table : invalid fbrx_input_path !!! (%d)
Line 939: [RF RFIC S5540] RF_RFIC_S5540_Set_FBRX_Config: invalid tx path[%d]
Line 948: [RF RFIC S5540] RF_RFIC_S5540_Set_FBRX_Config: invalid fbrx_input_path[%d]
Line 1038: %s: Invalid Max_Channel_BW (%d) Max RB(%d) SCS[%d]
Line 1047: [RF RFIC S5540] %s center_rb_freq[%d] Max RB[%d] Path compen power[%d](scale 0.001dB)
Line 1126: [RF RFIC S5540] RF_RFIC_S5540_Get_FBRX_Value_RB_Compensation %s band[%s] enable BW 100Mhz[%d] 90Mhz[%d] 80Mhz[%d] 70Mhz[%d] 60Mhz[%d]
Line 1155: [RF RFIC S5540] RF_RFIC_S5540_Get_FBRX_Value_RB_Compensation %s rb size[%d] rb offset[%d] ch_index[%d] rb_index[%d] rb_compen[%d]
Line 1462: [MEM_Dump_Reg_Dump] >>>>>%s : RFD_RXF
Line 1465: [MEM_Dump_Reg_Dump] RFD_FBRX_SAMPLING_MODE_0 [0x%x]
Line 1468: [MEM_Dump_Reg_Dump] mar_off [0x%x] input_sel [0x%x] mem_out_rate [0x%x] fbrx [0x%x] odn [0x%x]
Line 1469: [MEM_Dump_Reg_Dump] RFD_FBRX_SAMPLING_MODE_1 [0x%x]
Line 1472: [MEM_Dump_Reg_Dump] mar_off [0x%x] input_sel [0x%x] mem_out_rate [0x%x] fbrx [0x%x] odn [0x%x]
Line 1474: [MEM_Dump_Reg_Dump] RFD_FBRX_TX_CON [0x%x]
Line 1476: [MEM_Dump_Reg_Dump] ant0_tick_source [0x%x] ant1_tick_source [0x%x] burst_num [0x%x]
Line 1478: [MEM_Dump_Reg_Dump] RFD_FBRX_START0 [0x%x]
Line 1480: [MEM_Dump_Reg_Dump] RFD_FBRX_START1 [0x%x]
Line 1482: [MEM_Dump_Reg_Dump] RFD_FBRX_STATUS [0x%x]
Line 1484: [MEM_Dump_Reg_Dump] RFD_FBRX_DCR0 [0x%x]
Line 1485: [MEM_Dump_Reg_Dump] bypass [0x%x]
Line 1487: [MEM_Dump_Reg_Dump] RFD_FBRX_DCR1 [0x%x]
Line 1488: [MEM_Dump_Reg_Dump] bypass [0x%x]
Line 1490: [MEM_Dump_Reg_Dump] RFD_FBRX_DCR_DATA [0x%x]
Line 1491: [MEM_Dump_Reg_Dump] sign_inversion [0x%x]
Line 1492: [MEM_Dump_Reg_Dump] RFD_FBRX_TX_PERIOD0 [0x%x]
Line 1493: [MEM_Dump_Reg_Dump] RFD_FBRX_RX_DLY [0x%x]
Line 1494: [MEM_Dump_Reg_Dump] RFD_FBRX_IN_SEL [0x%x]
Line 1495: [MEM_Dump_Reg_Dump] RFD_FBRX_OUT_SEL [0x%x]
Line 1496: [MEM_Dump_Reg_Dump] RFD_OUT_DATA_SEL_F [0x%x]
Line 1497: [MEM_Dump_Reg_Dump] RFD_FBRX_TX_SYNC [0x%x]
Line 1500: [MEM_Dump_Reg_Dump] >>>>>%s : RFD_TXF
Line 1501: [MEM_Dump_Reg_Dump] RFD_TXF_FEEDBACK_CTRL [0x%x]
Line 1503: [MEM_Dump_Reg_Dump] data_sel [0x%x] trig_mode [0x%x] period [0x%x] amp_bit_sel [0x%x]
Line 1504: [MEM_Dump_Reg_Dump] RFD_TXF_FEEDBACK_DUMP_LEN [0x%x]
Line 1505: [MEM_Dump_Reg_Dump] RFD_TXF_FEEDBACK_ANT_SEL [0x%x]
Line 1506: [MEM_Dump_Reg_Dump] RFD_TXF_CLK_EN [0x%x]
Line 1507: [MEM_Dump_Reg_Dump] RFD_TXF_MEM_TONE_GEN [0x%x]
Line 1510: [MEM_Dump_Reg_Dump] >>>>>%s : RFD_ADC
Line 1511: [MEM_Dump_Reg_Dump] RFD_ADC_FIFO_EN_F [0x%x]
Line 1512: [MEM_Dump_Reg_Dump] RFD_ADC_RAT_SEL_F [0x%x]
Line 1513: [MEM_Dump_Reg_Dump] RFD_ADC_MONITOR_F [0x%x]
Line 1514: [MEM_Dump_Reg_Dump] RFD_ADC_FIFO_STATUS_F [0x%x]
Line 1516: >>>>>%s : FBRX Config
Line 1517: [MEM_Dump_Reg_Dump] REG_TX1_FBRX_TOP_CONFIG [0x%x]
Line 1518: [MEM_Dump_Reg_Dump] REG_TX1_FBRX_CONFIG [0x%x]
Line 1519: [MEM_Dump_Reg_Dump] REG_TX1_FBRX_RF_CTRL [0x%x]
Line 1520: [MEM_Dump_Reg_Dump] REG_TX2_FBRX_CONFIG [0x%x]
Line 1521: [MEM_Dump_Reg_Dump] REG_TX2_FBRX_RF_CTRL [0x%x]
Line 1522: [MEM_Dump_Reg_Dump] REG_TX3_FBRX_CONFIG [0x%x]
Line 1523: [MEM_Dump_Reg_Dump] REG_TX3_FBRX_RF_CTRL [0x%x]
Line 1528: >>>>>%s : RFD_MEM
Line 1533:  ADDR [0x%X] RFD_MEM_READ_DATA_0 [0x%X] RFD_MEM_READ_DATA_1 [0x%X]
Line 1543: >>>>>%s : RFD_MEM
Line 1555: [MEM_Dump_Reg_Backup] Reg is already backed up 
Line 1557: [MEM_Dump_Reg_Backup] RFD_FBRX_SAMPLING_MODE_0 [0x%x]
Line 1558: [MEM_Dump_Reg_Backup] RFD_FBRX_SAMPLING_MODE_1 [0x%x]
Line 1568: [MEM_Dump_Reg_Restore] RFD_FBRX_SAMPLING_MODE_0 [0x%x]
Line 1569: [MEM_Dump_Reg_Restore] RFD_FBRX_SAMPLING_MODE_1 [0x%x]
Line 1573: [MEM_Dump_Reg_Backup] Reg was not backed up 
