Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Wed Dec  5 02:16:19 2018
| Host         : SIRAWIT-DELL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    65 |
| Unused register locations in slices containing registers |   322 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           46 |
|      6 |            1 |
|      8 |            2 |
|     12 |            4 |
|     14 |            3 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             182 |           47 |
| No           | No                    | Yes                    |              56 |           28 |
| No           | Yes                   | No                     |             190 |           35 |
| Yes          | No                    | No                     |             180 |           52 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              94 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------------------------------------+-------------------------------------+------------------+----------------+
|            Clock Signal            |                    Enable Signal                   |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------------+----------------------------------------------------+-------------------------------------+------------------+----------------+
|  n_0_677_BUFG                      | nolabel_line52/rec_i_1_n_4                         |                                     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[1]_C     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[0]_C     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[5]_C     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[5]_P     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[3]_P     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/load                 |                1 |              2 |
|  n_2_678_BUFG                      | nolabel_line51/select_i_1_n_4                      |                                     |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[4]_P_0   |                1 |              2 |
|  n_0_677_BUFG                      |                                                    | nolabel_line52/state__0[3]          |                1 |              2 |
|  nolabel_line52/current_reg[1]_P_0 |                                                    | nolabel_line52/current_reg[1]_C_0   |                1 |              2 |
|  nolabel_line52/current_reg[0]_P   |                                                    | nolabel_line52/current_reg[0]_C     |                1 |              2 |
|  nolabel_line52/current_reg[2]_P   |                                                    | nolabel_line52/current_reg[2]_C_1   |                1 |              2 |
|  nolabel_line52/current_reg[1]_P   |                                                    | nolabel_line52/current_reg[1]_C     |                1 |              2 |
|  nolabel_line52/current_reg[2]_P_0 |                                                    | nolabel_line52/current_reg[2]_C_2   |                1 |              2 |
|  nolabel_line52/current_reg[0]_P_0 |                                                    | nolabel_line52/current_reg[0]_C_0   |                1 |              2 |
|  nolabel_line52/current_reg[4]_P   |                                                    | nolabel_line52/current_reg[4]_C     |                1 |              2 |
|  nolabel_line52/current_reg[4]_P_0 |                                                    | nolabel_line52/current_reg[4]_C_0   |                1 |              2 |
|  nolabel_line52/current_reg[5]_P_0 |                                                    | nolabel_line52/current_reg[5]_C_0   |                1 |              2 |
|  nolabel_line52/currentampm_reg_P  |                                                    | nolabel_line52/currentampm_reg_C    |                1 |              2 |
|  nolabel_line52/current_reg[5]_P   |                                                    | nolabel_line52/current_reg[5]_C     |                1 |              2 |
|  nolabel_line52/current_reg[3]_P   |                                                    | nolabel_line52/current_reg[3]_C     |                1 |              2 |
| ~is24HrMode_BUFG                   |                                                    |                                     |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[1]_P_0   |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[1]_C_0   |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[0]_C_0   |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[4]_C_0   |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[3]_C_0   |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[3]_P_0   |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[2]_C_2   |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[2]_P_0   |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[0]_P_0   |                1 |              2 |
|  nolabel_line52/current_reg[3]_P_0 |                                                    | nolabel_line52/current_reg[3]_C_0   |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[5]_P_0   |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/current_reg[5]_C_0   |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/currentampm_reg_C    |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/currentampm_reg_P    |                1 |              2 |
|  min/trigMin                       |                                                    | nolabel_line52/load                 |                1 |              2 |
|  sec/trigSec                       |                                                    |                                     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[0]_P     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[2]_P     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[1]_P     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[3]_C     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[4]_C     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[4]_P     |                1 |              2 |
|  sec/trigSec                       |                                                    | nolabel_line52/current_reg[2]_C_1   |                1 |              2 |
|  clock_IBUF_BUFG                   |                                                    |                                     |                3 |              6 |
|  n_0_677_BUFG                      | nolabel_line52/FSM_sequential_state_reg[3]_i_1_n_4 |                                     |                1 |              8 |
|  n_0_677_BUFG                      | nolabel_line52/menu_top[76]_i_1_n_4                | nolabel_line52/menu_top[93]_i_1_n_4 |                1 |              8 |
|  n_0_677_BUFG                      | nolabel_line52/almHour                             |                                     |                3 |             12 |
|  n_0_677_BUFG                      | nolabel_line52/almMin                              |                                     |                3 |             12 |
|  n_0_677_BUFG                      | nolabel_line52/hour[5]_i_1_n_4                     |                                     |                2 |             12 |
|  n_0_677_BUFG                      | nolabel_line52/min[5]_i_1_n_4                      |                                     |                3 |             12 |
|  n_0_677_BUFG                      | nolabel_line52/menu_top[76]_i_1_n_4                |                                     |                4 |             14 |
|  n_0_677_BUFG                      | nolabel_line52/E[0]                                |                                     |                5 |             14 |
|  n_3_676_BUFG                      |                                                    |                                     |                3 |             14 |
|  n_2_678_BUFG                      | nolabel_line51/stage_i_1_n_4                       |                                     |                4 |             16 |
|  n_2_678_BUFG                      |                                                    |                                     |                5 |             20 |
|  n_0_677_BUFG                      |                                                    |                                     |               13 |             42 |
|  clock_IBUF_BUFG                   |                                                    | n_2_678_BUFG                        |                7 |             54 |
|  clock_IBUF_BUFG                   |                                                    | n_0_677_BUFG                        |                7 |             54 |
|  clock_IBUF_BUFG                   |                                                    | n_3_676_BUFG                        |                7 |             54 |
|  n_0_677_BUFG                      | nolabel_line52/menu_bot[108]_i_1_n_4               |                                     |               25 |             76 |
|  n_0_677_BUFG                      | nolabel_line52/menu_bot[108]_i_1_n_4               | nolabel_line52/menu_top[93]_i_1_n_4 |               25 |             86 |
|  n_1_729_BUFG                      |                                                    |                                     |               21 |             96 |
+------------------------------------+----------------------------------------------------+-------------------------------------+------------------+----------------+


