<design_size title="Design Size Report">
    <item name="C-Synthesis has not completed!">
        <item name="HW Transforms"/>
    </item>
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  2303, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 88270, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 27519, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 27391, user inline pragmas are applied</column>
            <column name="">(4) simplification, 27107, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 10477, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  6734, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  6734, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  6784, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  6709, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  6709, loop and instruction simplification</column>
            <column name="">(2) parallelization,  6709, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  6709, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  6709, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, pending, After hardware transfomations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="6" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance"/>
            <rows>
                <row id="0" col0="myproject" col1="myproject.cpp:7" col2="2303" col3="27107" col4="6709" col5="6709">
                    <row id="1" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;38, 18, AP_TRN, AP_WRAP, 0&gt;, config3&gt;" col1="nnet_dense.h:41" col2="593" col3="" col4="" col5="">
                        <row id="3" col0="dense" col1="nnet_dense.h:50" col2="591" col3="" col4="" col5="">
                            <row id="10" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;38, 18, AP_TRN, AP_WRAP, 0&gt;, config3&gt;" col1="nnet_dense_latency.h:13" col2="589" col3="" col4="" col5="">
                                <row id="6" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5=""/>
                                <row id="4" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;38, 18, AP_TRN, AP_WRAP, 0&gt;, config3&gt;" col1="nnet_mult.h:110" col2="61" col3="" col4="" col5=""/>
                            </row>
                        </row>
                    </row>
                    <row id="12" col0="relu&lt;ap_fixed&lt;38, 18, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, relu_config4&gt;" col1="nnet_activation.h:39" col2="241" col3="351" col4="289" col5="257"/>
                    <row id="19" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;38, 18, AP_TRN, AP_WRAP, 0&gt;, config5&gt;" col1="nnet_dense.h:41" col2="593" col3="" col4="" col5="">
                        <row id="3" col0="dense" col1="nnet_dense.h:50" col2="591" col3="" col4="" col5="">
                            <row id="7" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;38, 18, AP_TRN, AP_WRAP, 0&gt;, config5&gt;" col1="nnet_dense_latency.h:13" col2="589" col3="" col4="" col5="">
                                <row id="6" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5=""/>
                                <row id="18" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;38, 18, AP_TRN, AP_WRAP, 0&gt;, config5&gt;" col1="nnet_mult.h:110" col2="61" col3="" col4="" col5=""/>
                            </row>
                        </row>
                    </row>
                    <row id="17" col0="relu&lt;ap_fixed&lt;38, 18, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, relu_config6&gt;" col1="nnet_activation.h:39" col2="241" col3="175" col4="145" col5="129"/>
                    <row id="9" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;37, 17, AP_TRN, AP_WRAP, 0&gt;, config7&gt;" col1="nnet_dense.h:41" col2="593" col3="" col4="" col5="">
                        <row id="3" col0="dense" col1="nnet_dense.h:50" col2="591" col3="" col4="" col5="">
                            <row id="14" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;37, 17, AP_TRN, AP_WRAP, 0&gt;, config7&gt;" col1="nnet_dense_latency.h:13" col2="589" col3="" col4="" col5="">
                                <row id="6" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5=""/>
                                <row id="8" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;37, 17, AP_TRN, AP_WRAP, 0&gt;, config7&gt;" col1="nnet_mult.h:110" col2="61" col3="" col4="" col5=""/>
                            </row>
                        </row>
                    </row>
                    <row id="10" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;38, 18, AP_TRN, AP_WRAP, 0&gt;, config3&gt;" col1="nnet_dense_latency.h:13" col2="" col3="14559" col4="3301" col5="3300"/>
                    <row id="7" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;38, 18, AP_TRN, AP_WRAP, 0&gt;, config5&gt;" col1="nnet_dense_latency.h:13" col2="" col3="9190" col4="2159" col5="2127"/>
                    <row id="14" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;37, 17, AP_TRN, AP_WRAP, 0&gt;, config7&gt;" col1="nnet_dense_latency.h:13" col2="" col3="2809" col4="702" col5="686"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

