// Seed: 1071415906
`resetall `timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output id_3
    , id_4
);
  type_7(
      1, 1, 1
  );
endmodule
