// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Thu Mar 26 17:36:29 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_48mhz/rtl/pll_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 12 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 31 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 45 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 62 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@12(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@12(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@12(48[7],48[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, debug_c, test_c, i_ADC_Data_c, 
        i_ADC_Clock_c, o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_209;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@12(27[13],27[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@12(28[12],28[20])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@12(30[21],30[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@12(31[13],31[22])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@12(47[14],47[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@12(47[14],47[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@12(47[14],47[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@12(47[14],47[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@12(47[14],47[22])"*/
    wire [8:0]\Harmonic_Scale[1] ;   /* synthesis lineinfo="@12(65[22],65[36])"*/
    wire [8:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@12(65[22],65[36])"*/
    wire [8:0]\Scale_Initial[1] ;   /* synthesis lineinfo="@12(66[22],66[35])"*/
    wire [8:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@12(66[22],66[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@12(67[12],67[23])"*/
    
    wire Adder_Clear;
    wire [8:0]\Adder_Mult[1] ;   /* synthesis lineinfo="@12(70[23],70[33])"*/
    wire [8:0]\Adder_Mult[0] ;   /* synthesis lineinfo="@12(70[23],70[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@12(71[21],71[32])"*/
    
    wire n10401;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@12(71[21],71[32])"*/
    
    wire n5293, n8534;
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@12(72[20],72[33])"*/
    
    wire n6122;
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@12(72[20],72[33])"*/
    wire [1:0]Scaler_Start;   /* synthesis lineinfo="@12(91[12],91[24])"*/
    
    wire Scaler_Reset;
    wire [1:0]Scaler_Ready;   /* synthesis lineinfo="@12(93[13],93[25])"*/
    
    wire DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@12(131[12],131[18])"*/
    
    wire test_N_208, n8463, n318, n6079, _73, n6088, n2_2, n6080, 
        n6087;
    wire [1:0]Adder_Start_1__N_113;
    
    wire n6086, n6085, n6084, n2502, _16, _77, n13;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@9(58[12],58[30])"*/
    
    wire o_Freq_Too_High_N_390, _17, n8289, n5765, n3192, n5953, 
        _72, n24, n6480, n6467, n6458, _80, _46;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(22[12],22[24])"*/
    
    wire n8343, n4430, SM_ADC_In, CS_Stable, n7525, n10425, n7523, 
        n7546, n5996, n4, n7, n8815, n6438, n6184, n86, n85, 
        n84, n83, n82, n81, n80, n79, n78, n77, n76, n75, 
        n74, n73, n72, n71, n5289, _49, n7_adj_1143, n8_2, n9, 
        n10, n11, n12, n13_adj_1144, n14, n15, n16, n17_2, n18, 
        n19, n20, n21, n22, n23, n24_adj_1145, n25_2, n7521, 
        n5896, n7544, n7144, n7519, n8525, _44, n5881, n8539, 
        _43, n9183, n8803, _40, n6419, n24_adj_1146, n7542, _108, 
        n8516, _53, n18_adj_1147, n6217, n7517, n8817;
    wire [1:0]SM_Adder_adj_1186;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n7_adj_1148, n8_adj_1149, n9_adj_1150, n10_adj_1151, n11_adj_1152, 
        n12_adj_1153, n13_adj_1154, n14_adj_1155, n15_adj_1156, n16_adj_1157, 
        n17_adj_1158, n18_adj_1159, n19_adj_1160, n20_adj_1161, n21_adj_1162, 
        n22_adj_1163, n23_adj_1164, n24_adj_1165, n25_adj_1166, n9150, 
        n2014, n6418, n1997, n3196, _54, n6083, n6417, _19, 
        \<NoName> , _88, n17_adj_1167, _111, _45, n8528, _76, 
        n6416, n6415, n6414, n6413, _41, _109, n6412, _106, 
        _47, _104, _112;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@10(18[12],18[25])"*/
    
    wire n6093, n6092, n6091, n6090, n6089, n7399, n8532, _84, 
        n7397, n7395;
    wire [1:0]SM_Scale_Mult_adj_1188;   /* synthesis lineinfo="@10(18[12],18[25])"*/
    
    wire _51, _74, n2997, n7393, _55, n10476, _71, _42, _105, 
        n10473, n21_adj_1169;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@8(16[13],16[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1170;
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@8(27[12],27[28])"*/
    
    wire n6, n8855, _75, n10470, _48, _86, _22, _110, n6411, 
        n3240, n9181, n10467, n6410, n9_adj_1171, n10554, n11_adj_1172, 
        n6409, n6408, n6407, n6406, n6405, n6404, n6403, n6402, 
        n10_adj_1173, n6397, n6396, n6395, n6394, n6393, n6392, 
        n6391, n6390, n6389, n6388, n6387, n6386, n6385, n6384, 
        n6383, n31, n8526, n7515, n6022, n6082, _50, _18, _107, 
        n10464, n6382, n6381, n7540, n6379, n7125, n6371, n6370, 
        n6094, n7538, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n10551, n7536, n1974, n10548, n15_adj_1174, n7534, n2237, 
        n1981, n7532, n3190, n12_adj_1175, n6366, n10461, n10332, 
        n6363, n6360, n6357, n18_adj_1176, n6356, n6081, n10452, 
        n17_adj_1177, n10407, n8465, n6351, n10545, n7529, n16_adj_1178, 
        n3188, n2782, n2781, n8283, n5, n2780, n2779, n2778, 
        n2777, n2776, n2775, n10542, n4_adj_1179, n7527, n6348, 
        n12_adj_1180, n7513, _23, _57, n10458, _56, _25, n46, 
        _89, n45, n44, _81, n43, n42, n13_adj_1181, _87, n41, 
        _85, n40, _24, Main_Clock_enable_1, _83, n39, _52, n15_adj_1182, 
        n8545, _82, n7_adj_1183, n9142, n8512, _79, _78, n12_adj_1184, 
        n10422, n6923, n10419, n10416, n30, n10455, _21, _39, 
        n23_adj_1185, _20, n10413, n4056, n10404, n10410, n7166, 
        n7158;
    
    VHI i2 (.Z(VCC_net));
    Scale_Mult \genscaler[1].scaler  (.\Adder_Mult[1] ({\Adder_Mult[1] }), 
            .Main_Clock(Main_Clock), .\Harmonic_Scale[1] ({\Harmonic_Scale[1] }), 
            .GND_net(GND_net), .VCC_net(VCC_net), .\Scale_Initial[1] ({\Scale_Initial[1] }), 
            .Scaler_Reset(Scaler_Reset), .\Scaler_Start[1] (Scaler_Start[1]), 
            .\SM_Scale_Mult[1] (SM_Scale_Mult_adj_1188[1]), .n8465(n8465), 
            .\Scaler_Ready[1] (Scaler_Ready[1]));   /* synthesis lineinfo="@12(97[35],105[4])"*/
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ test_i1 (.D(test_N_208), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam test_i1.REGSET = "RESET";
    defparam test_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i10  (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [0]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i10 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+((D)+!C))+!A (B+(D)))" *) LUT4 i1_4_lut (.A(Scaler_Ready[0]), 
            .B(SM_Scale_Mult[1]), .C(Scaler_Start[0]), .D(Scaler_Reset), 
            .Z(n8463));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam i1_4_lut.INIT = "0xffce";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3852_3_lut (.A(_53), 
            .B(n21), .C(n3190), .Z(n6405));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3852_3_lut.INIT = "0xcaca";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n2782), .SP(n3196), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[0]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_4_lut (.A(SM_Top[1]), 
            .B(reset_n_c), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n3188));
    defparam i1_2_lut_4_lut.INIT = "0x0080";
    (* lut_function="(!(A))" *) LUT4 test_I_106_1_lut (.A(test_c), .Z(test_N_208));   /* synthesis lineinfo="@12(141[11],141[16])"*/
    defparam test_I_106_1_lut.INIT = "0x5555";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i1002_4_lut (.A(SM_Sample_Output[2]), 
            .B(reset_n_N_209), .C(n6), .D(n5), .Z(n3240));
    defparam i1002_4_lut.INIT = "0xccdc";
    (* lut_function="(A (B+!(C)))" *) LUT4 i5785_2_lut_3_lut (.A(SM_Top[0]), 
            .B(n11_adj_1172), .C(n12_adj_1184), .Z(n8803));
    defparam i5785_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(!(A))" *) LUT4 i1_1_lut (.A(reset_n_c), .Z(reset_n_N_209));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam i1_1_lut.INIT = "0x5555";
    FA2 add_10_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n7546), .CI0(n7546), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10476), .CI1(n10476), .CO0(n10476), .S0(n71));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_17.INIT0 = "0xc33c";
    defparam add_10_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!(A (B ((D)+!C))+!A !((C)+!B)))" *) LUT4 i6400_4_lut (.A(n31), 
            .B(reset_n_c), .C(n7125), .D(SM_Top[1]), .Z(n3196));
    defparam i6400_4_lut.INIT = "0x73f3";
    FA2 add_10_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n7544), .CI0(n7544), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n10473), .CI1(n10473), .CO0(n10473), .CO1(n7546), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_15.INIT0 = "0xc33c";
    defparam add_10_add_5_15.INIT1 = "0xc33c";
    FA2 add_10_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n7542), .CI0(n7542), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n10470), .CI1(n10470), .CO0(n10470), .CO1(n7544), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_13.INIT0 = "0xc33c";
    defparam add_10_add_5_13.INIT1 = "0xc33c";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@12(10[15],10[25])"*/
    FA2 add_10_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n7540), .CI0(n7540), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n10467), .CI1(n10467), .CO0(n10467), .CO1(n7542), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_11.INIT0 = "0xc33c";
    defparam add_10_add_5_11.INIT1 = "0xc33c";
    FA2 add_10_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n7538), .CI0(n7538), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n10464), .CI1(n10464), .CO0(n10464), .CO1(n7540), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_9.INIT0 = "0xc33c";
    defparam add_10_add_5_9.INIT1 = "0xc33c";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i11  (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [1]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i11 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i9  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i9 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i9 .SRMODE = "CE_OVER_LSR";
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@12(21[22],21[91])"*/
    FA2 add_10_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n7536), .CI0(n7536), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n10461), .CI1(n10461), .CO0(n10461), .CO1(n7538), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_7.INIT0 = "0xc33c";
    defparam add_10_add_5_7.INIT1 = "0xc33c";
    Sample_Output sample_output (.GND_net(GND_net), ._16(_16), .VCC_net(VCC_net), 
            ._18(_18), ._17(_17), ._20(_20), ._19(_19), ._22(_22), 
            ._21(_21), .n2997(n2997), .\SM_Sample_Output[0] (SM_Sample_Output[0]), 
            .n6438(n6438), .\SM_Sample_Output[1] (SM_Sample_Output[1]), 
            .Main_Clock(Main_Clock), .reset_n_N_209(reset_n_N_209), .DAC_Send(DAC_Send), 
            .DAC_Ready(DAC_Ready), .n6(n6), .\SM_Sample_Output[2] (SM_Sample_Output[2]), 
            .n5953(n5953), ._24(_24), ._23(_23), ._25(_25), .n17(n17_adj_1167), 
            .n13(n13_adj_1181), .DAC_Send_adj_1(DAC_Send_adj_1170), .reset_n_c(reset_n_c), 
            .n3240(n3240), ._108(_108), ._107(_107), .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), 
            .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), 
            .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), 
            .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), 
            .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), 
            .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), 
            .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), .n5(n5), .n6366(n6366), 
            .\Output_Data[17] (Output_Data[17]), ._104(_104), ._112(_112), 
            ._111(_111), ._110(_110), ._109(_109), .\<NoName> (\<NoName> ), 
            ._106(_106), ._105(_105), .\SM_DAC_Out[0] (SM_DAC_Out[0]), 
            .n2502(n2502), .\SM_DAC_Out[3] (SM_DAC_Out[3]), .\SM_DAC_Out[2] (SM_DAC_Out[2]), 
            .n1974(n1974), .n1997(n1997), .\SM_DAC_Out[1] (SM_DAC_Out[1]), 
            .n24(n24), .n2014(n2014), .n6458(n6458), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n7158(n7158), .n7144(n7144), .Clock_Counter(Clock_Counter), 
            .n5289(n5289), .n5293(n5293), .n8528(n8528), .n6356(n6356), 
            .n8289(n8289), .n1981(n1981), .n6357(n6357), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .o_DAC_CS_c(o_DAC_CS_c));   /* synthesis lineinfo="@12(110[16],119[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@12(6[14],6[18])"*/
    FA2 add_10_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n7534), .CI0(n7534), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n10458), .CI1(n10458), .CO0(n10458), .CO1(n7536), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_5.INIT0 = "0xc33c";
    defparam add_10_add_5_5.INIT1 = "0xc33c";
    OB debug_pad (.I(debug_c), .O(debug));   /* synthesis lineinfo="@12(5[14],5[19])"*/
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    FA2 add_10_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n7532), .CI0(n7532), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n10455), .CI1(n10455), .CO0(n10455), .CO1(n7534), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_3.INIT0 = "0xc33c";
    defparam add_10_add_5_3.INIT1 = "0xc33c";
    FA2 add_10_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n10452), .CI1(n10452), 
        .CO0(n10452), .CO1(n7532), .S1(n86));   /* synthesis lineinfo="@12(153[20],153[39])"*/
    defparam add_10_add_5_1.INIT0 = "0xc33c";
    defparam add_10_add_5_1.INIT1 = "0xc33c";
    FA2 add_3545_19 (.A0(GND_net), .B0(\Adder_Total[0] [17]), .C0(\Adder_Total[1] [17]), 
        .D0(n7529), .CI0(n7529), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10554), .CI1(n10554), .CO0(n10554), .S0(n6079));   /* synthesis lineinfo="@12(209[27],209[58])"*/
    defparam add_3545_19.INIT0 = "0xc33c";
    defparam add_3545_19.INIT1 = "0xc33c";
    FA2 add_3545_17 (.A0(GND_net), .B0(\Adder_Total[0] [15]), .C0(\Adder_Total[1] [15]), 
        .D0(n7527), .CI0(n7527), .A1(GND_net), .B1(\Adder_Total[0] [16]), 
        .C1(\Adder_Total[1] [16]), .D1(n10551), .CI1(n10551), .CO0(n10551), 
        .CO1(n7529), .S0(n6081), .S1(n6080));   /* synthesis lineinfo="@12(209[27],209[58])"*/
    defparam add_3545_17.INIT0 = "0xc33c";
    defparam add_3545_17.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C (D)))+!A !(D)))" *) LUT4 i6135_2_lut_4_lut (.A(SM_Top[0]), 
            .B(n11_adj_1172), .C(n12_adj_1184), .D(SM_Top[2]), .Z(n9142));
    defparam i6135_2_lut_4_lut.INIT = "0x7500";
    FA2 add_3545_15 (.A0(GND_net), .B0(\Adder_Total[0] [13]), .C0(\Adder_Total[1] [13]), 
        .D0(n7525), .CI0(n7525), .A1(GND_net), .B1(\Adder_Total[0] [14]), 
        .C1(\Adder_Total[1] [14]), .D1(n10548), .CI1(n10548), .CO0(n10548), 
        .CO1(n7527), .S0(n6083), .S1(n6082));   /* synthesis lineinfo="@12(209[27],209[58])"*/
    defparam add_3545_15.INIT0 = "0xc33c";
    defparam add_3545_15.INIT1 = "0xc33c";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_113[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_209), .Q(Adder_Start[1]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_4_lut_adj_440 (.A(SM_Top[1]), 
            .B(reset_n_c), .C(SM_Top[2]), .D(n8803), .Z(Main_Clock_enable_1));
    defparam i1_2_lut_4_lut_adj_440.INIT = "0x0080";
    FA2 add_3545_13 (.A0(GND_net), .B0(\Adder_Total[0] [11]), .C0(\Adder_Total[1] [11]), 
        .D0(n7523), .CI0(n7523), .A1(GND_net), .B1(\Adder_Total[0] [12]), 
        .C1(\Adder_Total[1] [12]), .D1(n10545), .CI1(n10545), .CO0(n10545), 
        .CO1(n7525), .S0(n6085), .S1(n6084));   /* synthesis lineinfo="@12(209[27],209[58])"*/
    defparam add_3545_13.INIT0 = "0xc33c";
    defparam add_3545_13.INIT1 = "0xc33c";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_113[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_209), .Q(Adder_Start[0]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n2237), .SP(n5996), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(SM_Top[2]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut (.A(SM_Top[1]), .B(SM_Top[0]), 
            .Z(n4));   /* synthesis lineinfo="@12(175[5],175[18])"*/
    defparam i1_2_lut.INIT = "0xdddd";
    (* lut_function="(A+!(B))" *) LUT4 i6_2_lut (.A(n11_adj_1172), .B(n12_adj_1184), 
            .Z(n31));
    defparam i6_2_lut.INIT = "0xbbbb";
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    FA2 add_3545_11 (.A0(GND_net), .B0(\Adder_Total[0] [9]), .C0(\Adder_Total[1] [9]), 
        .D0(n7521), .CI0(n7521), .A1(GND_net), .B1(\Adder_Total[0] [10]), 
        .C1(\Adder_Total[1] [10]), .D1(n10542), .CI1(n10542), .CO0(n10542), 
        .CO1(n7523), .S0(n6087), .S1(n6086));   /* synthesis lineinfo="@12(209[27],209[58])"*/
    defparam add_3545_11.INIT0 = "0xc33c";
    defparam add_3545_11.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i6494_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[0]), 
            .Z(n6467));
    defparam i6494_4_lut.INIT = "0x3373";
    FA2 add_3545_9 (.A0(GND_net), .B0(\Adder_Total[0] [7]), .C0(\Adder_Total[1] [7]), 
        .D0(n7519), .CI0(n7519), .A1(GND_net), .B1(\Adder_Total[0] [8]), 
        .C1(\Adder_Total[1] [8]), .D1(n10413), .CI1(n10413), .CO0(n10413), 
        .CO1(n7521), .S0(n6089), .S1(n6088));   /* synthesis lineinfo="@12(209[27],209[58])"*/
    defparam add_3545_9.INIT0 = "0xc33c";
    defparam add_3545_9.INIT1 = "0xc33c";
    FA2 add_3545_7 (.A0(GND_net), .B0(\Adder_Total[0] [5]), .C0(\Adder_Total[1] [5]), 
        .D0(n7517), .CI0(n7517), .A1(GND_net), .B1(\Adder_Total[0] [6]), 
        .C1(\Adder_Total[1] [6]), .D1(n10410), .CI1(n10410), .CO0(n10410), 
        .CO1(n7519), .S0(n6091), .S1(n6090));   /* synthesis lineinfo="@12(209[27],209[58])"*/
    defparam add_3545_7.INIT0 = "0xc33c";
    defparam add_3545_7.INIT1 = "0xc33c";
    FA2 add_3545_5 (.A0(GND_net), .B0(\Adder_Total[0] [3]), .C0(\Adder_Total[1] [3]), 
        .D0(n7515), .CI0(n7515), .A1(GND_net), .B1(\Adder_Total[0] [4]), 
        .C1(\Adder_Total[1] [4]), .D1(n10407), .CI1(n10407), .CO0(n10407), 
        .CO1(n7517), .S0(n6093), .S1(n6092));   /* synthesis lineinfo="@12(209[27],209[58])"*/
    defparam add_3545_5.INIT0 = "0xc33c";
    defparam add_3545_5.INIT1 = "0xc33c";
    FA2 add_3545_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(\Adder_Total[1] [1]), 
        .D0(n7513), .CI0(n7513), .A1(GND_net), .B1(\Adder_Total[0] [2]), 
        .C1(\Adder_Total[1] [2]), .D1(n10404), .CI1(n10404), .CO0(n10404), 
        .CO1(n7515), .S1(n6094));   /* synthesis lineinfo="@12(209[27],209[58])"*/
    defparam add_3545_3.INIT0 = "0xc33c";
    defparam add_3545_3.INIT1 = "0xc33c";
    FA2 add_3545_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(\Adder_Total[1] [0]), .D1(n10401), 
        .CI1(n10401), .CO0(n10401), .CO1(n7513));   /* synthesis lineinfo="@12(209[27],209[58])"*/
    defparam add_3545_1.INIT0 = "0xc33c";
    defparam add_3545_1.INIT1 = "0xc33c";
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_441 (.A(reset_n_c), 
            .B(n13), .C(n9142), .D(SM_Top[1]), .Z(n6022));
    defparam i1_4_lut_adj_441.INIT = "0xa088";
    (* lut_function="((B (C)+!B (C+(D)))+!A)" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(DAC_Ready), .C(n24_adj_1146), .D(n17_adj_1167), .Z(n6438));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0xf7f5";
    (* lut_function="(A (B (C))+!A !(C+(D)))" *) LUT4 i13_4_lut (.A(SM_Top[2]), 
            .B(n8512), .C(SM_Top[1]), .D(SM_Top[0]), .Z(n7_adj_1183));
    defparam i13_4_lut.INIT = "0x8085";
    (* lut_function="(!(A))" *) LUT4 i3538_1_lut (.A(SM_Top[0]), .Z(n2_2));   /* synthesis lineinfo="@12(155[4],234[11])"*/
    defparam i3538_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i4573_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n7125));
    defparam i4573_2_lut.INIT = "0x8888";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i0  (.D(n6088), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(\<NoName> ));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n6122), .SP(n5996), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(SM_Top[1]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n2775), .SP(n3196), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[7]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 i4_4_lut (.A(Sample_Timer[3]), 
            .B(n17_adj_1177), .C(Sample_Timer[9]), .D(n18_adj_1176), .Z(n11_adj_1172));
    defparam i4_4_lut.INIT = "0xffdf";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_442 (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n13));
    defparam i1_2_lut_adj_442.INIT = "0xbbbb";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n2776), .SP(n3196), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[6]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(SM_Top[2]), 
            .B(n4), .C(Harmonic[0]), .D(n8817), .Z(n8539));   /* synthesis lineinfo="@12(175[5],175[18])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3851_3_lut (.A(_54), 
            .B(n22), .C(n3190), .Z(n6404));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3851_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5837_2_lut_3_lut_4_lut (.A(SM_Top[2]), 
            .B(n4), .C(Harmonic[0]), .D(n8817), .Z(n8855));   /* synthesis lineinfo="@12(175[5],175[18])"*/
    defparam i5837_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n2777), .SP(n3196), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[5]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n2778), .SP(n3196), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[4]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n2779), .SP(n3196), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[3]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n2780), .SP(n3196), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[2]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n2781), .SP(n3196), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[1]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[1] [7]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i5797_2_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .Z(n8815));
    defparam i5797_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B ((D)+!C))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_443 (.A(SM_Top[1]), 
            .B(n8525), .C(SM_Top[2]), .D(n8512), .Z(n8526));
    defparam i1_4_lut_adj_443.INIT = "0x8c0c";
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_444 (.A(reset_n_c), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n8525));
    defparam i1_4_lut_adj_444.INIT = "0xa0a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3861_3_lut (.A(_44), 
            .B(n12), .C(n3190), .Z(n6414));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3861_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3864_3_lut (.A(_41), 
            .B(n9), .C(n3190), .Z(n6417));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3864_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3863_3_lut (.A(_42), 
            .B(n10), .C(n3190), .Z(n6416));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3863_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[1] [6]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[1] [5]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[1] [4]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[1] [3]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[1] [2]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(n6089), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(n6090), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(n6091), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(n6092), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(n6093), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(n6094), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(reset_n_c), .Z(n8516));
    defparam i1_2_lut_3_lut.INIT = "0x1010";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i4614_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(n318), .Z(n7166));   /* synthesis lineinfo="@12(155[4],234[11])"*/
    defparam i4614_4_lut.INIT = "0x3373";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@12(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@12(7[14],7[24])"*/
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@12(4[14],4[21])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@12(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@12(12[15],12[23])"*/
    (* lut_function="(A+!(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut_adj_445 (.A(reset_n_N_209), 
            .B(o_Freq_Too_High_N_390), .C(n8815), .D(SM_Sample_Position[2]), 
            .Z(n8283));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_4_lut_adj_445.INIT = "0xaeaf";
    (* lut_function="(!((B)+!A))" *) LUT4 i4460_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n2782));
    defparam i4460_2_lut.INIT = "0x2222";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i18  (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [8]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i18 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i17  (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [7]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i17 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i16  (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [6]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i16 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i15  (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [5]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i15 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i14  (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [4]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i14 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i13  (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [3]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i13 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i12  (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [2]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i12 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i11  (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [1]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i11 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i10  (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [0]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i10 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i10 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_446 (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n4430));
    defparam i1_2_lut_3_lut_adj_446.INIT = "0x1010";
    FD1P3XZ \Harmonic_Scale[0]_i9  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i9 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3862_3_lut (.A(_43), 
            .B(n11), .C(n3190), .Z(n6415));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3862_3_lut.INIT = "0xcaca";
    FD1P3XZ DAC_Send_c (.D(SM_Top[2]), .SP(n5881), .CK(Main_Clock), .SR(reset_n_N_209), 
            .Q(DAC_Send));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[1]), 
            .B(Sample_Timer[13]), .C(Sample_Timer[15]), .D(Sample_Timer[0]), 
            .Z(n17_adj_1177));   /* synthesis lineinfo="@12(219[10],219[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3850_3_lut (.A(_55), 
            .B(n23), .C(n3190), .Z(n6403));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3850_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i8_3_lut (.A(Sample_Timer[11]), 
            .B(n16_adj_1178), .C(Sample_Timer[12]), .Z(n18_adj_1176));   /* synthesis lineinfo="@12(219[10],219[40])"*/
    defparam i8_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3849_3_lut (.A(_56), 
            .B(n24_adj_1145), .C(n3190), .Z(n6402));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3849_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3844_3_lut (.A(_71), 
            .B(n7_adj_1148), .C(n3192), .Z(n6397));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3844_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    FA2 add_24_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n7399), .CI0(n7399), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10425), .CI1(n10425), .CO0(n10425), .S0(n39));   /* synthesis lineinfo="@12(200[19],200[34])"*/
    defparam add_24_add_5_9.INIT0 = "0xc33c";
    defparam add_24_add_5_9.INIT1 = "0xc33c";
    FA2 add_24_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n7397), .CI0(n7397), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n10422), .CI1(n10422), .CO0(n10422), .CO1(n7399), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@12(200[19],200[34])"*/
    defparam add_24_add_5_7.INIT0 = "0xc33c";
    defparam add_24_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6217), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3843_3_lut (.A(_72), 
            .B(n8_adj_1149), .C(n3192), .Z(n6396));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3843_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_447 (.A(SM_Top[0]), 
            .B(n11_adj_1172), .C(n12_adj_1184), .Z(n8512));
    defparam i1_2_lut_3_lut_adj_447.INIT = "0x2020";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(n7_adj_1183), 
            .Z(n5881));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3842_3_lut (.A(_73), 
            .B(n9_adj_1150), .C(n3192), .Z(n6395));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3842_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3841_3_lut (.A(_74), 
            .B(n10_adj_1151), .C(n3192), .Z(n6394));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3841_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3840_3_lut (.A(_75), 
            .B(n11_adj_1152), .C(n3192), .Z(n6393));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3840_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i3872_3_lut_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[1]), 
            .Z(n6480));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i3872_3_lut_4_lut.INIT = "0x3373";
    FA2 add_24_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n7395), .CI0(n7395), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n10419), .CI1(n10419), .CO0(n10419), .CO1(n7397), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@12(200[19],200[34])"*/
    defparam add_24_add_5_5.INIT0 = "0xc33c";
    defparam add_24_add_5_5.INIT1 = "0xc33c";
    FD1P3XZ \Scale_Initial[0]_i18  (.D(\ADC_Data[4] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [8]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i18 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i18 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3839_3_lut (.A(_76), 
            .B(n12_adj_1153), .C(n3192), .Z(n6392));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3839_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i17  (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [7]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i17 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i17 .SRMODE = "CE_OVER_LSR";
    FA2 add_24_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n10332), .CI1(n10332), .CO0(n10332), 
        .CO1(n7393), .S1(n46));   /* synthesis lineinfo="@12(200[19],200[34])"*/
    defparam add_24_add_5_1.INIT0 = "0xc33c";
    defparam add_24_add_5_1.INIT1 = "0xc33c";
    FD1P3XZ \Scale_Initial[0]_i16  (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [6]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i16 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i15  (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [5]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i15 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_2_lut_4_lut_adj_448 (.A(Harmonic[4]), 
            .B(Harmonic[1]), .C(Harmonic[3]), .D(Harmonic[2]), .Z(n4_adj_1179));
    defparam i1_2_lut_4_lut_adj_448.INIT = "0xaaa8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3838_3_lut (.A(_77), 
            .B(n13_adj_1154), .C(n3192), .Z(n6391));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3838_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i14  (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [4]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i14 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i13  (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [3]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i13 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i12  (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [2]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Scale_Initial[0]_i12 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n4), .SP(n6022), .CK(Main_Clock), .SR(n8516), 
            .Q(Next_Sample));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@12(11[15],11[24])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3837_3_lut (.A(_78), 
            .B(n14_adj_1155), .C(n3192), .Z(n6390));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3837_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C+!(D))+!B !(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n31), .D(SM_Top[1]), .Z(n8545));
    defparam i1_3_lut_4_lut.INIT = "0x7f55";
    (* lut_function="(!(A (B)))" *) LUT4 i6445_2_lut (.A(reset_n_c), .B(n15_adj_1182), 
            .Z(n13_adj_1181));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i6445_2_lut.INIT = "0x7777";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+(D))+!B (C (D))))" *) LUT4 i2_4_lut (.A(DAC_Ready), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n15_adj_1182));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i2_4_lut.INIT = "0xdec8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3860_3_lut (.A(_45), 
            .B(n13_adj_1144), .C(n3190), .Z(n6413));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3860_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Sample_Timer[4]), 
            .B(Sample_Timer[14]), .C(Sample_Timer[10]), .D(Sample_Timer[2]), 
            .Z(n16_adj_1178));   /* synthesis lineinfo="@12(219[10],219[40])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3836_3_lut (.A(_79), 
            .B(n15_adj_1156), .C(n3192), .Z(n6389));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3836_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3859_3_lut (.A(_46), 
            .B(n14), .C(n3190), .Z(n6412));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3859_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(Sample_Timer[6]), 
            .B(Sample_Timer[7]), .C(Sample_Timer[5]), .D(Sample_Timer[8]), 
            .Z(n12_adj_1184));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)))" *) LUT4 i6141_3_lut_3_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1170), .C(Clock_Counter), .Z(n9183));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i6141_3_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3835_3_lut (.A(_80), 
            .B(n16_adj_1157), .C(n3192), .Z(n6388));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3835_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3834_3_lut (.A(_81), 
            .B(n17_adj_1158), .C(n3192), .Z(n6387));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3834_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3833_3_lut (.A(_82), 
            .B(n18_adj_1159), .C(n3192), .Z(n6386));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3833_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3858_3_lut (.A(_47), 
            .B(n15), .C(n3190), .Z(n6411));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3858_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3832_3_lut (.A(_83), 
            .B(n19_adj_1160), .C(n3192), .Z(n6385));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3832_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3831_3_lut (.A(_84), 
            .B(n20_adj_1161), .C(n3192), .Z(n6384));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3831_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3830_3_lut (.A(_85), 
            .B(n21_adj_1162), .C(n3192), .Z(n6383));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3830_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C))))" *) LUT4 i2_4_lut_adj_449 (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .C(n21_adj_1169), .D(SM_Sample_Output[1]), 
            .Z(n24_adj_1146));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i2_4_lut_adj_449.INIT = "0x3032";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_450 (.A(DAC_Ready), 
            .B(DAC_Send), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n21_adj_1169));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i1_4_lut_adj_450.INIT = "0xa0a8";
    (* lut_function="(!((B)+!A))" *) LUT4 i4566_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n2776));
    defparam i4566_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3829_3_lut (.A(_86), 
            .B(n22_adj_1163), .C(n3192), .Z(n6382));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3829_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4565_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n2777));
    defparam i4565_2_lut.INIT = "0x2222";
    FD1P3XZ Scaler_Reset_c (.D(SM_Top[2]), .SP(n8526), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Reset));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Scaler_Reset_c.REGSET = "RESET";
    defparam Scaler_Reset_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3828_3_lut (.A(_87), 
            .B(n23_adj_1164), .C(n3192), .Z(n6381));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3828_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(D))+!A !(C)))" *) LUT4 i3803_4_lut_4_lut (.A(n1974), 
            .B(n1997), .C(SM_DAC_Out[3]), .D(n1981), .Z(n6356));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3803_4_lut_4_lut.INIT = "0x5072";
    (* lut_function="((B+(C (D)+!C !(D)))+!A)" *) LUT4 i5799_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Top[2]), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n8817));
    defparam i5799_4_lut_4_lut.INIT = "0xfddf";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n7166), .SP(n5996), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(SM_Top[0]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i3798_4_lut (.A(n8539), 
            .B(Scaler_Start[1]), .C(n4430), .D(n8534), .Z(n6351));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam i3798_4_lut.INIT = "0x5044";
    (* lut_function="(A (C)+!A (B (C+!(D))))" *) LUT4 i3795_4_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(ADC_Data_Received), .D(n6923), .Z(n6348));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i3795_4_lut_4_lut.INIT = "0xe0e4";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i0  (.D(\Adder_Total[1] [8]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(_25));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i0 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Start_i0_i1 (.D(n6351), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[1]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Scaler_Start_i0_i1.REGSET = "RESET";
    defparam Scaler_Start_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut (.A(Harmonic[0]), 
            .B(n8817), .C(n18_adj_1147), .Z(n8534));
    defparam i1_3_lut.INIT = "0x3232";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut_adj_451 (.A(reset_n_N_209), 
            .B(n10_adj_1173), .C(n8528), .Z(n6458));
    defparam i1_3_lut_adj_451.INIT = "0xeaea";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i23_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n2502), .Z(n10_adj_1173));
    defparam i23_3_lut.INIT = "0x3a3a";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_452 (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12_adj_1175), .D(n15_adj_1174), .Z(Adder_Start_1__N_113[1]));
    defparam i1_4_lut_adj_452.INIT = "0xdc50";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut (.A(Adder_Start[1]), 
            .B(n9150), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1175));
    defparam i32_4_lut.INIT = "0xea0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3866_3_lut (.A(_39), 
            .B(n7_adj_1143), .C(n3190), .Z(n6419));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3866_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4564_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n2778));
    defparam i4564_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3826_3_lut (.A(_88), 
            .B(n24_adj_1165), .C(n3192), .Z(n6379));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3826_3_lut.INIT = "0xcaca";
    FD1P3XZ Scaler_Start_i0_i0 (.D(n6363), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[0]));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Scaler_Start_i0_i0.REGSET = "RESET";
    defparam Scaler_Start_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Clear_c (.D(n8343), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Adder_Clear));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i1  (.D(n6087), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(_112));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i2  (.D(n6086), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(_111));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3857_3_lut (.A(_48), 
            .B(n16), .C(n3190), .Z(n6410));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3857_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i6139_2_lut (.A(Sample_Ready), .B(Harmonic[0]), 
            .Z(n9150));
    defparam i6139_2_lut.INIT = "0x8888";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i3  (.D(n6085), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(_110));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i4  (.D(n6084), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(_109));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i5  (.D(n6083), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(_108));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i6  (.D(n6082), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(_107));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i7  (.D(n6081), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(_106));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i8  (.D(n6080), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(_105));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i9  (.D(n6079), .SP(n3188), .CK(Main_Clock), 
            .SR(GND_net), .Q(_104));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i1  (.D(\Adder_Total[1] [9]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(_24));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3865_3_lut (.A(_40), 
            .B(n8_2), .C(n3190), .Z(n6418));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3865_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_453 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1180), .D(n15_adj_1174), .Z(Adder_Start_1__N_113[0]));
    defparam i1_4_lut_adj_453.INIT = "0xdc50";
    FA2 add_24_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n7393), .CI0(n7393), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n10416), .CI1(n10416), .CO0(n10416), .CO1(n7395), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@12(200[19],200[34])"*/
    defparam add_24_add_5_3.INIT0 = "0xc33c";
    defparam add_24_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut_adj_454 (.A(Adder_Start[0]), 
            .B(n4056), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1180));
    defparam i32_4_lut_adj_454.INIT = "0xba0a";
    (* lut_function="(!((B)+!A))" *) LUT4 i4563_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n2779));
    defparam i4563_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_455 (.A(n24), .B(Clock_Counter), 
            .Z(n8528));
    defparam i1_2_lut_adj_455.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i4562_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n2780));
    defparam i4562_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i3807_3_lut (.A(n6184), 
            .B(Receive_Byte[0]), .C(n5896), .Z(n6360));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i3807_3_lut.INIT = "0x1414";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n15_adj_1174));
    defparam i30_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i3810_4_lut (.A(n8855), 
            .B(Scaler_Start[0]), .C(n4430), .D(n8532), .Z(n6363));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam i3810_4_lut.INIT = "0xa088";
    (* lut_function="(A+!(B))" *) LUT4 i1551_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n4056));   /* synthesis lineinfo="@12(186[7],189[10])"*/
    defparam i1551_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B+!(C))+!A (B)))" *) LUT4 i1_3_lut_adj_456 (.A(Harmonic[0]), 
            .B(n8817), .C(n18_adj_1147), .Z(n8532));
    defparam i1_3_lut_adj_456.INIT = "0x3131";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_457 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9_adj_1171), .D(Clock_Counter), .Z(n8289));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_457.INIT = "0xa0a8";
    (* lut_function="(!(A ((D)+!B)+!A !(C (D))))" *) LUT4 i2764_4_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1170), .C(n2014), .D(SM_DAC_Out[1]), .Z(n5293));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2764_4_lut_4_lut.INIT = "0x5088";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_458 (.A(n7144), 
            .B(n9183), .C(n7158), .D(SM_DAC_Out[1]), .Z(n9_adj_1171));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_458.INIT = "0x0544";
    (* lut_function="(!(A (B)+!A !((C (D))+!B)))" *) LUT4 i6482_4_lut (.A(n31), 
            .B(reset_n_c), .C(n7125), .D(SM_Top[1]), .Z(n6217));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam i6482_4_lut.INIT = "0x7333";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i12_4_lut (.A(Adder_Clear), 
            .B(n13), .C(n8545), .D(n8525), .Z(n8343));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam i12_4_lut.INIT = "0x3aaa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3856_3_lut (.A(_49), 
            .B(n17_2), .C(n3190), .Z(n6409));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3856_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)+!B !(C)))" *) LUT4 i1_3_lut_4_lut_3_lut (.A(SM_Top[2]), 
            .B(SM_Top[1]), .C(SM_Top[0]), .Z(n18_adj_1147));   /* synthesis lineinfo="@12(175[5],175[18])"*/
    defparam i1_3_lut_4_lut_3_lut.INIT = "0xcbcb";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (C+!(D)))+!A !(C)))" *) LUT4 mux_502_Mux_2_i7_4_lut (.A(SM_Top[0]), 
            .B(n318), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n2237));   /* synthesis lineinfo="@12(155[4],234[11])"*/
    defparam mux_502_Mux_2_i7_4_lut.INIT = "0x5ad0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3818_3_lut (.A(_57), 
            .B(n25_2), .C(n3190), .Z(n6371));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3818_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3817_3_lut (.A(_89), 
            .B(n25_adj_1166), .C(n3192), .Z(n6370));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3817_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3813_3_lut (.A(Output_Data[17]), 
            .B(n2997), .C(n5953), .Z(n6366));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i3813_3_lut.INIT = "0xcaca";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i2_4_lut_adj_459 (.A(n23_adj_1185), 
            .B(SM_Top[1]), .C(n30), .D(reset_n_c), .Z(n5996));
    defparam i2_4_lut_adj_459.INIT = "0xfbff";
    (* lut_function="(!(A (B+(D))+!A (C+!(D))))" *) LUT4 i2760_3_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1170), .C(n2014), .D(SM_DAC_Out[1]), .Z(n5289));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2760_3_lut_4_lut.INIT = "0x0522";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_460 (.A(SM_Top[0]), 
            .B(Scaler_Ready[0]), .C(Scaler_Ready[1]), .D(Harmonic[0]), 
            .Z(n23_adj_1185));
    defparam i1_4_lut_adj_460.INIT = "0x5044";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3855_3_lut (.A(_50), 
            .B(n18), .C(n3190), .Z(n6408));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3855_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i36_4_lut (.A(Sample_Ready), 
            .B(n9181), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n30));
    defparam i36_4_lut.INIT = "0xcaf0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i6134_2_lut (.A(n11_adj_1172), .B(n12_adj_1184), 
            .Z(n9181));
    defparam i6134_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_461 (.A(n5765), 
            .B(Harmonic[5]), .C(Freq_Too_High), .D(n4_adj_1179), .Z(n318));   /* synthesis lineinfo="@12(202[17],202[63])"*/
    defparam i1_4_lut_adj_461.INIT = "0xfefa";
    (* lut_function="(!((B)+!A))" *) LUT4 i3804_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n6357));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3804_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+((D)+!C))+!A (B+(D)))" *) LUT4 i1_4_lut_adj_462 (.A(Scaler_Ready[1]), 
            .B(SM_Scale_Mult_adj_1188[1]), .C(Scaler_Start[1]), .D(Scaler_Reset), 
            .Z(n8465));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam i1_4_lut_adj_462.INIT = "0xffce";
    (* lut_function="(!((B)+!A))" *) LUT4 i4561_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n2781));
    defparam i4561_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3854_3_lut (.A(_51), 
            .B(n19), .C(n3190), .Z(n6407));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3854_3_lut.INIT = "0xcaca";
    VLO i1 (.Z(GND_net));
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i2  (.D(\Adder_Total[1] [10]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(_23));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (D)+!B !((D)+!C))+!A (B (D)+!B (C))))" *) LUT4 i3569_4_lut (.A(n318), 
            .B(SM_Top[1]), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n6122));   /* synthesis lineinfo="@12(155[4],234[11])"*/
    defparam i3569_4_lut.INIT = "0x23cf";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i3  (.D(\Adder_Total[1] [11]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(_22));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i4  (.D(\Adder_Total[1] [12]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(_21));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i5  (.D(\Adder_Total[1] [13]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(_20));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i6  (.D(\Adder_Total[1] [14]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(_19));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i7  (.D(\Adder_Total[1] [15]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(_18));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i8  (.D(\Adder_Total[1] [16]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(_17));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i9  (.D(\Adder_Total[1] [17]), .SP(n3188), 
            .CK(Main_Clock), .SR(GND_net), .Q(_16));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i9 .SRMODE = "CE_OVER_LSR";
    IOL_B debug_i0 (.PADDI(GND_net), .DO1(GND_net), .DO0(n2_2), .CE(Main_Clock_enable_1), 
          .IOLTO(GND_net), .HOLD(GND_net), .INCLK(GND_net), .OUTCLK(Main_Clock), 
          .PADDO(debug_c));   /* synthesis lineinfo="@12(144[9],237[5])"*/
    defparam debug_i0.LATCHIN = "LATCH_REG";
    defparam debug_i0.DDROUT = "NO";
    Adder \genadder[1].adder  (.Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), 
          .\Adder_Total[1][17] (\Adder_Total[1] [17]), .\Adder_Total[1][16] (\Adder_Total[1] [16]), 
          .\Adder_Total[1][15] (\Adder_Total[1] [15]), .\Adder_Total[1][14] (\Adder_Total[1] [14]), 
          .\Adder_Total[1][13] (\Adder_Total[1] [13]), .\Adder_Total[1][12] (\Adder_Total[1] [12]), 
          .\Adder_Total[1][11] (\Adder_Total[1] [11]), .\Adder_Total[1][10] (\Adder_Total[1] [10]), 
          .\Adder_Total[1][9] (\Adder_Total[1] [9]), .\Adder_Total[1][8] (\Adder_Total[1] [8]), 
          .\Adder_Total[1][7] (\Adder_Total[1] [7]), .\Adder_Total[1][6] (\Adder_Total[1] [6]), 
          .\Adder_Total[1][5] (\Adder_Total[1] [5]), .\SM_Adder[0] (SM_Adder_adj_1186[0]), 
          .\Adder_Total[1][0] (\Adder_Total[1] [0]), .reset_n_c(reset_n_c), 
          .\Adder_Total[1][4] (\Adder_Total[1] [4]), .\Adder_Total[1][3] (\Adder_Total[1] [3]), 
          .GND_net(GND_net), ._72(_72), ._71(_71), .\Adder_Total[1][2] (\Adder_Total[1] [2]), 
          ._74(_74), ._73(_73), ._76(_76), ._75(_75), ._78(_78), ._77(_77), 
          ._80(_80), ._79(_79), ._82(_82), ._81(_81), ._84(_84), ._83(_83), 
          ._86(_86), ._85(_85), .\Adder_Total[1][1] (\Adder_Total[1] [1]), 
          ._88(_88), ._87(_87), ._89(_89), .\Adder_Mult[1] ({\Adder_Mult[1] }), 
          .Sample_Value({Sample_Value}), .n25(n25_adj_1166), .n24(n24_adj_1165), 
          .n23(n23_adj_1164), .n22(n22_adj_1163), .n21(n21_adj_1162), 
          .n20(n20_adj_1161), .n19(n19_adj_1160), .n18(n18_adj_1159), 
          .n17(n17_adj_1158), .n16(n16_adj_1157), .n15(n15_adj_1156), 
          .n14(n14_adj_1155), .n13(n13_adj_1154), .n12(n12_adj_1153), 
          .n11(n11_adj_1152), .n10(n10_adj_1151), .n9(n9_adj_1150), .n8(n8_adj_1149), 
          .n7(n7_adj_1148), .\Adder_Start[1] (Adder_Start[1]), .n6397(n6397), 
          .n6396(n6396), .n6395(n6395), .n6394(n6394), .n6393(n6393), 
          .n6392(n6392), .n6391(n6391), .n6390(n6390), .n6389(n6389), 
          .n6388(n6388), .n6387(n6387), .n6386(n6386), .n6385(n6385), 
          .n6384(n6384), .n6383(n6383), .n6382(n6382), .n6381(n6381), 
          .n6379(n6379), .n6370(n6370));   /* synthesis lineinfo="@12(78[35],87[4])"*/
    (* lut_function="(!((B)+!A))" *) LUT4 i4567_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n2775));
    defparam i4567_2_lut.INIT = "0x2222";
    Sample_Position sample_position (.n6480(n6480), .Main_Clock(Main_Clock), 
            .reset_n_N_209(reset_n_N_209), .n6467(n6467), .SM_Sample_Position({SM_Sample_Position}), 
            .Frequency({Frequency}), .n7(n7), .GND_net(GND_net), .reset_n_c(reset_n_c), 
            .n8283(n8283), .Freq_Too_High(Freq_Too_High), .Next_Sample(Next_Sample), 
            .Harmonic({Harmonic}), .n5765(n5765), .n8815(n8815), .o_Freq_Too_High_N_390(o_Freq_Too_High_N_390), 
            .Sample_Ready(Sample_Ready), .VCC_net(VCC_net), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@12(34[18],44[3])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3853_3_lut (.A(_52), 
            .B(n20), .C(n3190), .Z(n6406));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3853_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@12(134[9],142[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i6503_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i6503_4_lut.INIT = "0x575f";
    Scale_Mult_U0 \genscaler[0].scaler  (.GND_net(GND_net), .\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\SM_Scale_Mult[1] (SM_Scale_Mult[1]), 
            .\Scaler_Start[0] (Scaler_Start[0]), .Scaler_Reset(Scaler_Reset), 
            .\Scale_Initial[0] ({\Scale_Initial[0] }), .\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), 
            .n8463(n8463), .\Scaler_Ready[0] (Scaler_Ready[0]));   /* synthesis lineinfo="@12(97[35],105[4])"*/
    ADC_SPI_In adc (.CS_Stable(CS_Stable), .SM_ADC_In(SM_ADC_In), .n5896(n5896), 
            .n6184(n6184), .\ADC_Data[0] ({\ADC_Data[0] }), .reset_n_c(reset_n_c), 
            .Main_Clock(Main_Clock), .\ADC_Data[4][5] (\ADC_Data[4] [5]), 
            .i_ADC_Data_c(i_ADC_Data_c), .\Receive_Byte[0] (Receive_Byte[0]), 
            .\ADC_Data[1][0] (\ADC_Data[1] [0]), .\ADC_Data[1][1] (\ADC_Data[1] [1]), 
            .\ADC_Data[1][2] (\ADC_Data[1] [2]), .\ADC_Data[1][3] (\ADC_Data[1] [3]), 
            .\ADC_Data[1][4] (\ADC_Data[1] [4]), .\ADC_Data[1][5] (\ADC_Data[1] [5]), 
            .\ADC_Data[1][6] (\ADC_Data[1] [6]), .\ADC_Data[1][7] (\ADC_Data[1] [7]), 
            .\ADC_Data[1][8] (\ADC_Data[1] [8]), .\ADC_Data[2][0] (\ADC_Data[2] [0]), 
            .n6348(n6348), .ADC_Data_Received(ADC_Data_Received), .\ADC_Data[2][1] (\ADC_Data[2] [1]), 
            .\ADC_Data[2][2] (\ADC_Data[2] [2]), .\ADC_Data[2][3] (\ADC_Data[2] [3]), 
            .i_ADC_CS(i_ADC_CS), .\ADC_Data[2][4] (\ADC_Data[2] [4]), .\ADC_Data[2][5] (\ADC_Data[2] [5]), 
            .\ADC_Data[2][6] (\ADC_Data[2] [6]), .i_ADC_Clock_c(i_ADC_Clock_c), 
            .\ADC_Data[2][7] (\ADC_Data[2] [7]), .\ADC_Data[2][8] (\ADC_Data[2] [8]), 
            .\ADC_Data[3][0] (\ADC_Data[3] [0]), .\ADC_Data[3][1] (\ADC_Data[3] [1]), 
            .\ADC_Data[3][2] (\ADC_Data[3] [2]), .\ADC_Data[3][3] (\ADC_Data[3] [3]), 
            .\ADC_Data[3][4] (\ADC_Data[3] [4]), .\ADC_Data[3][5] (\ADC_Data[3] [5]), 
            .\ADC_Data[3][6] (\ADC_Data[3] [6]), .\ADC_Data[3][7] (\ADC_Data[3] [7]), 
            .\ADC_Data[3][8] (\ADC_Data[3] [8]), .\ADC_Data[4][0] (\ADC_Data[4] [0]), 
            .\ADC_Data[4][1] (\ADC_Data[4] [1]), .\ADC_Data[4][2] (\ADC_Data[4] [2]), 
            .\ADC_Data[4][6] (\ADC_Data[4] [6]), .\ADC_Data[4][7] (\ADC_Data[4] [7]), 
            .\ADC_Data[4][8] (\ADC_Data[4] [8]), .n6923(n6923), .reset_n_N_209(reset_n_N_209), 
            .n6360(n6360), .\ADC_Data[4][4] (\ADC_Data[4] [4]), .\ADC_Data[4][3] (\ADC_Data[4] [3]));   /* synthesis lineinfo="@12(49[13],61[3])"*/
    Adder_U1 \genadder[0].adder  (.GND_net(GND_net), .\Adder_Total[0][5] (\Adder_Total[0] [5]), 
            ._52(_52), .\Adder_Total[0][6] (\Adder_Total[0] [6]), ._51(_51), 
            .\Adder_Total[0][3] (\Adder_Total[0] [3]), ._54(_54), .\Adder_Total[0][4] (\Adder_Total[0] [4]), 
            ._53(_53), .\Adder_Total[0][1] (\Adder_Total[0] [1]), ._56(_56), 
            .\Adder_Total[0][2] (\Adder_Total[0] [2]), ._55(_55), .\Adder_Total[0][0] (\Adder_Total[0] [0]), 
            ._57(_57), .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), 
            .reset_n_c(reset_n_c), .Adder_Start({Adder_Start}), .n6419(n6419), 
            ._39(_39), .n6418(n6418), ._40(_40), .\Adder_Total[0][17] (\Adder_Total[0] [17]), 
            .\Adder_Total[0][15] (\Adder_Total[0] [15]), ._42(_42), .\Adder_Total[0][16] (\Adder_Total[0] [16]), 
            ._41(_41), .n6417(n6417), .\Adder_Total[0][13] (\Adder_Total[0] [13]), 
            ._44(_44), .\Adder_Total[0][14] (\Adder_Total[0] [14]), ._43(_43), 
            .\Adder_Total[0][11] (\Adder_Total[0] [11]), ._46(_46), .\Adder_Total[0][12] (\Adder_Total[0] [12]), 
            ._45(_45), .n6416(n6416), .\Adder_Total[0][9] (\Adder_Total[0] [9]), 
            ._48(_48), .\Adder_Total[0][10] (\Adder_Total[0] [10]), ._47(_47), 
            .\Adder_Total[0][7] (\Adder_Total[0] [7]), ._50(_50), .\Adder_Total[0][8] (\Adder_Total[0] [8]), 
            ._49(_49), .n6415(n6415), .n6414(n6414), .n6413(n6413), 
            .n6412(n6412), .n6411(n6411), .n6410(n6410), .n6409(n6409), 
            .n6408(n6408), .n6407(n6407), .n6406(n6406), .n6405(n6405), 
            .\Adder_Mult[0] ({\Adder_Mult[0] }), .Sample_Value({Sample_Value}), 
            .n25(n25_2), .n24(n24_adj_1145), .n23(n23), .n22(n22), .n21(n21), 
            .n20(n20), .n19(n19), .n18(n18), .n17(n17_2), .n16(n16), 
            .n15(n15), .n14(n14), .n13(n13_adj_1144), .n12(n12), .n11(n11), 
            .n10(n10), .n9(n9), .n8(n8_2), .n7(n7_adj_1143), .n6404(n6404), 
            .n6403(n6403), .n6402(n6402), .n6371(n6371), .n3190(n3190), 
            .\SM_Adder[0] (SM_Adder_adj_1186[0]), .n3192(n3192));   /* synthesis lineinfo="@12(78[35],87[4])"*/
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (output [8:0]\Adder_Mult[1] , input Main_Clock, input [8:0]\Harmonic_Scale[1] , 
            input GND_net, input VCC_net, input [8:0]\Scale_Initial[1] , 
            input Scaler_Reset, input \Scaler_Start[1] , output \SM_Scale_Mult[1] , 
            input n8465, output \Scaler_Ready[1] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [8:0]o_Mult_8__N_793;
    
    wire n5900;
    wire [8:0]n1;
    
    wire n7564, n10377;
    wire [9:0]n57;
    
    wire cout, n7562, n10374, n7560, n10371, n7558, n10368, n10365, 
        n2974, GND_net_c, VCC_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_8__N_793[2]), 
            .SP(n5900), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [2]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_8__N_793[3]), 
            .SP(n5900), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [3]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_8__N_793[4]), 
            .SP(n5900), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [4]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[1] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_8__N_793[5]), 
            .SP(n5900), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [5]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    FA2 add_1486_10 (.A0(GND_net), .B0(\Adder_Mult[1] [8]), .C0(n1[8]), 
        .D0(n7564), .CI0(n7564), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10377), .CI1(n10377), .CO0(n10377), .S0(n57[9]), .S1(cout));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1486_10.INIT0 = "0xc33c";
    defparam add_1486_10.INIT1 = "0xc33c";
    FA2 add_1486_8 (.A0(GND_net), .B0(\Adder_Mult[1] [6]), .C0(n1[6]), 
        .D0(n7562), .CI0(n7562), .A1(GND_net), .B1(\Adder_Mult[1] [7]), 
        .C1(n1[7]), .D1(n10374), .CI1(n10374), .CO0(n10374), .CO1(n7564), 
        .S0(n57[7]), .S1(n57[8]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1486_8.INIT0 = "0xc33c";
    defparam add_1486_8.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_8__N_793[6]), 
            .SP(n5900), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [6]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_8__N_793[7]), 
            .SP(n5900), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [7]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_8__N_793[8]), 
            .SP(n5900), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [8]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[1] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_8__N_793[0]), 
            .SP(n5900), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [0]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    FA2 add_1486_6 (.A0(GND_net), .B0(\Adder_Mult[1] [4]), .C0(n1[4]), 
        .D0(n7560), .CI0(n7560), .A1(GND_net), .B1(\Adder_Mult[1] [5]), 
        .C1(n1[5]), .D1(n10371), .CI1(n10371), .CO0(n10371), .CO1(n7562), 
        .S0(n57[5]), .S1(n57[6]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1486_6.INIT0 = "0xc33c";
    defparam add_1486_6.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[1] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    FA2 add_1486_4 (.A0(GND_net), .B0(\Adder_Mult[1] [2]), .C0(n1[2]), 
        .D0(n7558), .CI0(n7558), .A1(GND_net), .B1(\Adder_Mult[1] [3]), 
        .C1(n1[3]), .D1(n10368), .CI1(n10368), .CO0(n10368), .CO1(n7560), 
        .S0(n57[3]), .S1(n57[4]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1486_4.INIT0 = "0xc33c";
    defparam add_1486_4.INIT1 = "0xc33c";
    FA2 add_1486_2 (.A0(GND_net), .B0(\Adder_Mult[1] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[1] [1]), .C1(n1[1]), 
        .D1(n10365), .CI1(n10365), .CO0(n10365), .CO1(n7558), .S0(n57[1]), 
        .S1(n57[2]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1486_2.INIT0 = "0xc33c";
    defparam add_1486_2.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n2974), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(Scaler_Reset), .Q(\SM_Scale_Mult[1] ));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i6_4_lut (.A(n57[6]), 
            .B(\Scale_Initial[1] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[5]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i7_4_lut (.A(n57[7]), 
            .B(\Scale_Initial[1] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[6]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A ((C)+!B)+!A (C))" *) LUT4 i1_2_lut_3_lut (.A(\Scaler_Start[1] ), 
            .B(\SM_Scale_Mult[1] ), .C(Scaler_Reset), .Z(n5900));
    defparam i1_2_lut_3_lut.INIT = "0xf2f2";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i8_4_lut (.A(n57[8]), 
            .B(\Scale_Initial[1] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[7]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i9_4_lut (.A(n57[9]), 
            .B(\Scale_Initial[1] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[8]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[1] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[1] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_Ready (.D(n8465), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[1] ));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i2_4_lut (.A(n57[2]), 
            .B(\Scale_Initial[1] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[1]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i776_2_lut (.A(\Scaler_Start[1] ), 
            .B(\SM_Scale_Mult[1] ), .Z(n2974));   /* synthesis lineinfo="@10(35[4],53[11])"*/
    defparam i776_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[1] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[1] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i3_4_lut (.A(n57[3]), 
            .B(\Scale_Initial[1] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[2]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[1] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[1] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i4_4_lut (.A(n57[4]), 
            .B(\Scale_Initial[1] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[3]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i1_4_lut (.A(n57[1]), 
            .B(\Scale_Initial[1] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[0]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i5_4_lut (.A(n57[5]), 
            .B(\Scale_Initial[1] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[4]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i5_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_8__N_793[1]), 
            .SP(n5900), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [1]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@12(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=21, LSE_RLINE=21 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@12(21[22],21[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input GND_net, input _16, input VCC_net, input _18, 
            input _17, input _20, input _19, input _22, input _21, 
            output n2997, output \SM_Sample_Output[0] , input n6438, output \SM_Sample_Output[1] , 
            input Main_Clock, input reset_n_N_209, input DAC_Send, output DAC_Ready, 
            output n6, output \SM_Sample_Output[2] , output n5953, input _24, 
            input _23, input _25, output n17, input n13, output DAC_Send_adj_1, 
            input reset_n_c, input n3240, input _108, input _107, input \r_Adder_Total[1][7] , 
            input \r_Adder_Total[1][6] , input \r_Adder_Total[1][5] , input \r_Adder_Total[1][4] , 
            input \r_Adder_Total[1][3] , input \r_Adder_Total[1][2] , input \r_Adder_Total[0][7] , 
            input \r_Adder_Total[0][6] , input \r_Adder_Total[0][5] , input \r_Adder_Total[0][4] , 
            input \r_Adder_Total[0][3] , input \r_Adder_Total[0][2] , output n5, 
            input n6366, output \Output_Data[17] , input _104, input _112, 
            input _111, input _110, input _109, input \<NoName> , input _106, 
            input _105, output \SM_DAC_Out[0] , output n2502, output \SM_DAC_Out[3] , 
            output \SM_DAC_Out[2] , output n1974, output n1997, output \SM_DAC_Out[1] , 
            output n24, output n2014, input n6458, output o_DAC_MOSI_c, 
            output n7158, output n7144, output Clock_Counter, input n5289, 
            input n5293, input n8528, input n6356, input n8289, output n1981, 
            input n6357, output o_DAC_SCK_c, output o_DAC_CS_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n7444, n10518;
    wire [9:0]n4359;
    
    wire n7442, n10515, n7440, n10512, n7438, n10509;
    wire [31:0]r_Sample_L;   /* synthesis lineinfo="@8(14[13],14[23])"*/
    wire [31:0]r_Sample_R;   /* synthesis lineinfo="@8(15[13],15[23])"*/
    wire [19:0]n4011;
    
    wire n8443, n8459, n2980;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@8(16[13],16[24])"*/
    
    wire n7436, n10506, n10503, n8473, n5_c, n6270, n7386, n10533, 
        n7388;
    wire [9:0]n4389;
    
    wire n6365, n6364, n7390, n10539, n7382, n10527, n7384, n10530, 
        n10524, n10536, GND_net_c, VCC_net_c;
    
    FA2 add_1852_11 (.A0(GND_net), .B0(_16), .C0(VCC_net), .D0(n7444), 
        .CI0(n7444), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n10518), 
        .CI1(n10518), .CO0(n10518), .S0(n4359[9]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1852_11.INIT0 = "0xc33c";
    defparam add_1852_11.INIT1 = "0xc33c";
    FA2 add_1852_9 (.A0(GND_net), .B0(_18), .C0(GND_net), .D0(n7442), 
        .CI0(n7442), .A1(GND_net), .B1(_17), .C1(GND_net), .D1(n10515), 
        .CI1(n10515), .CO0(n10515), .CO1(n7444), .S0(n4359[7]), .S1(n4359[8]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1852_9.INIT0 = "0xc33c";
    defparam add_1852_9.INIT1 = "0xc33c";
    FA2 add_1852_7 (.A0(GND_net), .B0(_20), .C0(GND_net), .D0(n7440), 
        .CI0(n7440), .A1(GND_net), .B1(_19), .C1(GND_net), .D1(n10512), 
        .CI1(n10512), .CO0(n10512), .CO1(n7442), .S0(n4359[5]), .S1(n4359[6]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1852_7.INIT0 = "0xc33c";
    defparam add_1852_7.INIT1 = "0xc33c";
    FA2 add_1852_5 (.A0(GND_net), .B0(_22), .C0(GND_net), .D0(n7438), 
        .CI0(n7438), .A1(GND_net), .B1(_21), .C1(GND_net), .D1(n10509), 
        .CI1(n10509), .CO0(n10509), .CO1(n7440), .S0(n4359[3]), .S1(n4359[4]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1852_5.INIT0 = "0xc33c";
    defparam add_1852_5.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i16_4_lut (.A(r_Sample_L[17]), 
            .B(r_Sample_R[17]), .C(n2997), .D(\SM_Sample_Output[0] ), 
            .Z(n4011[15]));
    defparam mux_1527_i16_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ SM_Sample_Output__i2 (.D(n8459), 
            .SP(n6438), .CK(Main_Clock), .SR(reset_n_N_209), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(DAC_Send), .B(DAC_Ready), 
            .Z(n6));   /* synthesis lineinfo="@8(43[10],43[30])"*/
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i15_4_lut (.A(r_Sample_L[16]), 
            .B(r_Sample_R[16]), .C(n2997), .D(\SM_Sample_Output[0] ), 
            .Z(n4011[14]));
    defparam mux_1527_i15_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ SM_Sample_Output__i0 (.D(n2980), 
            .SP(n6438), .CK(Main_Clock), .SR(reset_n_N_209), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i0 (.D(n4011[0]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i14_4_lut (.A(r_Sample_L[15]), 
            .B(r_Sample_R[15]), .C(n2997), .D(\SM_Sample_Output[0] ), 
            .Z(n4011[13]));
    defparam mux_1527_i14_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ DAC_Send_c (.D(n8473), 
            .SP(n13), .CK(Main_Clock), .SR(reset_n_N_209), .Q(DAC_Send_adj_1));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    FA2 add_1852_3 (.A0(GND_net), .B0(_24), .C0(GND_net), .D0(n7436), 
        .CI0(n7436), .A1(GND_net), .B1(_23), .C1(VCC_net), .D1(n10506), 
        .CI1(n10506), .CO0(n10506), .CO1(n7438), .S0(n4359[1]), .S1(n4359[2]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1852_3.INIT0 = "0xc33c";
    defparam add_1852_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i13_4_lut (.A(r_Sample_L[14]), 
            .B(r_Sample_R[14]), .C(n2997), .D(\SM_Sample_Output[0] ), 
            .Z(n4011[12]));
    defparam mux_1527_i13_4_lut.INIT = "0xcac0";
    FA2 add_1852_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(_25), .C1(VCC_net), .D1(n10503), .CI1(n10503), .CO0(n10503), 
        .CO1(n7436), .S1(n4359[0]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1852_1.INIT0 = "0xc33c";
    defparam add_1852_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_4_lut_4_lut_3_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .Z(n17));   /* synthesis lineinfo="@8(74[4],74[14])"*/
    defparam i1_4_lut_4_lut_3_lut.INIT = "0x1414";
    (* lut_function="(!(A+!(B+((D)+!C))))" *) LUT4 i4423_3_lut_4_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(DAC_Ready), 
            .Z(n2980));   /* synthesis lineinfo="@8(74[4],74[14])"*/
    defparam i4423_3_lut_4_lut_4_lut.INIT = "0x5545";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i18 (.D(n4359[9]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i12_4_lut (.A(r_Sample_L[13]), 
            .B(r_Sample_R[13]), .C(n2997), .D(\SM_Sample_Output[0] ), 
            .Z(n4011[11]));
    defparam mux_1527_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i1_4_lut (.A(r_Sample_L[2]), 
            .B(r_Sample_R[2]), .C(n2997), .D(\SM_Sample_Output[0] ), .Z(n4011[0]));
    defparam mux_1527_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+!(D))))" *) LUT4 i3_4_lut (.A(n5_c), .B(\SM_Sample_Output[0] ), 
            .C(DAC_Ready), .D(\SM_Sample_Output[1] ), .Z(n5953));
    defparam i3_4_lut.INIT = "0x8088";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(\SM_Sample_Output[2] ), 
            .B(reset_n_c), .Z(n5_c));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(A (B))" *) LUT4 i3717_2_lut (.A(n5953), .B(n2997), 
            .Z(n6270));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam i3717_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i11_4_lut (.A(r_Sample_L[12]), 
            .B(r_Sample_R[12]), .C(n2997), .D(\SM_Sample_Output[0] ), 
            .Z(n4011[10]));
    defparam mux_1527_i11_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i17 (.D(n4359[8]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    FA2 add_1871_7 (.A0(GND_net), .B0(_108), .C0(GND_net), .D0(n7386), 
        .CI0(n7386), .A1(GND_net), .B1(_107), .C1(GND_net), .D1(n10533), 
        .CI1(n10533), .CO0(n10533), .CO1(n7388), .S0(n4389[5]), .S1(n4389[6]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1871_7.INIT0 = "0xc33c";
    defparam add_1871_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i16 (.D(n4359[7]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i15 (.D(n4359[6]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i14 (.D(n4359[5]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i13 (.D(n4359[4]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i12 (.D(n4359[3]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i11 (.D(n4359[2]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i10 (.D(n4359[1]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i9 (.D(n4359[0]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i8 (.D(\r_Adder_Total[1][7] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i7 (.D(\r_Adder_Total[1][6] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i6 (.D(\r_Adder_Total[1][5] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i10_4_lut (.A(r_Sample_L[11]), 
            .B(r_Sample_R[11]), .C(n2997), .D(\SM_Sample_Output[0] ), 
            .Z(n4011[9]));
    defparam mux_1527_i10_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i5 (.D(\r_Adder_Total[1][4] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i4 (.D(\r_Adder_Total[1][3] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_438 (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n8473));   /* synthesis lineinfo="@8(38[4],80[11])"*/
    defparam i1_2_lut_adj_438.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_R__i3 (.D(\r_Adder_Total[1][2] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i18 (.D(n4389[9]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i17 (.D(n4389[8]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i16 (.D(n4389[7]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3812_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2997), .C(n5953), .D(Output_Data[20]), .Z(n6365));
    defparam i3812_3_lut_4_lut.INIT = "0xefe0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i15 (.D(n4389[6]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i14 (.D(n4389[5]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i13 (.D(n4389[4]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i12 (.D(n4389[3]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i11 (.D(n4389[2]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i10 (.D(n4389[1]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i9 (.D(n4389[0]), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i8 (.D(\r_Adder_Total[0][7] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i7 (.D(\r_Adder_Total[0][6] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i6 (.D(\r_Adder_Total[0][5] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3811_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n2997), .C(n5953), .D(Output_Data[21]), .Z(n6364));
    defparam i3811_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i15_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .Z(n8443));   /* synthesis lineinfo="@8(38[4],80[11])"*/
    defparam i15_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i5 (.D(\r_Adder_Total[0][4] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i4 (.D(\r_Adder_Total[0][3] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ r_Sample_L__i3 (.D(\r_Adder_Total[0][2] ), 
            .SP(n3240), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i15 (.D(n4011[15]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i14 (.D(n4011[14]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i13 (.D(n4011[13]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i12 (.D(n4011[12]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i11 (.D(n4011[11]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i10 (.D(n4011[10]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i9 (.D(n4011[9]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i8 (.D(n4011[8]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i7 (.D(n4011[7]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i6 (.D(n4011[6]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i5 (.D(n4011[5]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i4 (.D(n4011[4]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i3 (.D(n4011[3]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i2 (.D(n4011[2]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i1 (.D(n4011[1]), 
            .SP(n5953), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n5953), .CK(Main_Clock), .SR(n6270), .Q(Output_Data[16]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 SM_Sample_Output_3__I_0_64_i5_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n5));   /* synthesis lineinfo="@8(39[4],39[14])"*/
    defparam SM_Sample_Output_3__I_0_64_i5_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i17 (.D(n6366), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i796_3_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[1] ), 
            .Z(n2997));
    defparam i796_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i9_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_R[10]), .C(n2997), .D(\SM_Sample_Output[0] ), 
            .Z(n4011[8]));
    defparam mux_1527_i9_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i20 (.D(n6365), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[20]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    FA2 add_1871_11 (.A0(GND_net), .B0(_104), .C0(VCC_net), .D0(n7390), 
        .CI0(n7390), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n10539), 
        .CI1(n10539), .CO0(n10539), .S0(n4389[9]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1871_11.INIT0 = "0xc33c";
    defparam add_1871_11.INIT1 = "0xc33c";
    FA2 add_1871_3 (.A0(GND_net), .B0(_112), .C0(GND_net), .D0(n7382), 
        .CI0(n7382), .A1(GND_net), .B1(_111), .C1(VCC_net), .D1(n10527), 
        .CI1(n10527), .CO0(n10527), .CO1(n7384), .S0(n4389[1]), .S1(n4389[2]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1871_3.INIT0 = "0xc33c";
    defparam add_1871_3.INIT1 = "0xc33c";
    FA2 add_1871_5 (.A0(GND_net), .B0(_110), .C0(GND_net), .D0(n7384), 
        .CI0(n7384), .A1(GND_net), .B1(_109), .C1(GND_net), .D1(n10530), 
        .CI1(n10530), .CO0(n10530), .CO1(n7386), .S0(n4389[3]), .S1(n4389[4]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1871_5.INIT0 = "0xc33c";
    defparam add_1871_5.INIT1 = "0xc33c";
    FA2 add_1871_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\<NoName> ), .C1(VCC_net), .D1(n10524), .CI1(n10524), .CO0(n10524), 
        .CO1(n7382), .S1(n4389[0]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1871_1.INIT0 = "0xc33c";
    defparam add_1871_1.INIT1 = "0xc33c";
    FA2 add_1871_9 (.A0(GND_net), .B0(_106), .C0(GND_net), .D0(n7388), 
        .CI0(n7388), .A1(GND_net), .B1(_105), .C1(GND_net), .D1(n10536), 
        .CI1(n10536), .CO0(n10536), .CO1(n7390), .S0(n4389[7]), .S1(n4389[8]));   /* synthesis lineinfo="@8(43[6],47[9])"*/
    defparam add_1871_9.INIT0 = "0xc33c";
    defparam add_1871_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ Output_Data__i21 (.D(n6364), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[21]));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i8_4_lut (.A(r_Sample_L[9]), 
            .B(r_Sample_R[9]), .C(n2997), .D(\SM_Sample_Output[0] ), .Z(n4011[7]));
    defparam mux_1527_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i7_4_lut (.A(r_Sample_L[8]), 
            .B(r_Sample_R[8]), .C(n2997), .D(\SM_Sample_Output[0] ), .Z(n4011[6]));
    defparam mux_1527_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i6_4_lut (.A(r_Sample_L[7]), 
            .B(r_Sample_R[7]), .C(n2997), .D(\SM_Sample_Output[0] ), .Z(n4011[5]));
    defparam mux_1527_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i5_4_lut (.A(r_Sample_L[6]), 
            .B(r_Sample_R[6]), .C(n2997), .D(\SM_Sample_Output[0] ), .Z(n4011[4]));
    defparam mux_1527_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_439 (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n8459));   /* synthesis lineinfo="@8(38[4],80[11])"*/
    defparam i1_2_lut_adj_439.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i4_4_lut (.A(r_Sample_L[5]), 
            .B(r_Sample_R[5]), .C(n2997), .D(\SM_Sample_Output[0] ), .Z(n4011[3]));
    defparam mux_1527_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i3_4_lut (.A(r_Sample_L[4]), 
            .B(r_Sample_R[4]), .C(n2997), .D(\SM_Sample_Output[0] ), .Z(n4011[2]));
    defparam mux_1527_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1527_i2_4_lut (.A(r_Sample_L[3]), 
            .B(r_Sample_R[3]), .C(n2997), .D(\SM_Sample_Output[0] ), .Z(n4011[1]));
    defparam mux_1527_i2_4_lut.INIT = "0xcac0";
    DAC_SPI_Out dac (.Main_Clock(Main_Clock), .\SM_DAC_Out[0] (\SM_DAC_Out[0] ), 
            .DAC_Send(DAC_Send_adj_1), .n2502(n2502), .\Output_Data[0] (Output_Data[0]), 
            .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), .\SM_DAC_Out[2] (\SM_DAC_Out[2] ), 
            .DAC_Ready(DAC_Ready), .reset_n_N_209(reset_n_N_209), .n1974(n1974), 
            .n1997(n1997), .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), .n24(n24), 
            .n2014(n2014), .n6458(n6458), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n7158(n7158), .reset_n_c(reset_n_c), .n7144(n7144), .Clock_Counter(Clock_Counter), 
            .n5289(n5289), .n5293(n5293), .\Output_Data[21] (Output_Data[21]), 
            .\Output_Data[20] (Output_Data[20]), .\Output_Data[17] (\Output_Data[17] ), 
            .\Output_Data[16] (Output_Data[16]), .\Output_Data[15] (Output_Data[15]), 
            .\Output_Data[14] (Output_Data[14]), .\Output_Data[13] (Output_Data[13]), 
            .\Output_Data[12] (Output_Data[12]), .\Output_Data[11] (Output_Data[11]), 
            .\Output_Data[10] (Output_Data[10]), .\Output_Data[9] (Output_Data[9]), 
            .\Output_Data[8] (Output_Data[8]), .\Output_Data[7] (Output_Data[7]), 
            .\Output_Data[6] (Output_Data[6]), .\Output_Data[5] (Output_Data[5]), 
            .\Output_Data[4] (Output_Data[4]), .\Output_Data[3] (Output_Data[3]), 
            .\Output_Data[2] (Output_Data[2]), .\Output_Data[1] (Output_Data[1]), 
            .n8528(n8528), .n6356(n6356), .n8289(n8289), .VCC_net(VCC_net), 
            .n1981(n1981), .n6357(n6357), .o_DAC_SCK_c(o_DAC_SCK_c), .o_DAC_CS_c(o_DAC_CS_c));   /* synthesis lineinfo="@8(20[14],20[190])"*/
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=110, LSE_RLINE=119 *) FD1P3XZ SM_Sample_Output__i1 (.D(n8443), 
            .SP(n6438), .CK(Main_Clock), .SR(reset_n_N_209), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@8(29[9],82[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (input Main_Clock, output \SM_DAC_Out[0] , input DAC_Send, 
            output n2502, input \Output_Data[0] , output \SM_DAC_Out[3] , 
            output \SM_DAC_Out[2] , output DAC_Ready, input reset_n_N_209, 
            output n1974, output n1997, output \SM_DAC_Out[1] , output n24, 
            output n2014, input n6458, output o_DAC_MOSI_c, output n7158, 
            input reset_n_c, output n7144, output Clock_Counter, input n5289, 
            input n5293, input \Output_Data[21] , input \Output_Data[20] , 
            input \Output_Data[17] , input \Output_Data[16] , input \Output_Data[15] , 
            input \Output_Data[14] , input \Output_Data[13] , input \Output_Data[12] , 
            input \Output_Data[11] , input \Output_Data[10] , input \Output_Data[9] , 
            input \Output_Data[8] , input \Output_Data[7] , input \Output_Data[6] , 
            input \Output_Data[5] , input \Output_Data[4] , input \Output_Data[3] , 
            input \Output_Data[2] , input \Output_Data[1] , input n8528, 
            input n6356, input n8289, input VCC_net, output n1981, input n6357, 
            output o_DAC_SCK_c, output o_DAC_CS_c);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [4:0]n25;
    
    wire n6047;
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n6268, n15;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    
    wire n9122, n9709, n9120, n9119, n9712, n7364, n9123, n9126, 
        n9125, n3194, n9128, n9129, n5692, n10, n6927, n5699, 
        o_Ready_N_1107, n5961, n9715, n9718, n6961, n22, n9721, 
        n9724, n6, n8275, n4, n6011, n8, n8493, o_SPI_Data_N_1105, 
        n15_adj_1140, n5287, n3051, n6186, n12, n7148, n8849, 
        n8825, GND_net, VCC_net_c;
    
    FD1P3XZ Current_Bit_955__i3 (.D(n25[3]), .SP(n6047), .CK(Main_Clock), 
            .SR(n6268), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_955__i3.REGSET = "RESET";
    defparam Current_Bit_955__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_955__i2 (.D(n25[2]), .SP(n6047), .CK(Main_Clock), 
            .SR(n6268), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_955__i2.REGSET = "RESET";
    defparam Current_Bit_955__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_955__i1 (.D(n25[1]), .SP(n6047), .CK(Main_Clock), 
            .SR(n6268), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_955__i1.REGSET = "RESET";
    defparam Current_Bit_955__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n2502), .Z(n15));
    defparam i2_3_lut.INIT = "0xdfdf";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6019_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n9122));
    defparam i6019_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n9709_bdd_4_lut (.A(n9709), 
            .B(n9120), .C(n9119), .D(Current_Bit[2]), .Z(n9712));
    defparam n9709_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C)))" *) LUT4 i4801_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n7364));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4801_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6020_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n9123));
    defparam i6020_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6023_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n9126));
    defparam i6023_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6022_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n9125));
    defparam i6022_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_Ready (.D(o_Ready_N_1107), 
            .SP(n5961), .CK(Main_Clock), .SR(reset_n_N_209), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i4798_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4798_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut_123  (.A(Current_Bit[1]), 
            .B(n9128), .C(n9129), .D(Current_Bit[2]), .Z(n9709));
    defparam \Current_Bit[1]_bdd_4_lut_123 .INIT = "0xe4aa";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i2_3_lut_4_lut (.A(n5692), 
            .B(\SM_DAC_Out[3] ), .C(n10), .D(\SM_DAC_Out[2] ), .Z(n6047));
    defparam i2_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_427 (.A(n5692), 
            .B(\SM_DAC_Out[3] ), .C(n6927), .D(n5699), .Z(n3194));
    defparam i2_3_lut_4_lut_adj_427.INIT = "0x0200";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6025_3_lut (.A(r_Data_To_Send[20]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[0]), .Z(n9128));
    defparam i6025_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6026_3_lut (.A(r_Data_To_Send[22]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[0]), .Z(n9129));
    defparam i6026_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n1974), .CK(Main_Clock), .SR(n6961), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i4805_2_lut_4_lut (.A(Current_Bit[3]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4805_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6017_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[19]), .C(Current_Bit[0]), .Z(n9120));
    defparam i6017_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6016_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[17]), .C(Current_Bit[0]), .Z(n9119));
    defparam i6016_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n9715_bdd_4_lut (.A(n9715), 
            .B(n9126), .C(n9125), .D(Current_Bit[2]), .Z(n9718));
    defparam n9715_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n9122), .C(n9123), .D(Current_Bit[2]), .Z(n9715));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))" *) LUT4 i6475_2_lut (.A(n1974), .B(n1997), 
            .Z(n6961));
    defparam i6475_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i2_3_lut_4_lut_adj_428 (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[2] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut_adj_428.INIT = "0x0102";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n9721_bdd_4_lut (.A(n9721), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n9724));
    defparam n9721_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[0] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut.INIT = "0x0116";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n9721));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[1] ), 
            .Z(n2502));
    defparam i1_3_lut_4_lut.INIT = "0x0102";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(\SM_DAC_Out[0] ), .B(DAC_Send), 
            .Z(n5699));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_Data (.D(n8275), 
            .SP(n6458), .CK(Main_Clock), .SR(reset_n_N_209), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n2014));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_429 (.A(Current_Bit[2]), 
            .B(Current_Bit[0]), .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_429.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i4375_2_lut (.A(\SM_DAC_Out[2] ), .B(\SM_DAC_Out[1] ), 
            .Z(n6927));
    defparam i4375_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i4606_2_lut (.A(\SM_DAC_Out[0] ), .B(n2014), 
            .Z(n7158));
    defparam i4606_2_lut.INIT = "0xeeee";
    (* lut_function="((B (C)+!B !((D)+!C))+!A)" *) LUT4 i417_4_lut_4_lut (.A(reset_n_c), 
            .B(n7144), .C(Clock_Counter), .D(n5289), .Z(n1974));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i417_4_lut_4_lut.INIT = "0xd5f5";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_430 (.A(reset_n_c), 
            .B(n7144), .C(n5293), .D(Clock_Counter), .Z(n1997));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i2_3_lut_4_lut_adj_430.INIT = "0x2000";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n3194), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i3 (.D(n6356), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut_adj_431 (.A(reset_n_c), 
            .B(Clock_Counter), .C(n15), .D(n4), .Z(n6011));
    defparam i1_4_lut_4_lut_adj_431.INIT = "0xd555";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4812_3_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(n7364), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4812_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A (B)+!A !(B (C))))" *) LUT4 i21_3_lut (.A(\SM_DAC_Out[1] ), 
            .B(\SM_DAC_Out[0] ), .C(DAC_Send), .Z(n10));
    defparam i21_3_lut.INIT = "0x6262";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i3715_4_lut (.A(n6047), .B(n8), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n6268));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i3715_4_lut.INIT = "0xaa8a";
    (* lut_function="(A+(B))" *) LUT4 SM_DAC_Out_4__I_0_69_i8_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .Z(n8));   /* synthesis lineinfo="@4(44[6],44[13])"*/
    defparam SM_DAC_Out_4__I_0_69_i8_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_432 (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n5692));
    defparam i1_2_lut_adj_432.INIT = "0x8888";
    (* lut_function="(!(A (C (D))+!A !(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut_adj_433 (.A(\SM_DAC_Out[0] ), 
            .B(n2502), .C(n24), .D(Clock_Counter), .Z(n8493));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_3_lut_4_lut_adj_433.INIT = "0x4fff";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_adj_434 (.A(n2502), 
            .B(o_SPI_Data_N_1105), .C(\SM_DAC_Out[0] ), .Z(n8275));
    defparam i2_3_lut_adj_434.INIT = "0x0808";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15_adj_1140), 
            .B(n9712), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1105));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n9724), 
            .B(n9718), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15_adj_1140));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i1_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(n8528), .C(n5287), .D(n2502), .Z(o_Ready_N_1107));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i1_4_lut.INIT = "0xc044";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B+!(C (D))))" *) LUT4 i1_4_lut_4_lut_adj_435 (.A(\SM_DAC_Out[0] ), 
            .B(n2502), .C(n24), .D(\SM_DAC_Out[2] ), .Z(n4));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_4_lut_4_lut_adj_435.INIT = "0xb080";
    (* lut_function="(A+(B+!(C+(D))))" *) LUT4 i2_4_lut (.A(reset_n_N_209), 
            .B(DAC_Send), .C(n3051), .D(n8493), .Z(n5961));
    defparam i2_4_lut.INIT = "0xeeef";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i1 (.D(n8289), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_955__i0 (.D(n12), .SP(n6047), .CK(Main_Clock), 
            .SR(n6268), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_955__i0.REGSET = "RESET";
    defparam Current_Bit_955__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3633_2_lut (.A(n1974), .B(n1997), 
            .Z(n6186));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3633_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ Clock_Counter_c (.D(n6357), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i6479_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n7148), .D(n5692), .Z(n1981));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i6479_4_lut.INIT = "0xfdff";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_CS (.D(n3051), 
            .SP(n6011), .CK(Main_Clock), .SR(reset_n_N_209), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_436 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n5287));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_436.INIT = "0x2222";
    (* lut_function="(A+(B))" *) LUT4 i4592_2_lut (.A(\SM_DAC_Out[3] ), .B(\SM_DAC_Out[2] ), 
            .Z(n7144));
    defparam i4592_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A))" *) LUT4 i12_1_lut (.A(Current_Bit[0]), .Z(n12));   /* synthesis lineinfo="@4(23[23],23[120])"*/
    defparam i12_1_lut.INIT = "0x5555";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut_adj_437 (.A(Clock_Counter), 
            .B(n8849), .C(n22), .D(n8825), .Z(o_DAC_SCK_c));   /* synthesis lineinfo="@4(23[23],23[120])"*/
    defparam i1_4_lut_adj_437.INIT = "0xf5f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5831_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[4]), .Z(n8849));
    defparam i5831_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i5807_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n8825));
    defparam i5807_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i4596_2_lut (.A(\SM_DAC_Out[0] ), .B(\SM_DAC_Out[3] ), 
            .Z(n7148));
    defparam i4596_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i827_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2502), .Z(n3051));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i827_2_lut.INIT = "0x2222";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i0 (.D(n1981), 
            .SP(n1974), .CK(Main_Clock), .SR(n6186), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4791_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4791_2_lut.INIT = "0x6666";
    FD1P3XZ Current_Bit_955__i4 (.D(n25[4]), .SP(n6047), .CK(Main_Clock), 
            .SR(n6268), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_955__i4.REGSET = "RESET";
    defparam Current_Bit_955__i4.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Adder
//

module Adder (input Main_Clock, input Adder_Clear, output \Adder_Total[1][17] , 
            output \Adder_Total[1][16] , output \Adder_Total[1][15] , output \Adder_Total[1][14] , 
            output \Adder_Total[1][13] , output \Adder_Total[1][12] , output \Adder_Total[1][11] , 
            output \Adder_Total[1][10] , output \Adder_Total[1][9] , output \Adder_Total[1][8] , 
            output \Adder_Total[1][7] , output \Adder_Total[1][6] , output \Adder_Total[1][5] , 
            output \SM_Adder[0] , output \Adder_Total[1][0] , input reset_n_c, 
            output \Adder_Total[1][4] , output \Adder_Total[1][3] , input GND_net, 
            output _72, output _71, output \Adder_Total[1][2] , output _74, 
            output _73, output _76, output _75, output _78, output _77, 
            output _80, output _79, output _82, output _81, output _84, 
            output _83, output _86, output _85, output \Adder_Total[1][1] , 
            output _88, output _87, output _89, input [8:0]\Adder_Mult[1] , 
            input [15:0]Sample_Value, output n25, output n24, output n23, 
            output n22, output n21, output n20, output n19, output n18, 
            output n17, output n16, output n15, output n14, output n13, 
            output n12, output n11, output n10, output n9, output n8, 
            output n7, input \Adder_Start[1] , input n6397, input n6396, 
            input n6395, input n6394, input n6393, input n6392, input n6391, 
            input n6390, input n6389, input n6388, input n6387, input n6386, 
            input n6385, input n6384, input n6383, input n6382, input n6381, 
            input n6379, input n6370);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n6311, n3229;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@12(71[21],71[32])"*/
    
    wire n6309, n6307, n6305, n6303, n6301, n6299, n6297, n6295, 
        n6293, n6291, n6289, n6287, n6285;
    wire [1:0]n8_c;
    
    wire n6256;
    wire [31:0]n167;
    
    wire n6283, n6281, n7496, n10362, n6279, n7494, n10359, n7492, 
        n10356, n7490, n10353, n7488, n10350, n7486, n10347, n7484, 
        n10344, n7482, n10341, n7480, n10338, n10335, n6277, VCC_net, 
        GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i17 (.D(n6309), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i16 (.D(n6307), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i15 (.D(n6305), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i14 (.D(n6303), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i13 (.D(n6301), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i12 (.D(n6299), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i11 (.D(n6297), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i10 (.D(n6295), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i9 (.D(n6293), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i8 (.D(n6291), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i7 (.D(n6289), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i6 (.D(n6287), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i5 (.D(n6285), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i0 (.D(n6256), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i4 (.D(n6283), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4533_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n6283));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4533_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4537_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n6291));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4537_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i996_2_lut_2_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .Z(n3229));
    defparam i996_2_lut_2_lut.INIT = "0xbbbb";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i3 (.D(n6281), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i2 (.D(n6279), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(_72), 
        .D0(n7496), .CI0(n7496), .A1(GND_net), .B1(\Adder_Total[1] [18]), 
        .C1(_71), .D1(n10362), .CI1(n10362), .CO0(n10362), .S0(n167[17]), 
        .S1(n167[18]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i1 (.D(n6277), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][1] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(_74), 
        .D0(n7494), .CI0(n7494), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(_73), .D1(n10359), .CI1(n10359), .CO0(n10359), .CO1(n7496), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(_76), 
        .D0(n7492), .CI0(n7492), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(_75), .D1(n10356), .CI1(n10356), .CO0(n10356), .CO1(n7494), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(_78), 
        .D0(n7490), .CI0(n7490), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(_77), .D1(n10353), .CI1(n10353), .CO0(n10353), .CO1(n7492), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(_80), 
        .D0(n7488), .CI0(n7488), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(_79), .D1(n10350), .CI1(n10350), .CO0(n10350), .CO1(n7490), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(_82), 
        .D0(n7486), .CI0(n7486), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(_81), .D1(n10347), .CI1(n10347), .CO0(n10347), .CO1(n7488), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(_84), 
        .D0(n7484), .CI0(n7484), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(_83), .D1(n10344), .CI1(n10344), .CO0(n10344), .CO1(n7486), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(_86), 
        .D0(n7482), .CI0(n7482), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(_85), .D1(n10341), .CI1(n10341), .CO0(n10341), .CO1(n7484), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1][1] ), .C0(_88), 
        .D0(n7480), .CI0(n7480), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(_87), .D1(n10338), .CI1(n10338), .CO0(n10338), .CO1(n7482), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1][0] ), .C1(_89), .D1(n10335), .CI1(n10335), 
        .CO0(n10335), .CO1(n7480), .S1(n167[0]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4536_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n6289));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4536_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4535_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n6287));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4535_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4534_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n6285));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4534_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4544_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n6305));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4544_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res5__i19 (.D(n6397), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_71));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i19.REGSET = "RESET";
    defparam Working_Total_res2_res5__i19.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4532_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n6281));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4532_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4547_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n6311));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4547_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4458_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n6256));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4458_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4531_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n6279));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4531_2_lut.INIT = "0x8888";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(\Adder_Mult[1] [8]), 
          .A7(\Adder_Mult[1] [7]), .A6(\Adder_Mult[1] [6]), .A5(\Adder_Mult[1] [5]), 
          .A4(\Adder_Mult[1] [4]), .A3(\Adder_Mult[1] [3]), .A2(\Adder_Mult[1] [2]), 
          .A1(\Adder_Mult[1] [1]), .A0(\Adder_Mult[1] [0]), .B15(Sample_Value[15]), 
          .B14(Sample_Value[14]), .B13(Sample_Value[13]), .B12(Sample_Value[12]), 
          .B11(Sample_Value[11]), .B10(Sample_Value[10]), .B9(Sample_Value[9]), 
          .B8(Sample_Value[8]), .B7(Sample_Value[7]), .B6(Sample_Value[6]), 
          .B5(Sample_Value[5]), .B4(Sample_Value[4]), .B3(Sample_Value[3]), 
          .B2(Sample_Value[2]), .B1(Sample_Value[1]), .B0(Sample_Value[0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n7), .O26(n8), .O25(n9), .O24(n10), 
          .O23(n11), .O22(n12), .O21(n13), .O20(n14), .O19(n15), .O18(n16), 
          .O17(n17), .O16(n18), .O15(n19), .O14(n20), .O13(n21), .O12(n22), 
          .O11(n23), .O10(n24), .O9(n25));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4445_3_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .C(\Adder_Start[1] ), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4445_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i4543_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n6303));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4543_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res5__i18 (.D(n6396), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_72));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i18.REGSET = "RESET";
    defparam Working_Total_res2_res5__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i17 (.D(n6395), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_73));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i17.REGSET = "RESET";
    defparam Working_Total_res2_res5__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i16 (.D(n6394), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_74));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i16.REGSET = "RESET";
    defparam Working_Total_res2_res5__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i15 (.D(n6393), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_75));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i15.REGSET = "RESET";
    defparam Working_Total_res2_res5__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i14 (.D(n6392), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_76));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i14.REGSET = "RESET";
    defparam Working_Total_res2_res5__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i13 (.D(n6391), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_77));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i13.REGSET = "RESET";
    defparam Working_Total_res2_res5__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i12 (.D(n6390), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_78));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i12.REGSET = "RESET";
    defparam Working_Total_res2_res5__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i11 (.D(n6389), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_79));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i11.REGSET = "RESET";
    defparam Working_Total_res2_res5__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i10 (.D(n6388), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_80));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i10.REGSET = "RESET";
    defparam Working_Total_res2_res5__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i9 (.D(n6387), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_81));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i9.REGSET = "RESET";
    defparam Working_Total_res2_res5__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i8 (.D(n6386), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_82));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i8.REGSET = "RESET";
    defparam Working_Total_res2_res5__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i7 (.D(n6385), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_83));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i7.REGSET = "RESET";
    defparam Working_Total_res2_res5__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i6 (.D(n6384), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_84));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i6.REGSET = "RESET";
    defparam Working_Total_res2_res5__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i5 (.D(n6383), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_85));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i5.REGSET = "RESET";
    defparam Working_Total_res2_res5__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i4 (.D(n6382), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_86));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i4.REGSET = "RESET";
    defparam Working_Total_res2_res5__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i3 (.D(n6381), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_87));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i3.REGSET = "RESET";
    defparam Working_Total_res2_res5__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i2 (.D(n6379), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_88));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i2.REGSET = "RESET";
    defparam Working_Total_res2_res5__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i1 (.D(n6370), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_89));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i1.REGSET = "RESET";
    defparam Working_Total_res2_res5__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4546_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n6309));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4546_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4542_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n6301));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4542_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4541_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n6299));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4541_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4530_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n6277));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4530_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4540_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n6297));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4540_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4539_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n6295));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4539_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4545_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n6307));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4545_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4538_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n6293));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4538_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i18 (.D(n6311), 
            .SP(n3229), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [18]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input n6480, input Main_Clock, input reset_n_N_209, 
            input n6467, output [2:0]SM_Sample_Position, input [15:0]Frequency, 
            input n7, input GND_net, input reset_n_c, input n8283, output Freq_Too_High, 
            input Next_Sample, input [7:0]Harmonic, output n5765, input n8815, 
            output o_Freq_Too_High_N_390, output Sample_Ready, input VCC_net, 
            output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@9(23[13],23[28])"*/
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@9(24[13],24[20])"*/
    
    wire n7866;
    wire [2:0]SM_Sample_Position_2__N_333;
    
    wire n12;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@9(49[13],49[34])"*/
    
    wire n8243, n5759, n7303, n3, Sample_Pos_WE, n6, n8, n7309, 
        n7903, n7870, n7909, n5991, n8461, n7307, n7433, n10449;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@9(22[14],22[29])"*/
    
    wire n7431, n10446, n7429, n10443, n7427, n10440, n7425, n10437, 
        n7423, n10434, n7421, n10431, n7419, n10428, n10326, n4, 
        n7416, n10578, n7289;
    wire [15:0]n69;
    
    wire n7414, n10575, n7293, n7864, n7291, n7313, n7885, n7412, 
        n10572, n7297, n7906, n7295, n7888, n7311, n2, n5876, 
        n7317, n7410, n10569, n7897, n7301, n7900, n7299, n9145, 
        n8857, n7408, n10566, n7891, n7305, n7894, n5671, n7406, 
        n10563, n7404, n10560, n7879, n7882, n8441, n7315, n7402, 
        n10557, n7873, n7876, n10521, n7319, n4_adj_1139, n6003, 
        VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n6467), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_333[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_209), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5019_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[15]), .Z(n7866));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5019_2_lut.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Pos_WE_c (.D(n3), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(n12), .B(Accumulated_Frequency[8]), 
            .C(Accumulated_Frequency[7]), .D(Accumulated_Frequency[6]), 
            .Z(n8243));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5045_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[8]), 
            .Z(n7303));
    defparam i5045_2_lut_4_lut.INIT = "0xfe00";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n5991), .CK(Main_Clock), .SR(n8461), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(Accumulated_Frequency[11]), 
            .B(Accumulated_Frequency[9]), .Z(n6));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1066_4_lut (.A(Accumulated_Frequency[2]), 
            .B(Accumulated_Frequency[5]), .C(n8), .D(Accumulated_Frequency[0]), 
            .Z(n12));
    defparam i1066_4_lut.INIT = "0xccc8";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5036_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[5]), 
            .Z(n7309));
    defparam i5036_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5056_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[11]), .Z(n7903));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5056_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5023_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[0]), .Z(n7870));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5023_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5062_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[13]), .Z(n7909));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5062_2_lut.INIT = "0x4444";
    (* lut_function="(!((B)+!A))" *) LUT4 i4490_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n3));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam i4490_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n8283), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Freq_Too_High));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5039_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[6]), 
            .Z(n7307));
    defparam i5039_2_lut_4_lut.INIT = "0xfe00";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n7433), .CI0(n7433), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10449), .CI1(n10449), .CO0(n10449), .S0(n87[15]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n7431), .CI0(n7431), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n10446), .CI1(n10446), .CO0(n10446), 
        .CO1(n7433), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n7429), .CI0(n7429), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n10443), .CI1(n10443), .CO0(n10443), 
        .CO1(n7431), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n7427), .CI0(n7427), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n10440), .CI1(n10440), .CO0(n10440), 
        .CO1(n7429), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n7425), .CI0(n7425), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n10437), .CI1(n10437), .CO0(n10437), 
        .CO1(n7427), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n7423), .CI0(n7423), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n10434), .CI1(n10434), .CO0(n10434), 
        .CO1(n7425), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n7421), .CI0(n7421), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n10431), .CI1(n10431), .CO0(n10431), 
        .CO1(n7423), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n7419), .CI0(n7419), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n10428), .CI1(n10428), .CO0(n10428), 
        .CO1(n7421), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n10326), 
        .CI1(n10326), .CO0(n10326), .CO1(n7419), .S1(n87[0]));   /* synthesis lineinfo="@9(85[26],85[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!((D)+!C))))" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .D(n4), 
            .Z(n8461));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0x7757";
    FA2 Accumulated_Frequency_954_add_4_17 (.A0(GND_net), .B0(n7866), .C0(n7289), 
        .D0(n7416), .CI0(n7416), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10578), .CI1(n10578), .CO0(n10578), .S0(n69[15]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_954_add_4_17.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_954_add_4_15 (.A0(GND_net), .B0(n7909), .C0(n7293), 
        .D0(n7414), .CI0(n7414), .A1(GND_net), .B1(n7864), .C1(n7291), 
        .D1(n10575), .CI1(n10575), .CO0(n10575), .CO1(n7416), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_954_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5030_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[3]), 
            .Z(n7313));
    defparam i5030_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5038_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[5]), .Z(n7885));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5038_2_lut.INIT = "0x4444";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_333[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_209), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_954_add_4_13 (.A0(GND_net), .B0(n7903), .C0(n7297), 
        .D0(n7412), .CI0(n7412), .A1(GND_net), .B1(n7906), .C1(n7295), 
        .D1(n10572), .CI1(n10572), .CO0(n10572), .CO1(n7414), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_954_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5041_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[6]), .Z(n7888));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5041_2_lut.INIT = "0x4444";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(Next_Sample), .B(SM_Sample_Position[0]), 
            .Z(n4));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5033_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[4]), 
            .Z(n7311));
    defparam i5033_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut (.A(reset_n_N_209), 
            .B(SM_Sample_Position[0]), .C(n2), .D(SM_Sample_Position[2]), 
            .Z(n5876));
    defparam i1_4_lut.INIT = "0xbabb";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_424 (.A(SM_Sample_Position[1]), 
            .B(Next_Sample), .Z(n2));
    defparam i1_2_lut_adj_424.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5017_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[14]), .Z(n7864));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5017_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5024_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[1]), 
            .Z(n7317));
    defparam i5024_2_lut_4_lut.INIT = "0xfe00";
    FA2 Accumulated_Frequency_954_add_4_11 (.A0(GND_net), .B0(n7897), .C0(n7301), 
        .D0(n7410), .CI0(n7410), .A1(GND_net), .B1(n7900), .C1(n7299), 
        .D1(n10569), .CI1(n10569), .CO0(n10569), .CO1(n7412), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_954_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (C)+!A !(B (C)+!B !((D)+!C)))" *) LUT4 i30_4_lut (.A(SM_Sample_Position[0]), 
            .B(n9145), .C(SM_Sample_Position[2]), .D(Next_Sample), .Z(SM_Sample_Position_2__N_333[0]));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam i30_4_lut.INIT = "0xb5a5";
    (* lut_function="(A (B)+!A (B+!(C)))" *) LUT4 i6137_3_lut (.A(Harmonic[0]), 
            .B(SM_Sample_Position[1]), .C(n8857), .Z(n9145));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam i6137_3_lut.INIT = "0xcdcd";
    FA2 Accumulated_Frequency_954_add_4_9 (.A0(GND_net), .B0(n7891), .C0(n7305), 
        .D0(n7408), .CI0(n7408), .A1(GND_net), .B1(n7894), .C1(n7303), 
        .D1(n10566), .CI1(n10566), .CO0(n10566), .CO1(n7410), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_954_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5839_4_lut (.A(Harmonic[5]), 
            .B(n5671), .C(n5765), .D(Harmonic[4]), .Z(n8857));
    defparam i5839_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n6467), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n6467), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5060_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[13]), 
            .Z(n7293));
    defparam i5060_2_lut_4_lut.INIT = "0xfe00";
    FA2 Accumulated_Frequency_954_add_4_7 (.A0(GND_net), .B0(n7885), .C0(n7309), 
        .D0(n7406), .CI0(n7406), .A1(GND_net), .B1(n7888), .C1(n7307), 
        .D1(n10563), .CI1(n10563), .CO0(n10563), .CO1(n7408), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_954_add_4_7.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_954_add_4_5 (.A0(GND_net), .B0(n7879), .C0(n7313), 
        .D0(n7404), .CI0(n7404), .A1(GND_net), .B1(n7882), .C1(n7311), 
        .D1(n10560), .CI1(n10560), .CO0(n10560), .CO1(n7406), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_954_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5050_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[9]), .Z(n7897));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5050_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(Harmonic[1]), .B(Harmonic[3]), 
            .C(Harmonic[2]), .Z(n5671));   /* synthesis lineinfo="@9(123[30],123[50])"*/
    defparam i2_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n6467), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_425 (.A(Harmonic[6]), .B(Harmonic[7]), 
            .Z(n5765));   /* synthesis lineinfo="@9(123[30],123[50])"*/
    defparam i1_2_lut_adj_425.INIT = "0xeeee";
    (* lut_function="(A (((D)+!C)+!B)+!A ((D)+!C))" *) LUT4 i2_3_lut_4_lut (.A(Next_Sample), 
            .B(n8815), .C(SM_Sample_Position[2]), .D(reset_n_N_209), .Z(n5991));
    defparam i2_3_lut_4_lut.INIT = "0xff2f";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A (C))" *) LUT4 i1_3_lut_4_lut (.A(Next_Sample), 
            .B(n8815), .C(reset_n_N_209), .D(SM_Sample_Position[2]), .Z(n8441));
    defparam i1_3_lut_4_lut.INIT = "0xf2f0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n6467), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n6467), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n6467), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n6467), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n6467), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n6467), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n6467), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5027_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[2]), 
            .Z(n7315));
    defparam i5027_2_lut_4_lut.INIT = "0xfe00";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[15]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[14]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[13]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[12]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[11]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[10]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[9]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[8]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[7]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[6]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[5]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[4]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[3]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[2]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[1]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n5876), .CK(Main_Clock), .SR(n8441), .Q(Sample_Ready));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5063_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[14]), 
            .Z(n7291));
    defparam i5063_2_lut_4_lut.INIT = "0xfe00";
    FA2 Accumulated_Frequency_954_add_4_3 (.A0(GND_net), .B0(n7873), .C0(n7317), 
        .D0(n7402), .CI0(n7402), .A1(GND_net), .B1(n7876), .C1(n7315), 
        .D1(n10557), .CI1(n10557), .CO0(n10557), .CO1(n7404), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_954_add_4_3.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_954_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n7870), .C1(n7319), .D1(n10521), .CI1(n10521), 
        .CO0(n10521), .CO1(n7402), .S1(n69[0]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_954_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1060_4_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n4_adj_1139), .Z(o_Freq_Too_High_N_390));
    defparam i1060_4_lut.INIT = "0xfcec";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i0 (.D(n69[0]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i1_4_lut_adj_426 (.A(Accumulated_Frequency[12]), 
            .B(n8243), .C(n6), .D(Accumulated_Frequency[10]), .Z(n4_adj_1139));
    defparam i1_4_lut_adj_426.INIT = "0xeaaa";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5032_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[3]), .Z(n7879));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5032_2_lut.INIT = "0x4444";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n5759));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5059_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[12]), .Z(n7906));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5059_2_lut.INIT = "0x4444";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i1 (.D(n69[1]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5035_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[4]), .Z(n7882));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5035_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5021_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[0]), 
            .Z(n7319));
    defparam i5021_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5054_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[11]), 
            .Z(n7297));
    defparam i5054_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5053_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[10]), .Z(n7900));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5053_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5020_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[15]), 
            .Z(n7289));
    defparam i5020_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5057_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[12]), 
            .Z(n7295));
    defparam i5057_2_lut_4_lut.INIT = "0xfe00";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i2 (.D(n69[2]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i3 (.D(n69[3]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i4 (.D(n69[4]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i5 (.D(n69[5]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i6 (.D(n69[6]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i7 (.D(n69[7]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i8 (.D(n69[8]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i9 (.D(n69[9]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i10 (.D(n69[10]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i11 (.D(n69[11]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i12 (.D(n69[12]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i13 (.D(n69[13]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i14 (.D(n69[14]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_954__i15 (.D(n69[15]), 
            .SP(n6003), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam Accumulated_Frequency_954__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_954__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+((D)+!C))+!A (B)))" *) LUT4 i6491_4_lut (.A(SM_Sample_Position[2]), 
            .B(n5759), .C(Next_Sample), .D(SM_Sample_Position[1]), .Z(n6003));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i6491_4_lut.INIT = "0x1131";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5026_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[1]), .Z(n7873));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5026_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5029_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[2]), .Z(n7876));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5029_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5048_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[9]), 
            .Z(n7301));
    defparam i5048_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5044_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[7]), .Z(n7891));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5044_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5051_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[10]), 
            .Z(n7299));
    defparam i5051_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+!(B)))" *) LUT4 i5047_2_lut (.A(SM_Sample_Position[2]), 
            .B(Frequency[8]), .Z(n7894));   /* synthesis lineinfo="@9(62[3],128[6])"*/
    defparam i5047_2_lut.INIT = "0x4444";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i5042_2_lut_4_lut (.A(SM_Sample_Position[1]), 
            .B(n5759), .C(SM_Sample_Position[2]), .D(Accumulated_Frequency[7]), 
            .Z(n7305));
    defparam i5042_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_23_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_333[1]));   /* synthesis lineinfo="@9(71[4],127[11])"*/
    defparam mux_23_Mux_1_i7_3_lut.INIT = "0xc6c6";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@9(28[16],36[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@9(40[12],47[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n6480), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[0]));   /* synthesis lineinfo="@9(61[9],130[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@7(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire wr_en_i_N_394;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_394));   /* synthesis lineinfo="@7(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_394), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@7(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@11(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module Scale_Mult_U0
//

module Scale_Mult_U0 (input GND_net, output [8:0]\Adder_Mult[0] , input Main_Clock, 
            input VCC_net, output \SM_Scale_Mult[1] , input \Scaler_Start[0] , 
            input Scaler_Reset, input [8:0]\Scale_Initial[0] , input [8:0]\Harmonic_Scale[0] , 
            input n8463, output \Scaler_Ready[0] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n7555, n10392;
    wire [8:0]n1;
    wire [9:0]n57;
    
    wire cout;
    wire [8:0]o_Mult_8__N_793;
    
    wire n5985, n7553, n10389, n7551, n10386, n7549, n10383, n10380, 
        n5040, GND_net_c, VCC_net_c;
    
    FA2 add_1487_10 (.A0(GND_net), .B0(\Adder_Mult[0] [8]), .C0(n1[8]), 
        .D0(n7555), .CI0(n7555), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n10392), .CI1(n10392), .CO0(n10392), .S0(n57[9]), .S1(cout));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1487_10.INIT0 = "0xc33c";
    defparam add_1487_10.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_8__N_793[8]), 
            .SP(n5985), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [8]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    FA2 add_1487_8 (.A0(GND_net), .B0(\Adder_Mult[0] [6]), .C0(n1[6]), 
        .D0(n7553), .CI0(n7553), .A1(GND_net), .B1(\Adder_Mult[0] [7]), 
        .C1(n1[7]), .D1(n10389), .CI1(n10389), .CO0(n10389), .CO1(n7555), 
        .S0(n57[7]), .S1(n57[8]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1487_8.INIT0 = "0xc33c";
    defparam add_1487_8.INIT1 = "0xc33c";
    FA2 add_1487_6 (.A0(GND_net), .B0(\Adder_Mult[0] [4]), .C0(n1[4]), 
        .D0(n7551), .CI0(n7551), .A1(GND_net), .B1(\Adder_Mult[0] [5]), 
        .C1(n1[5]), .D1(n10386), .CI1(n10386), .CO0(n10386), .CO1(n7553), 
        .S0(n57[5]), .S1(n57[6]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1487_6.INIT0 = "0xc33c";
    defparam add_1487_6.INIT1 = "0xc33c";
    FA2 add_1487_4 (.A0(GND_net), .B0(\Adder_Mult[0] [2]), .C0(n1[2]), 
        .D0(n7549), .CI0(n7549), .A1(GND_net), .B1(\Adder_Mult[0] [3]), 
        .C1(n1[3]), .D1(n10383), .CI1(n10383), .CO0(n10383), .CO1(n7551), 
        .S0(n57[3]), .S1(n57[4]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1487_4.INIT0 = "0xc33c";
    defparam add_1487_4.INIT1 = "0xc33c";
    FA2 add_1487_2 (.A0(GND_net), .B0(\Adder_Mult[0] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[0] [1]), .C1(n1[1]), 
        .D1(n10380), .CI1(n10380), .CO0(n10380), .CO1(n7549), .S0(n57[1]), 
        .S1(n57[2]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam add_1487_2.INIT0 = "0xc33c";
    defparam add_1487_2.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_8__N_793[7]), 
            .SP(n5985), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [7]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_8__N_793[6]), 
            .SP(n5985), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [6]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(\SM_Scale_Mult[1] ), 
            .B(\Scaler_Start[0] ), .C(Scaler_Reset), .Z(n5985));
    defparam i1_2_lut_3_lut.INIT = "0xf4f4";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_8__N_793[5]), 
            .SP(n5985), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [5]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_8__N_793[4]), 
            .SP(n5985), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [4]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_8__N_793[3]), 
            .SP(n5985), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [3]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_8__N_793[2]), 
            .SP(n5985), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [2]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_8__N_793[1]), 
            .SP(n5985), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [1]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n5040), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(Scaler_Reset), .Q(\SM_Scale_Mult[1] ));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i7_4_lut (.A(n57[7]), 
            .B(\Scale_Initial[0] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[6]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i7_4_lut.INIT = "0xcac0";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_Ready (.D(n8463), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[0] ));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i9_4_lut (.A(n57[9]), 
            .B(\Scale_Initial[0] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[8]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i6_4_lut (.A(n57[6]), 
            .B(\Scale_Initial[0] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[5]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i5_4_lut (.A(n57[5]), 
            .B(\Scale_Initial[0] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[4]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i8_4_lut (.A(n57[8]), 
            .B(\Scale_Initial[0] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[7]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i1_4_lut (.A(n57[1]), 
            .B(\Scale_Initial[0] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[0]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i2512_2_lut (.A(\SM_Scale_Mult[1] ), 
            .B(\Scaler_Start[0] ), .Z(n5040));   /* synthesis lineinfo="@10(35[4],53[11])"*/
    defparam i2512_2_lut.INIT = "0x4444";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i4_4_lut (.A(n57[4]), 
            .B(\Scale_Initial[0] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[3]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i3_4_lut (.A(n57[3]), 
            .B(\Scale_Initial[0] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[2]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_8__I_0_i2_4_lut (.A(n57[2]), 
            .B(\Scale_Initial[0] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_8__N_793[1]));   /* synthesis lineinfo="@10(29[3],54[6])"*/
    defparam o_Mult_8__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@10(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=97, LSE_RLINE=105 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_8__N_793[0]), 
            .SP(n5985), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [0]));   /* synthesis lineinfo="@10(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output CS_Stable, output SM_ADC_In, output n5896, output n6184, 
            output [15:0]\ADC_Data[0] , input reset_n_c, input Main_Clock, 
            output \ADC_Data[4][5] , input i_ADC_Data_c, output \Receive_Byte[0] , 
            output \ADC_Data[1][0] , output \ADC_Data[1][1] , output \ADC_Data[1][2] , 
            output \ADC_Data[1][3] , output \ADC_Data[1][4] , output \ADC_Data[1][5] , 
            output \ADC_Data[1][6] , output \ADC_Data[1][7] , output \ADC_Data[1][8] , 
            output \ADC_Data[2][0] , input n6348, output ADC_Data_Received, 
            output \ADC_Data[2][1] , output \ADC_Data[2][2] , output \ADC_Data[2][3] , 
            input i_ADC_CS, output \ADC_Data[2][4] , output \ADC_Data[2][5] , 
            output \ADC_Data[2][6] , input i_ADC_Clock_c, output \ADC_Data[2][7] , 
            output \ADC_Data[2][8] , output \ADC_Data[3][0] , output \ADC_Data[3][1] , 
            output \ADC_Data[3][2] , output \ADC_Data[3][3] , output \ADC_Data[3][4] , 
            output \ADC_Data[3][5] , output \ADC_Data[3][6] , output \ADC_Data[3][7] , 
            output \ADC_Data[3][8] , output \ADC_Data[4][0] , output \ADC_Data[4][1] , 
            output \ADC_Data[4][2] , output \ADC_Data[4][6] , output \ADC_Data[4][7] , 
            output \ADC_Data[4][8] , output n6923, input reset_n_N_209, 
            input n6360, output \ADC_Data[4][4] , output \ADC_Data[4][3] );
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(31[6],31[18])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@12(48[7],48[24])"*/
    
    wire n12, n9, n5802;
    wire [3:0]n402;
    
    wire n3216;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(21[12],21[23])"*/
    
    wire n6260;
    wire [3:0]n409;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(22[12],22[24])"*/
    
    wire n9_adj_1114, n5803, Data_State, n5819, o_Data_Received_N_631, 
        n5818, n9_adj_1115, n5804, n5773, n5817, n9_adj_1116, n5806;
    wire [2:0]n17;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(35[12],35[24])"*/
    
    wire n6339, n5816, n5815, n6266, n12_adj_1117, n9_adj_1118, 
        n5794, n5814, n12_adj_1119, n5775, n5776, n5782, n5812, 
        n5811, n5772, n5810, i_ADC_CS_c, CS_State, CS_State_N_640, 
        n5824, n5809, CS_Stable_N_650, n5779, n5795, n5796, n11, 
        n4062, n11_adj_1120, n5831, n5797, n5808, n5832, n8, n5701, 
        n12_adj_1121, n5769, n4507, n5799, n5771, n12_adj_1122, 
        n5770, n12_adj_1123, n5774, n7, n4068, n5805, n2, n5781, 
        n5801, n5791, n10, n5829, n5828, n8220, n5148, n5822, 
        n5787, n1, n5788, n5777, n5798, Clock_State, n4070, n8807, 
        n6920, n5789, n5790, n5792, n5785, n5821, n5825, n5826, 
        n5823, GND_net, VCC_net;
    
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6406_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9), .Z(n5802));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6406_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n402[2]), 
            .SP(n3216), .CK(Clock_Stable), .SR(n6260), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n409[3]), 
            .SP(n5896), .CK(Clock_Stable), .SR(n6184), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n5819), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6409_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1114), .Z(n5803));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6409_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n5818), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_631));
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n402[3]), 
            .SP(n3216), .CK(Clock_Stable), .SR(n6260), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n5773), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6412_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1115), .Z(n5804));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6412_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n5817), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_953__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6339), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_953__i2.REGSET = "RESET";
    defparam Count_Stable_953__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6421_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1116), .Z(n5806));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6421_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n5816), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_953__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6339), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_953__i1.REGSET = "RESET";
    defparam Count_Stable_953__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n5815), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C))+!A)" *) LUT4 equal_890_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1114));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_890_i9_2_lut_3_lut.INIT = "0xfdfd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n5814), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3786_2_lut (.A(reset_n_c), .B(n6266), 
            .Z(n6339));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i3786_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6370_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1117), .D(n9_adj_1118), .Z(n5794));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6370_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n5782), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i6394_2_lut (.A(n12_adj_1119), .B(n5775), 
            .Z(n5776));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6394_2_lut.INIT = "0x1111";
    (* lut_function="((B+!(C))+!A)" *) LUT4 equal_929_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1115));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_929_i9_2_lut_3_lut.INIT = "0xdfdf";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n5812), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n5811), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n5772), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n5810), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(Data_State), 
            .SP(n5824), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_640));   /* synthesis lineinfo="@2(56[8],56[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n5809), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n5808), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_650));   /* synthesis lineinfo="@2(53[8],53[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B)))" *) LUT4 i6391_2_lut (.A(n12_adj_1117), .B(n5775), 
            .Z(n5779));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6391_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6373_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1117), .D(n9), .Z(n5795));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6373_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1097_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n402[1]));   /* synthesis lineinfo="@2(92[22],92[40])"*/
    defparam i1097_2_lut.INIT = "0x6666";
    (* lut_function="(!(A))" *) LUT4 i989_1_lut (.A(CS_Stable), .Z(n3216));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i989_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6376_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1117), .D(n9_adj_1114), .Z(n5796));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6376_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="((B)+!A)" *) LUT4 equal_929_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_929_i11_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1557_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n4062));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i1557_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6397_2_lut_4_lut (.A(\Receive_Byte[0] ), 
            .B(n5775), .C(Receive_Bit[3]), .D(n11_adj_1120), .Z(n5831));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6397_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6379_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1117), .D(n9_adj_1115), .Z(n5797));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6379_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n4507), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6336_2_lut_4_lut (.A(\Receive_Byte[0] ), 
            .B(n5775), .C(Receive_Bit[3]), .D(n11), .Z(n5832));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6336_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6466_2_lut_4_lut (.A(n8), 
            .B(n5701), .C(Receive_Bit[0]), .D(n12_adj_1119), .Z(n5773));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6466_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6439_2_lut_4_lut (.A(n8), 
            .B(n5701), .C(Receive_Bit[0]), .D(n12_adj_1121), .Z(n5772));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6439_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1104_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .Z(n402[2]));
    defparam i1104_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6415_2_lut_4_lut (.A(n8), 
            .B(n5701), .C(Receive_Bit[0]), .D(n12), .Z(n5769));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6415_2_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n5781), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6388_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1117), .D(n9_adj_1116), .Z(n5799));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6388_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1126_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n409[1]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1126_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6382_2_lut_4_lut (.A(n8), 
            .B(n5701), .C(Receive_Bit[0]), .D(n12_adj_1117), .Z(n5771));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6382_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6351_2_lut_4_lut (.A(n8), 
            .B(n5701), .C(Receive_Bit[0]), .D(n12_adj_1122), .Z(n5770));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6351_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6324_2_lut_4_lut (.A(n8), 
            .B(n5701), .C(Receive_Bit[0]), .D(n12_adj_1123), .Z(n5774));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6324_2_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i6497_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_631), .Z(n6260));
    defparam i6497_4_lut.INIT = "0x4505";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1563_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n4068));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i1563_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i3_4_lut (.A(\Receive_Byte[0] ), 
            .B(Receive_Byte[3]), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n7));
    defparam i3_4_lut.INIT = "0xfdff";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6418_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n8), .C(n12), .D(n5701), .Z(n5805));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i6418_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i6508_2_lut_3_lut (.A(SM_ADC_In), 
            .B(n7), .C(o_Data_Received_N_631), .Z(n2));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6508_2_lut_3_lut.INIT = "0xdfdf";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n5806), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n5805), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n5769), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n5804), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n5803), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n5802), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1111_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n402[3]));
    defparam i1111_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i3601_3_lut (.A(n5896), .B(n7), 
            .C(SM_ADC_In), .Z(n6184));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i3601_3_lut.INIT = "0x2a2a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n5801), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n5831), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n5776), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6354_2_lut_3_lut_4_lut (.A(n5701), 
            .B(n12_adj_1122), .C(n8), .D(Receive_Bit[0]), .Z(n5791));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6354_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n5779), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6511_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(n10), .D(n5775), .Z(n5829));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i6511_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i6367_2_lut_3_lut_4_lut (.A(n5775), 
            .B(Receive_Bit[3]), .C(\Receive_Byte[0] ), .D(n11), .Z(n5828));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6367_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 equal_862_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(\Receive_Byte[0] ), .D(Receive_Bit[3]), 
            .Z(n12_adj_1123));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_862_i12_2_lut_3_lut_4_lut.INIT = "0xfbff";
    FD1P3XZ Count_Stable_953__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6339), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_953__i0.REGSET = "RESET";
    defparam Count_Stable_953__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i2_2_lut (.A(reset_n_c), .B(n8220), 
            .Z(n5148));
    defparam i2_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i3_4_lut_adj_422 (.A(Count_Stable[2]), 
            .B(Count_Stable[0]), .C(n6266), .D(Count_Stable[1]), .Z(n8220));
    defparam i3_4_lut_adj_422.INIT = "0xfeff";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6327_2_lut_3_lut_4_lut (.A(n5701), 
            .B(n12_adj_1123), .C(n8), .D(Receive_Bit[0]), .Z(n5822));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6327_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ o_Data_Received (.D(n6348), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut_3_lut (.A(o_Data_Received_N_631), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n5896));
    defparam i1_3_lut_3_lut.INIT = "0x2323";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6339_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1122), .D(n9_adj_1118), .Z(n5787));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6339_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6442_2_lut_3_lut_4_lut (.A(n5701), 
            .B(n12_adj_1121), .C(n8), .D(Receive_Bit[0]), .Z(n5811));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6442_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_895_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_895_i9_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 equal_914_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1116));
    defparam equal_914_i9_2_lut_3_lut.INIT = "0xf7f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_902_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1118));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_902_i9_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1140_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n409[3]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1140_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A))" *) LUT4 i4636_1_lut (.A(Receive_Bit[0]), .Z(n1));
    defparam i4636_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n5799), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6342_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1122), .D(n9), .Z(n5788));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6342_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i6360_2_lut (.A(n12_adj_1122), .B(n5775), 
            .Z(n5777));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6360_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n5798), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n5771), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n5797), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@12(9[14],9[22])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n5796), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i2_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n5701), .Z(n5775));
    defparam i2_3_lut_4_lut.INIT = "0xff7f";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n5795), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n5794), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1133_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n409[2]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1133_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut_adj_423 (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_650), .D(CS_State_N_640), 
            .Z(n6266));   /* synthesis lineinfo="@2(50[8],50[34])"*/
    defparam i2_3_lut_4_lut_adj_423.INIT = "0xfff6";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1565_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n4070));   /* synthesis lineinfo="@2(50[8],50[34])"*/
    defparam i1565_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A (B)))" *) LUT4 i6488_2_lut (.A(n8220), .B(reset_n_c), 
            .Z(n8807));
    defparam i6488_2_lut.INIT = "0x7777";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i4769_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i4769_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n5828), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n3216), .CK(Clock_Stable), .SR(n6920), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n409[2]), 
            .SP(n5896), .CK(Clock_Stable), .SR(n6184), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6345_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1122), .D(n9_adj_1114), .Z(n5789));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6345_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(Data_State), 
            .SP(n5777), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6348_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1122), .D(n9_adj_1115), .Z(n5790));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6348_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6357_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1122), .D(n9_adj_1116), .Z(n5792));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6357_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(Data_State), 
            .SP(n5792), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(Data_State), 
            .SP(n5791), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(Data_State), 
            .SP(n5770), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(Data_State), 
            .SP(n5790), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(Data_State), 
            .SP(n5789), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(Data_State), 
            .SP(n5788), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(Data_State), 
            .SP(n5787), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(Data_State), 
            .SP(n5832), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(Data_State), 
            .SP(n5785), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i6451_2_lut (.A(n12_adj_1121), .B(n5775), 
            .Z(n5782));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6451_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(Data_State), 
            .SP(n5821), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6454_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1119), .D(n9_adj_1118), .Z(n5814));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6454_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+(B))" *) LUT4 equal_926_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_926_i10_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(Data_State), 
            .SP(n5822), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(Data_State), 
            .SP(n5825), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i4767_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i4767_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i6427_4_lut (.A(n9_adj_1118), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1121), .Z(n4507));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6427_4_lut.INIT = "0x0313";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(Data_State), 
            .SP(n5826), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6457_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1119), .D(n9), .Z(n5815));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6457_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i73  (.D(Data_State), 
            .SP(n5829), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i73 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i73 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ SM_ADC_In_c (.D(n2), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n4070), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6460_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1119), .D(n9_adj_1114), .Z(n5816));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6460_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n4068), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n4062), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n5148), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6463_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1119), .D(n9_adj_1115), .Z(n5817));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6463_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6472_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1119), .D(n9_adj_1116), .Z(n5819));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6472_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n8807), .CK(Main_Clock), .SR(reset_n_N_209), .Q(CS_Stable));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 equal_882_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1117));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_882_i12_2_lut_3_lut_4_lut.INIT = "0xffdf";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_920_i12_2_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1121));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_920_i12_2_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B)))" *) LUT4 i6364_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n6920));
    defparam i6364_2_lut.INIT = "0x1111";
    (* lut_function="(A+!(B))" *) LUT4 i4371_2_lut (.A(n7), .B(o_Data_Received_N_631), 
            .Z(n6923));
    defparam i4371_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n6360), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 equal_902_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1119));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_902_i12_2_lut_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6430_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1121), .D(n9), .Z(n5808));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6430_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6433_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1121), .D(n9_adj_1114), .Z(n5809));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6433_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(Data_State), 
            .SP(n5823), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6436_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1121), .D(n9_adj_1115), .Z(n5810));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6436_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6448_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1121), .D(n9_adj_1116), .Z(n5812));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6448_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6506_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1123), .D(n9_adj_1115), .Z(n5823));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6506_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6514_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1123), .D(n9_adj_1118), .Z(n5826));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6514_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6517_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1123), .D(n9), .Z(n5825));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6517_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6330_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1123), .D(n9_adj_1116), .Z(n5821));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6330_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6485_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1123), .D(n9_adj_1114), .Z(n5824));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6485_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i6333_2_lut (.A(n12_adj_1123), .B(n5775), 
            .Z(n5785));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6333_2_lut.INIT = "0x1111";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 equal_875_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1122));
    defparam equal_875_i12_2_lut_3_lut_4_lut.INIT = "0xff7f";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 equal_883_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12));
    defparam equal_883_i12_2_lut_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i6403_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1118), .Z(n5801));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6403_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6469_2_lut_3_lut_4_lut (.A(n5701), 
            .B(n12_adj_1119), .C(n8), .D(Receive_Bit[0]), .Z(n5818));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6469_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i6385_2_lut_3_lut_4_lut (.A(n5701), 
            .B(n12_adj_1117), .C(n8), .D(Receive_Bit[0]), .Z(n5798));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6385_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n5701));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i1_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(Data_State), 
            .SP(n5774), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n409[1]), 
            .SP(n5896), .CK(Clock_Stable), .SR(n6184), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 equal_883_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11_adj_1120));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_883_i11_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B)))" *) LUT4 i6424_2_lut (.A(n12), .B(n5775), 
            .Z(n5781));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i6424_2_lut.INIT = "0x1111";
    (* lut_function="(A+!(B))" *) LUT4 equal_925_i8_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .Z(n8));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_925_i8_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i4776_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i4776_3_lut.INIT = "0x6a6a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=61 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n402[1]), 
            .SP(n3216), .CK(Clock_Stable), .SR(n6260), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Adder_U1
//

module Adder_U1 (input GND_net, output \Adder_Total[0][5] , output _52, 
            output \Adder_Total[0][6] , output _51, output \Adder_Total[0][3] , 
            output _54, output \Adder_Total[0][4] , output _53, output \Adder_Total[0][1] , 
            output _56, output \Adder_Total[0][2] , output _55, output \Adder_Total[0][0] , 
            output _57, input Main_Clock, input Adder_Clear, input reset_n_c, 
            input [1:0]Adder_Start, input n6419, output _39, input n6418, 
            output _40, output \Adder_Total[0][17] , output \Adder_Total[0][15] , 
            output _42, output \Adder_Total[0][16] , output _41, input n6417, 
            output \Adder_Total[0][13] , output _44, output \Adder_Total[0][14] , 
            output _43, output \Adder_Total[0][11] , output _46, output \Adder_Total[0][12] , 
            output _45, input n6416, output \Adder_Total[0][9] , output _48, 
            output \Adder_Total[0][10] , output _47, output \Adder_Total[0][7] , 
            output _50, output \Adder_Total[0][8] , output _49, input n6415, 
            input n6414, input n6413, input n6412, input n6411, input n6410, 
            input n6409, input n6408, input n6407, input n6406, input n6405, 
            input [8:0]\Adder_Mult[0] , input [15:0]Sample_Value, output n25, 
            output n24, output n23, output n22, output n21, output n20, 
            output n19, output n18, output n17, output n16, output n15, 
            output n14, output n13, output n12, output n11, output n10, 
            output n9, output n8, output n7, input n6404, input n6403, 
            input n6402, input n6371, output n3190, input \SM_Adder[0] , 
            output n3192);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@12(18[7],18[17])"*/
    
    wire n7451, n10482, n7453;
    wire [31:0]n167;
    
    wire n7449, n10479, n7447, n10398, n10395;
    wire [1:0]n8_c;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n6195, n6224, n6222, n6191, n3224, n6169, n6220, n6193, 
        n7463, n10500;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@12(71[21],71[32])"*/
    
    wire n6197, n7461, n10497, n7459, n10494, n7457, n10491, n7455, 
        n10488, n10485, n6226, n6218, n6215, n6213, n6211, n6209, 
        n6207, n6205, n6203, n6201, n6199, VCC_net, GND_net_c;
    
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(_52), 
        .D0(n7451), .CI0(n7451), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(_51), .D1(n10482), .CI1(n10482), .CO0(n10482), .CO1(n7453), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(_54), 
        .D0(n7449), .CI0(n7449), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(_53), .D1(n10479), .CI1(n10479), .CO0(n10479), .CO1(n7451), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0][1] ), .C0(_56), 
        .D0(n7447), .CI0(n7447), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(_55), .D1(n10398), .CI1(n10398), .CO0(n10398), .CO1(n7449), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0][0] ), .C1(_57), .D1(n10395), .CI1(n10395), 
        .CO0(n10395), .CO1(n7447), .S1(n167[0]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i1 (.D(n6191), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][1] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4414_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n6195));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4414_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4439_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n6224));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4439_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4437_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n6222));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4437_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i0 (.D(n6169), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res4__i19 (.D(n6419), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_39));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i19.REGSET = "RESET";
    defparam Working_Total_res1_res4__i19.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4436_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n6220));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4436_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i994_2_lut_2_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .Z(n3224));
    defparam i994_2_lut_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4357_3_lut_3_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .C(Adder_Start[0]), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4357_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i4413_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n6193));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4413_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res4__i18 (.D(n6418), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_40));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i18.REGSET = "RESET";
    defparam Working_Total_res1_res4__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i17 (.D(n6417), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_41));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i17.REGSET = "RESET";
    defparam Working_Total_res1_res4__i17.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(_40), 
        .D0(n7463), .CI0(n7463), .A1(GND_net), .B1(\Adder_Total[0] [18]), 
        .C1(_39), .D1(n10500), .CI1(n10500), .CO0(n10500), .S0(n167[17]), 
        .S1(n167[18]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4415_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n6197));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4415_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(_42), 
        .D0(n7461), .CI0(n7461), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(_41), .D1(n10497), .CI1(n10497), .CO0(n10497), .CO1(n7463), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FD1P3XZ Working_Total_res1_res4__i16 (.D(n6416), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_42));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i16.REGSET = "RESET";
    defparam Working_Total_res1_res4__i16.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(_44), 
        .D0(n7459), .CI0(n7459), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(_43), .D1(n10494), .CI1(n10494), .CO0(n10494), .CO1(n7461), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(_46), 
        .D0(n7457), .CI0(n7457), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(_45), .D1(n10491), .CI1(n10491), .CO0(n10491), .CO1(n7459), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FD1P3XZ Working_Total_res1_res4__i15 (.D(n6415), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_43));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i15.REGSET = "RESET";
    defparam Working_Total_res1_res4__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4411_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n6191));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4411_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(_48), 
        .D0(n7455), .CI0(n7455), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(_47), .D1(n10488), .CI1(n10488), .CO0(n10488), .CO1(n7457), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(_50), 
        .D0(n7453), .CI0(n7453), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(_49), .D1(n10485), .CI1(n10485), .CO0(n10485), .CO1(n7455), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i18 (.D(n6226), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [18]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i17 (.D(n6224), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i16 (.D(n6222), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i15 (.D(n6220), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res4__i14 (.D(n6414), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_44));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i14.REGSET = "RESET";
    defparam Working_Total_res1_res4__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i14 (.D(n6218), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i13 (.D(n6215), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res4__i13 (.D(n6413), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_45));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i13.REGSET = "RESET";
    defparam Working_Total_res1_res4__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i12 (.D(n6412), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_46));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i12.REGSET = "RESET";
    defparam Working_Total_res1_res4__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i12 (.D(n6213), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res4__i11 (.D(n6411), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_47));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i11.REGSET = "RESET";
    defparam Working_Total_res1_res4__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i10 (.D(n6410), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_48));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i10.REGSET = "RESET";
    defparam Working_Total_res1_res4__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i11 (.D(n6211), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i10 (.D(n6209), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4440_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n6226));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4440_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4435_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n6218));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4435_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res4__i9 (.D(n6409), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_49));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i9.REGSET = "RESET";
    defparam Working_Total_res1_res4__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i8 (.D(n6408), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_50));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i8.REGSET = "RESET";
    defparam Working_Total_res1_res4__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i9 (.D(n6207), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i8 (.D(n6205), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i7 (.D(n6203), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res4__i7 (.D(n6407), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_51));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i7.REGSET = "RESET";
    defparam Working_Total_res1_res4__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4425_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n6215));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4425_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i6 (.D(n6201), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i5 (.D(n6199), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res4__i6 (.D(n6406), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_52));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i6.REGSET = "RESET";
    defparam Working_Total_res1_res4__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4424_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n6213));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4424_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res4__i5 (.D(n6405), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_53));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i5.REGSET = "RESET";
    defparam Working_Total_res1_res4__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i4 (.D(n6404), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_54));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i4.REGSET = "RESET";
    defparam Working_Total_res1_res4__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4399_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n6169));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4399_2_lut.INIT = "0x8888";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(\Adder_Mult[0] [8]), 
          .A7(\Adder_Mult[0] [7]), .A6(\Adder_Mult[0] [6]), .A5(\Adder_Mult[0] [5]), 
          .A4(\Adder_Mult[0] [4]), .A3(\Adder_Mult[0] [3]), .A2(\Adder_Mult[0] [2]), 
          .A1(\Adder_Mult[0] [1]), .A0(\Adder_Mult[0] [0]), .B15(Sample_Value[15]), 
          .B14(Sample_Value[14]), .B13(Sample_Value[13]), .B12(Sample_Value[12]), 
          .B11(Sample_Value[11]), .B10(Sample_Value[10]), .B9(Sample_Value[9]), 
          .B8(Sample_Value[8]), .B7(Sample_Value[7]), .B6(Sample_Value[6]), 
          .B5(Sample_Value[5]), .B4(Sample_Value[4]), .B3(Sample_Value[3]), 
          .B2(Sample_Value[2]), .B1(Sample_Value[1]), .B0(Sample_Value[0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O27(n7), .O26(n8), .O25(n9), .O24(n10), 
          .O23(n11), .O22(n12), .O21(n13), .O20(n14), .O19(n15), .O18(n16), 
          .O17(n17), .O16(n18), .O15(n19), .O14(n20), .O13(n21), .O12(n22), 
          .O11(n23), .O10(n24), .O9(n25));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i4 (.D(n6197), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res4__i3 (.D(n6403), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_55));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i3.REGSET = "RESET";
    defparam Working_Total_res1_res4__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i2 (.D(n6402), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_56));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i2.REGSET = "RESET";
    defparam Working_Total_res1_res4__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i1 (.D(n6371), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_57));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i1.REGSET = "RESET";
    defparam Working_Total_res1_res4__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i3 (.D(n6195), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4422_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n6211));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4422_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4421_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n6209));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4421_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ o_Accumulator__i2 (.D(n6193), 
            .SP(n3224), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4420_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n6207));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4420_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(Adder_Clear), .C(SM_Adder[0]), .D(Adder_Start[0]), .Z(n3190));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(A (B))" *) LUT4 i4419_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n6205));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4419_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4418_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n6203));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4418_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_421 (.A(reset_n_c), 
            .B(Adder_Clear), .C(\SM_Adder[0] ), .D(Adder_Start[1]), .Z(n3192));
    defparam i2_3_lut_4_lut_adj_421.INIT = "0x0200";
    (* lut_function="(A (B))" *) LUT4 i4417_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n6201));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4417_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4416_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n6199));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4416_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=78, LSE_RLINE=87 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule
