{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745509793671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745509793672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 11:49:53 2025 " "Processing started: Thu Apr 24 11:49:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745509793672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509793672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509793672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745509793894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745509793894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_buffer_1/ascii_buffer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_1/ascii_buffer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_buffer_1 " "Found entity 1: ascii_buffer_1" {  } { { "vga_controller/ascii_buffer_1/ascii_buffer_1.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_1/ascii_buffer_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_buffer_2/ascii_buffer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_buffer_2/ascii_buffer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_buffer_2 " "Found entity 1: ascii_buffer_2" {  } { { "vga_controller/ascii_buffer_2/ascii_buffer_2.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_buffer_2/ascii_buffer_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_master/ascii_master.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_master/ascii_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_master " "Found entity 1: ascii_master" {  } { { "vga_controller/ascii_master/ascii_master.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master/ascii_master.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_rom/char_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_rom/char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Found entity 1: Char_ROM" {  } { { "vga_controller/ascii_rom/Char_ROM.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_rom/Char_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_controller/vga_driver.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "switch_buffer SWITCH_BUFFER vga_controller.v(10) " "Verilog HDL Declaration information at vga_controller.v(10): object \"switch_buffer\" differs only in case from object \"SWITCH_BUFFER\" in the same scope" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745509797948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller/vga_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/double_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/double_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_buffer " "Found entity 1: double_buffer" {  } { { "vga_controller/double_buffer.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/double_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "vga_controller/clock_divider.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/ascii_master_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/ascii_master_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_master_controller " "Found entity 1: ascii_master_controller" {  } { { "vga_controller/ascii_master_controller.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/vga_controller/ascii_master_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ram " "Found entity 1: system_ram" {  } { { "memory/system_ram.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/memory/system_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_wait H_WAIT debug.v(57) " "Verilog HDL Declaration information at debug.v(57): object \"h_wait\" differs only in case from object \"H_WAIT\" in the same scope" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745509797955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug.v 1 1 " "Found 1 design units, including 1 entities, in source file debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug " "Found entity 1: debug" {  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745509797955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sys_address Processor.v(257) " "Verilog HDL Implicit Net warning at Processor.v(257): created implicit net for \"sys_address\"" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745509797955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745509797972 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x0 Processor.v(104) " "Verilog HDL or VHDL warning at Processor.v(104): object \"x0\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x1 Processor.v(105) " "Verilog HDL or VHDL warning at Processor.v(105): object \"x1\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x2 Processor.v(106) " "Verilog HDL or VHDL warning at Processor.v(106): object \"x2\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x3 Processor.v(107) " "Verilog HDL or VHDL warning at Processor.v(107): object \"x3\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x4 Processor.v(108) " "Verilog HDL or VHDL warning at Processor.v(108): object \"x4\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x5 Processor.v(109) " "Verilog HDL or VHDL warning at Processor.v(109): object \"x5\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x6 Processor.v(110) " "Verilog HDL or VHDL warning at Processor.v(110): object \"x6\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x7 Processor.v(111) " "Verilog HDL or VHDL warning at Processor.v(111): object \"x7\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x8 Processor.v(112) " "Verilog HDL or VHDL warning at Processor.v(112): object \"x8\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x9 Processor.v(113) " "Verilog HDL or VHDL warning at Processor.v(113): object \"x9\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x10 Processor.v(114) " "Verilog HDL or VHDL warning at Processor.v(114): object \"x10\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x11 Processor.v(115) " "Verilog HDL or VHDL warning at Processor.v(115): object \"x11\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x12 Processor.v(116) " "Verilog HDL or VHDL warning at Processor.v(116): object \"x12\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x13 Processor.v(117) " "Verilog HDL or VHDL warning at Processor.v(117): object \"x13\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x14 Processor.v(118) " "Verilog HDL or VHDL warning at Processor.v(118): object \"x14\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x15 Processor.v(119) " "Verilog HDL or VHDL warning at Processor.v(119): object \"x15\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x16 Processor.v(120) " "Verilog HDL or VHDL warning at Processor.v(120): object \"x16\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x17 Processor.v(121) " "Verilog HDL or VHDL warning at Processor.v(121): object \"x17\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x18 Processor.v(122) " "Verilog HDL or VHDL warning at Processor.v(122): object \"x18\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x19 Processor.v(123) " "Verilog HDL or VHDL warning at Processor.v(123): object \"x19\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x20 Processor.v(124) " "Verilog HDL or VHDL warning at Processor.v(124): object \"x20\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x21 Processor.v(125) " "Verilog HDL or VHDL warning at Processor.v(125): object \"x21\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x22 Processor.v(126) " "Verilog HDL or VHDL warning at Processor.v(126): object \"x22\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x23 Processor.v(127) " "Verilog HDL or VHDL warning at Processor.v(127): object \"x23\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x24 Processor.v(128) " "Verilog HDL or VHDL warning at Processor.v(128): object \"x24\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x25 Processor.v(129) " "Verilog HDL or VHDL warning at Processor.v(129): object \"x25\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x26 Processor.v(130) " "Verilog HDL or VHDL warning at Processor.v(130): object \"x26\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x27 Processor.v(131) " "Verilog HDL or VHDL warning at Processor.v(131): object \"x27\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x28 Processor.v(132) " "Verilog HDL or VHDL warning at Processor.v(132): object \"x28\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x29 Processor.v(133) " "Verilog HDL or VHDL warning at Processor.v(133): object \"x29\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x30 Processor.v(134) " "Verilog HDL or VHDL warning at Processor.v(134): object \"x30\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x31 Processor.v(135) " "Verilog HDL or VHDL warning at Processor.v(135): object \"x31\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc Processor.v(136) " "Verilog HDL or VHDL warning at Processor.v(136): object \"pc\" assigned a value but never read" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745509797973 "|Processor"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Processor.v(211) " "Verilog HDL Case Statement warning at Processor.v(211): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 211 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1745509797975 "|Processor"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Processor.v(238) " "Verilog HDL Case Statement warning at Processor.v(238): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 238 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1745509797975 "|Processor"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Processor.v(238) " "Verilog HDL Case Statement warning at Processor.v(238): incomplete case statement has no default case item" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 238 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745509797975 "|Processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS Processor.v(237) " "Verilog HDL Always Construct warning at Processor.v(237): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509797976 "|Processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wait_count Processor.v(237) " "Verilog HDL Always Construct warning at Processor.v(237): inferring latch(es) for variable \"wait_count\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 237 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745509797976 "|Processor"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "q Processor.v(256) " "Verilog HDL Port Connection error at Processor.v(256): output or inout port \"q\" must be connected to a structural net expression" {  } { { "Processor.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/Processor.v" 256 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1745509797976 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745509797976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509797998 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 40 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745509798021 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 24 11:49:58 2025 " "Processing ended: Thu Apr 24 11:49:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745509798021 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745509798021 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745509798021 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509798021 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 40 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 40 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745509798574 ""}
