Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Apr 23 22:36:18 2024
| Host         : brunoPC running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vespa_soc_wrapper_timing_summary_routed.rpt -pb vespa_soc_wrapper_timing_summary_routed.pb -rpx vespa_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : vespa_soc_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     39          
LUTAR-1    Warning           LUT drives async reset alert    65          
TIMING-16  Warning           Large setup violation           266         
TIMING-18  Warning           Missing input or output delay   23          
TIMING-20  Warning           Non-clocked latch               69          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1151)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (197)
5. checking no_input_delay (12)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1151)
---------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: RST (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: vespa_soc_i/UartSlave_0/inst/_UartBaudRate/tick_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_P/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_P/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_P/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[1]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[3]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[4]_P/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[6]_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_P/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[9]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/r_Enable_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (197)
--------------------------------------------------
 There are 197 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -69.621    -1900.981                    418                 1003        0.006        0.000                      0                 1003        3.020        0.000                       0                   457  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -69.621    -1194.141                    398                  969        0.006        0.000                      0                  969        3.020        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin            -66.867     -706.840                     20                   34        0.426        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   
(none)        sys_clk_pin   sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          398  Failing Endpoints,  Worst Slack      -69.621ns,  Total Violation    -1194.141ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -69.621ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        76.309ns  (logic 40.868ns (53.556%)  route 35.441ns (46.444%))
  Logic Levels:           96  (CARRY4=29 LDCE=22 LUT2=22 LUT5=22 LUT6=1)
  Clock Path Skew:        -3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    72.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    72.867 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.207    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    74.092 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    74.725    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    74.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    74.849    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.225    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.444 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    76.103    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    76.398 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    76.890    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    77.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    78.231    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    78.355 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    78.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    78.782 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.572    79.354    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.306    79.660 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.340    79.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X41Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    80.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.600    81.484    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    81.608 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    81.608    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    82.186 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.302    82.489    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.301    82.790 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2/O
                         net (fo=1, routed)           0.641    83.430    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2
    SLICE_X40Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    84.315 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/Q
                         net (fo=2, routed)           0.424    84.740    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    84.864 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[31]_i_2/O
                         net (fo=1, routed)           0.000    84.864    vespa_soc_i/timerSlave_0/inst/inst_n_2
    SLICE_X43Y49         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.580    14.972    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X43Y49         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/C
                         clock pessimism              0.277    15.249    
                         clock uncertainty           -0.035    15.214    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.029    15.243    vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -84.864    
  -------------------------------------------------------------------
                         slack                                -69.621    

Slack (VIOLATED) :        -66.539ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        73.229ns  (logic 38.980ns (53.230%)  route 34.249ns (46.770%))
  Logic Levels:           92  (CARRY4=28 LDCE=21 LUT2=21 LUT5=21 LUT6=1)
  Clock Path Skew:        -3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    72.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    72.867 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.207    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    74.092 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    74.725    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    74.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    74.849    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.225    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.444 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    76.103    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    76.398 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    76.890    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    77.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    78.231    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    78.355 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    78.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    78.782 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.572    79.354    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.306    79.660 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.340    79.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X41Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    80.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.776    81.660    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124    81.784 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[30]_i_1/O
                         net (fo=1, routed)           0.000    81.784    vespa_soc_i/timerSlave_0/inst/inst_n_3
    SLICE_X40Y43         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.579    14.971    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X40Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/C
                         clock pessimism              0.277    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.032    15.245    vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -81.784    
  -------------------------------------------------------------------
                         slack                                -66.539    

Slack (VIOLATED) :        -63.276ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        69.966ns  (logic 37.238ns (53.223%)  route 32.728ns (46.777%))
  Logic Levels:           88  (CARRY4=27 LDCE=20 LUT2=20 LUT5=20 LUT6=1)
  Clock Path Skew:        -3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    72.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    72.867 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.207    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    74.092 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    74.725    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    74.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    74.849    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.225    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.444 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    76.103    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    76.398 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    76.890    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    77.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.622    78.397    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    78.521 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[29]_i_1/O
                         net (fo=1, routed)           0.000    78.521    vespa_soc_i/timerSlave_0/inst/inst_n_4
    SLICE_X40Y46         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.579    14.971    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X40Y46         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/C
                         clock pessimism              0.277    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.032    15.245    vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -78.521    
  -------------------------------------------------------------------
                         slack                                -63.276    

Slack (VIOLATED) :        -59.513ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        66.250ns  (logic 35.339ns (53.342%)  route 30.911ns (46.658%))
  Logic Levels:           83  (CARRY4=25 LDCE=19 LUT2=19 LUT5=19 LUT6=1)
  Clock Path Skew:        -3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    72.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    72.867 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.207    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    74.092 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.590    74.681    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    74.805 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[28]_i_1/O
                         net (fo=1, routed)           0.000    74.805    vespa_soc_i/timerSlave_0/inst/inst_n_5
    SLICE_X42Y48         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.580    14.972    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X42Y48         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/C
                         clock pessimism              0.277    15.249    
                         clock uncertainty           -0.035    15.214    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.079    15.293    vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -74.805    
  -------------------------------------------------------------------
                         slack                                -59.513    

Slack (VIOLATED) :        -56.944ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.618ns  (logic 33.671ns (52.927%)  route 29.947ns (47.073%))
  Logic Levels:           79  (CARRY4=24 LDCE=18 LUT2=18 LUT5=18 LUT6=1)
  Clock Path Skew:        -3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           1.152    72.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    72.173 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[27]_i_1/O
                         net (fo=1, routed)           0.000    72.173    vespa_soc_i/timerSlave_0/inst/inst_n_6
    SLICE_X43Y50         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.564    14.956    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X43Y50         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/C
                         clock pessimism              0.277    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.032    15.229    vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -72.173    
  -------------------------------------------------------------------
                         slack                                -56.944    

Slack (VIOLATED) :        -52.960ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        59.649ns  (logic 31.770ns (53.262%)  route 27.879ns (46.738%))
  Logic Levels:           75  (CARRY4=23 LDCE=17 LUT2=17 LUT5=17 LUT6=1)
  Clock Path Skew:        -3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.592    68.080    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    68.204 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[26]_i_1/O
                         net (fo=1, routed)           0.000    68.204    vespa_soc_i/timerSlave_0/inst/inst_n_7
    SLICE_X40Y46         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.579    14.971    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X40Y46         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[26]/C
                         clock pessimism              0.277    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.031    15.244    vespa_soc_i/timerSlave_0/inst/o_RData_reg[26]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -68.204    
  -------------------------------------------------------------------
                         slack                                -52.960    

Slack (VIOLATED) :        -50.379ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        57.115ns  (logic 30.028ns (52.575%)  route 27.087ns (47.425%))
  Logic Levels:           71  (CARRY4=22 LDCE=16 LUT2=16 LUT5=16 LUT6=1)
  Clock Path Skew:        -3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           1.130    65.546    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    65.670 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[25]_i_1/O
                         net (fo=1, routed)           0.000    65.670    vespa_soc_i/timerSlave_0/inst/inst_n_8
    SLICE_X42Y48         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.580    14.972    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X42Y48         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]/C
                         clock pessimism              0.277    15.249    
                         clock uncertainty           -0.035    15.214    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.077    15.291    vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -65.670    
  -------------------------------------------------------------------
                         slack                                -50.379    

Slack (VIOLATED) :        -47.000ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        53.689ns  (logic 28.129ns (52.393%)  route 25.560ns (47.607%))
  Logic Levels:           66  (CARRY4=20 LDCE=15 LUT2=15 LUT5=15 LUT6=1)
  Clock Path Skew:        -3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           1.199    62.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124    62.244 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[24]_i_1/O
                         net (fo=1, routed)           0.000    62.244    vespa_soc_i/timerSlave_0/inst/inst_n_9
    SLICE_X39Y45         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.578    14.970    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X39Y45         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[24]/C
                         clock pessimism              0.277    15.247    
                         clock uncertainty           -0.035    15.212    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.032    15.244    vespa_soc_i/timerSlave_0/inst/o_RData_reg[24]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -62.244    
  -------------------------------------------------------------------
                         slack                                -47.000    

Slack (VIOLATED) :        -43.330ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        50.019ns  (logic 26.448ns (52.876%)  route 23.571ns (47.124%))
  Logic Levels:           62  (CARRY4=19 LDCE=14 LUT2=14 LUT5=14 LUT6=1)
  Clock Path Skew:        -3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.813    58.450    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    58.574 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[23]_i_1/O
                         net (fo=1, routed)           0.000    58.574    vespa_soc_i/timerSlave_0/inst/inst_n_10
    SLICE_X40Y46         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.579    14.971    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X40Y46         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[23]/C
                         clock pessimism              0.277    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.031    15.244    vespa_soc_i/timerSlave_0/inst/o_RData_reg[23]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -58.574    
  -------------------------------------------------------------------
                         slack                                -43.330    

Slack (VIOLATED) :        -39.812ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.500ns  (logic 24.560ns (52.818%)  route 21.940ns (47.182%))
  Logic Levels:           58  (CARRY4=18 LDCE=13 LUT2=13 LUT5=13 LUT6=1)
  Clock Path Skew:        -3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           1.021    54.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124    55.055 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[22]_i_1/O
                         net (fo=1, routed)           0.000    55.055    vespa_soc_i/timerSlave_0/inst/inst_n_11
    SLICE_X39Y45         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.578    14.970    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X39Y45         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[22]/C
                         clock pessimism              0.277    15.247    
                         clock uncertainty           -0.035    15.212    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.031    15.243    vespa_soc_i/timerSlave_0/inst/o_RData_reg[22]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -55.055    
  -------------------------------------------------------------------
                         slack                                -39.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 vespa_soc_i/UartSlave_0/inst/r_BaudRate_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartBaudRate/internal_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.467ns (12.995%)  route 3.127ns (87.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.566ns
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.579     4.971    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X36Y47         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_BaudRate_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.367     5.339 r  vespa_soc_i/UartSlave_0/inst/r_BaudRate_reg[23]/Q
                         net (fo=2, routed)           3.127     8.465    vespa_soc_i/UartSlave_0/inst/_UartBaudRate/Q[22]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.100     8.565 r  vespa_soc_i/UartSlave_0/inst/_UartBaudRate/internal_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.565    vespa_soc_i/UartSlave_0/inst/_UartBaudRate/internal_counter_0[22]
    SLICE_X37Y49         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartBaudRate/internal_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.343     6.012    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X22Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.136 r  vespa_soc_i/UartSlave_0/inst/internal_counter[31]_i_6/O
                         net (fo=1, routed)           0.577     6.712    vespa_soc_i/UartSlave_0/inst_n_36
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.813 r  vespa_soc_i/UartSlave_0/internal_counter_reg[31]_i_2/O
                         net (fo=33, routed)          1.753     8.566    vespa_soc_i/UartSlave_0/inst/_UartBaudRate/CLK
    SLICE_X37Y49         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartBaudRate/internal_counter_reg[22]/C
                         clock pessimism             -0.277     8.290    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.270     8.560    vespa_soc_i/UartSlave_0/inst/_UartBaudRate/internal_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -8.560    
                         arrival time                           8.565    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.588     1.500    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X39Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[4]/Q
                         net (fo=2, routed)           0.068     1.710    vespa_soc_i/UartSlave_0/inst/_UartRx/Q[4]
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[4]_i_1/O
                         net (fo=1, routed)           0.000     1.755    vespa_soc_i/UartSlave_0/inst/_UartRx_n_5
    SLICE_X38Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.855     2.014    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X38Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[4]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.120     1.633    vespa_soc_i/UartSlave_0/inst/o_RData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.584     1.496    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X40Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.065     1.703    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X40Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.851     2.010    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X40Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                         clock pessimism             -0.514     1.496    
    SLICE_X40Y28         FDPE (Hold_fdpe_C_D)         0.075     1.571    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.587     1.499    vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X38Y51         FDRE                                         r  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.122     1.786    vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTA_SHFT_REG[0]
    SLICE_X38Y50         SRL16E                                       r  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.857     2.016    vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X38Y50         SRL16E                                       r  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.501     1.515    
    SLICE_X38Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.632    vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.124%)  route 0.255ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.563     1.475    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/i_Clk
    SLICE_X28Y39         FDRE                                         r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[4]/Q
                         net (fo=9, routed)           0.255     1.894    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y7          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.873     2.033    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.553    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.736    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Period_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.091%)  route 0.329ns (63.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.595     1.507    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X40Y48         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Period_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  vespa_soc_i/timerSlave_0/inst/r_Period_reg[27]/Q
                         net (fo=1, routed)           0.329     1.978    vespa_soc_i/timerSlave_0/inst/inst/o_RData_reg[31][23]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.023 r  vespa_soc_i/timerSlave_0/inst/inst/o_RData[27]_i_1/O
                         net (fo=1, routed)           0.000     2.023    vespa_soc_i/timerSlave_0/inst/inst_n_6
    SLICE_X43Y50         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.859     2.018    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X43Y50         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.092     1.864    vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.954%)  route 0.257ns (61.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.563     1.475    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/i_Clk
    SLICE_X28Y38         FDRE                                         r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[2]/Q
                         net (fo=10, routed)          0.257     1.896    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y7          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.873     2.033    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.553    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.736    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vespa_soc_i/UartSlave_0/inst/r_BaudRate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.499%)  route 0.112ns (37.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.588     1.500    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X36Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_BaudRate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  vespa_soc_i/UartSlave_0/inst/r_BaudRate_reg[5]/Q
                         net (fo=2, routed)           0.112     1.753    vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData_reg[7][5]
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[5]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vespa_soc_i/UartSlave_0/inst/_UartRx_n_4
    SLICE_X38Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.855     2.014    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X38Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[5]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.121     1.635    vespa_soc_i/UartSlave_0/inst/o_RData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vespa_soc_i/UartSlave_0/inst/r_BaudRate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.209ns (76.657%)  route 0.064ns (23.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.588     1.500    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X38Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_BaudRate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  vespa_soc_i/UartSlave_0/inst/r_BaudRate_reg[3]/Q
                         net (fo=2, routed)           0.064     1.728    vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData_reg[7][3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    vespa_soc_i/UartSlave_0/inst/_UartRx_n_6
    SLICE_X39Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.856     2.015    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X39Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[3]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.092     1.605    vespa_soc_i/UartSlave_0/inst/o_RData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Period_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.388%)  route 0.094ns (33.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.589     1.501    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X37Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Period_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  vespa_soc_i/timerSlave_0/inst/r_Period_reg[5]/Q
                         net (fo=1, routed)           0.094     1.736    vespa_soc_i/timerSlave_0/inst/inst/o_RData_reg[31][1]
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  vespa_soc_i/timerSlave_0/inst/inst/o_RData[5]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vespa_soc_i/timerSlave_0/inst/inst_n_28
    SLICE_X39Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.857     2.016    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X39Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[5]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.092     1.608    vespa_soc_i/timerSlave_0/inst/o_RData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         10.000      7.424      RAMB18_X2Y10  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         10.000      7.424      RAMB18_X2Y10  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X38Y50  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X38Y50  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X38Y28  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X38Y28  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y50  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y50  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y28  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y28  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y47  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           20  Failing Endpoints,  Worst Slack      -66.867ns,  Total Violation     -706.840ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -66.867ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        76.082ns  (logic 39.851ns (52.379%)  route 36.231ns (47.621%))
  Logic Levels:           94  (CARRY4=29 LDCE=21 LUT2=22 LUT5=22)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.694ns = ( 17.694 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    72.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    72.867 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.207    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    74.092 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    74.725    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    74.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    74.849    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.225    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.444 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    76.103    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    76.398 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    76.890    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    77.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    78.231    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    78.355 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    78.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    78.782 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.572    79.354    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.306    79.660 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.340    79.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X41Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    80.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.600    81.484    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    81.608 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    81.608    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    82.186 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.913    83.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.293    83.392 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           1.245    84.637    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1_n_2
    SLICE_X38Y54         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911    15.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100    15.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635    16.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.565    17.694    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X38Y54         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/C
                         clock pessimism              0.677    18.371    
                         clock uncertainty           -0.035    18.335    
    SLICE_X38Y54         FDPE (Recov_fdpe_C_PRE)     -0.565    17.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                         -84.637    
  -------------------------------------------------------------------
                         slack                                -66.867    

Slack (VIOLATED) :        -63.910ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        73.109ns  (logic 37.964ns (51.928%)  route 35.145ns (48.072%))
  Logic Levels:           90  (CARRY4=28 LDCE=20 LUT2=21 LUT5=21)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.696ns = ( 17.696 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    72.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    72.867 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.207    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    74.092 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    74.725    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    74.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    74.849    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.225    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.444 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    76.103    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    76.398 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    76.890    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    77.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    78.231    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    78.355 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    78.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    78.782 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           1.181    79.963    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.299    80.262 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           1.402    81.664    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1_n_2
    SLICE_X43Y51         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911    15.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100    15.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635    16.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.567    17.696    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X43Y51         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/C
                         clock pessimism              0.677    18.373    
                         clock uncertainty           -0.035    18.337    
    SLICE_X43Y51         FDPE (Recov_fdpe_C_PRE)     -0.583    17.754    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P
  -------------------------------------------------------------------
                         required time                         17.754    
                         arrival time                         -81.664    
  -------------------------------------------------------------------
                         slack                                -63.910    

Slack (VIOLATED) :        -60.235ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        69.580ns  (logic 36.259ns (52.111%)  route 33.321ns (47.889%))
  Logic Levels:           86  (CARRY4=27 LDCE=19 LUT2=20 LUT5=20)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.705ns = ( 17.705 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    72.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    72.867 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.207    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    74.092 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    74.725    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    74.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    74.849    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.225    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.444 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    76.103    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I0_O)        0.325    76.428 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           1.706    78.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1_n_2
    SLICE_X37Y47         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911    15.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100    15.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635    16.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.576    17.705    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X37Y47         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/C
                         clock pessimism              0.792    18.497    
                         clock uncertainty           -0.035    18.462    
    SLICE_X37Y47         FDPE (Recov_fdpe_C_PRE)     -0.562    17.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P
  -------------------------------------------------------------------
                         required time                         17.900    
                         arrival time                         -78.135    
  -------------------------------------------------------------------
                         slack                                -60.235    

Slack (VIOLATED) :        -57.245ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        66.444ns  (logic 34.323ns (51.657%)  route 32.121ns (48.343%))
  Logic Levels:           81  (CARRY4=25 LDCE=18 LUT2=19 LUT5=19)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.696ns = ( 17.696 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           1.095    73.047    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.300    73.347 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           1.653    74.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1_n_2
    SLICE_X43Y52         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911    15.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100    15.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635    16.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.567    17.696    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X43Y52         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/C
                         clock pessimism              0.677    18.373    
                         clock uncertainty           -0.035    18.337    
    SLICE_X43Y52         FDPE (Recov_fdpe_C_PRE)     -0.583    17.754    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P
  -------------------------------------------------------------------
                         required time                         17.754    
                         arrival time                         -74.999    
  -------------------------------------------------------------------
                         slack                                -57.245    

Slack (VIOLATED) :        -54.061ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        63.438ns  (logic 32.642ns (51.455%)  route 30.796ns (48.545%))
  Logic Levels:           77  (CARRY4=24 LDCE=17 LUT2=18 LUT5=18)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.706ns = ( 17.706 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.991    69.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.294    70.064 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           1.929    71.993    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1_n_2
    SLICE_X42Y49         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911    15.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100    15.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635    16.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.577    17.706    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X42Y49         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/C
                         clock pessimism              0.830    18.536    
                         clock uncertainty           -0.035    18.501    
    SLICE_X42Y49         FDPE (Recov_fdpe_C_PRE)     -0.569    17.932    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P
  -------------------------------------------------------------------
                         required time                         17.932    
                         arrival time                         -71.993    
  -------------------------------------------------------------------
                         slack                                -54.061    

Slack (VIOLATED) :        -50.066ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        59.281ns  (logic 30.756ns (51.882%)  route 28.525ns (48.118%))
  Logic Levels:           73  (CARRY4=23 LDCE=16 LUT2=17 LUT5=17)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.696ns = ( 17.696 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.474    66.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X43Y47         LUT5 (Prop_lut5_I0_O)        0.301    66.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           1.471    67.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_1_n_2
    SLICE_X41Y52         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911    15.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100    15.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635    16.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.567    17.696    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y52         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_P/C
                         clock pessimism              0.677    18.373    
                         clock uncertainty           -0.035    18.337    
    SLICE_X41Y52         FDPE (Recov_fdpe_C_PRE)     -0.567    17.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_P
  -------------------------------------------------------------------
                         required time                         17.770    
                         arrival time                         -67.836    
  -------------------------------------------------------------------
                         slack                                -50.066    

Slack (VIOLATED) :        -47.809ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        57.027ns  (logic 29.015ns (50.880%)  route 28.012ns (49.120%))
  Logic Levels:           69  (CARRY4=22 LDCE=15 LUT2=16 LUT5=16)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.696ns = ( 17.696 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.584    62.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X41Y46         LUT5 (Prop_lut5_I0_O)        0.291    63.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1/O
                         net (fo=2, routed)           2.440    65.582    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1_n_2
    SLICE_X42Y52         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911    15.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100    15.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635    16.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.567    17.696    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X42Y52         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P/C
                         clock pessimism              0.677    18.373    
                         clock uncertainty           -0.035    18.337    
    SLICE_X42Y52         FDPE (Recov_fdpe_C_PRE)     -0.564    17.773    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P
  -------------------------------------------------------------------
                         required time                         17.773    
                         arrival time                         -65.582    
  -------------------------------------------------------------------
                         slack                                -47.809    

Slack (VIOLATED) :        -44.015ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        53.352ns  (logic 27.102ns (50.798%)  route 26.250ns (49.202%))
  Logic Levels:           64  (CARRY4=20 LDCE=14 LUT2=15 LUT5=15)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.704ns = ( 17.704 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.906    59.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X40Y45         LUT5 (Prop_lut5_I0_O)        0.302    59.930 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           1.977    61.907    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_1_n_2
    SLICE_X38Y46         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911    15.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100    15.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635    16.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.575    17.704    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X38Y46         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_P/C
                         clock pessimism              0.792    18.496    
                         clock uncertainty           -0.035    18.461    
    SLICE_X38Y46         FDPE (Recov_fdpe_C_PRE)     -0.569    17.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_P
  -------------------------------------------------------------------
                         required time                         17.892    
                         arrival time                         -61.907    
  -------------------------------------------------------------------
                         slack                                -44.015    

Slack (VIOLATED) :        -40.557ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        49.771ns  (logic 25.467ns (51.168%)  route 24.304ns (48.832%))
  Logic Levels:           60  (CARRY4=19 LDCE=13 LUT2=14 LUT5=14)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.695ns = ( 17.695 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           1.114    56.460    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.329    56.789 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1/O
                         net (fo=2, routed)           1.537    58.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1_n_2
    SLICE_X39Y50         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911    15.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100    15.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635    16.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.566    17.695    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X39Y50         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P/C
                         clock pessimism              0.677    18.372    
                         clock uncertainty           -0.035    18.336    
    SLICE_X39Y50         FDPE (Recov_fdpe_C_PRE)     -0.567    17.769    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P
  -------------------------------------------------------------------
                         required time                         17.769    
                         arrival time                         -58.326    
  -------------------------------------------------------------------
                         slack                                -40.557    

Slack (VIOLATED) :        -37.751ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.130ns  (logic 23.579ns (50.030%)  route 23.551ns (49.970%))
  Logic Levels:           56  (CARRY4=18 LDCE=12 LUT2=13 LUT5=13)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.706ns = ( 17.706 - 10.000 ) 
    Source Clock Delay      (SCD):    8.555ns
    Clock Pessimism Removal (CPR):    0.830ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           1.145    53.020    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.334    53.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           2.331    55.685    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_1_n_2
    SLICE_X41Y49         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911    15.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100    15.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635    16.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.577    17.706    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y49         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_P/C
                         clock pessimism              0.830    18.536    
                         clock uncertainty           -0.035    18.501    
    SLICE_X41Y49         FDPE (Recov_fdpe_C_PRE)     -0.567    17.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_P
  -------------------------------------------------------------------
                         required time                         17.934    
                         arrival time                         -55.685    
  -------------------------------------------------------------------
                         slack                                -37.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.397%)  route 0.181ns (58.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.584     1.496    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X40Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDPE (Prop_fdpe_C_Q)         0.128     1.624 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.181     1.805    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X39Y28         FDPE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.849     2.008    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X39Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.480     1.528    
    SLICE_X39Y28         FDPE (Remov_fdpe_C_PRE)     -0.149     1.379    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.183ns (8.954%)  route 1.861ns (91.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.592     1.504    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X41Y38         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  vespa_soc_i/timerSlave_0/inst/r_Enable_reg/Q
                         net (fo=65, routed)          1.008     2.653    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[0]
    SLICE_X43Y44         LUT5 (Prop_lut5_I4_O)        0.042     2.695 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.853     3.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_1_n_2
    SLICE_X40Y52         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.032     2.191    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.247 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.289     2.536    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.565 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          0.861     3.426    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X40Y52         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_P/C
                         clock pessimism             -0.247     3.179    
    SLICE_X40Y52         FDPE (Remov_fdpe_C_PRE)     -0.160     3.019    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_P
  -------------------------------------------------------------------
                         required time                         -3.019    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.228ns (11.156%)  route 1.816ns (88.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.592     1.504    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X41Y38         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/Q
                         net (fo=66, routed)          1.060     2.692    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[2]
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.100     2.792 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           0.756     3.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1_n_2
    SLICE_X43Y52         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.032     2.191    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.247 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.289     2.536    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.565 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          0.861     3.426    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X43Y52         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/C
                         clock pessimism             -0.247     3.179    
    SLICE_X43Y52         FDPE (Remov_fdpe_C_PRE)     -0.168     3.011    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.226ns (10.937%)  route 1.840ns (89.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.592     1.504    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X41Y38         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/Q
                         net (fo=66, routed)          1.120     2.752    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[2]
    SLICE_X43Y47         LUT5 (Prop_lut5_I3_O)        0.098     2.850 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           0.720     3.571    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1_n_2
    SLICE_X37Y47         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.032     2.191    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.247 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.289     2.536    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.565 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          0.860     3.425    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X37Y47         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/C
                         clock pessimism             -0.247     3.178    
    SLICE_X37Y47         FDPE (Remov_fdpe_C_PRE)     -0.160     3.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.189ns (9.118%)  route 1.884ns (90.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.592     1.504    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X41Y38         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  vespa_soc_i/timerSlave_0/inst/r_Enable_reg/Q
                         net (fo=65, routed)          0.975     2.620    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[0]
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.048     2.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.909     3.577    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_LDC_i_1_n_2
    SLICE_X43Y37         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.032     2.191    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.247 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.289     2.536    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.565 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          0.857     3.422    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X43Y37         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_P/C
                         clock pessimism             -0.247     3.175    
    SLICE_X43Y37         FDPE (Remov_fdpe_C_PRE)     -0.157     3.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.224ns (10.657%)  route 1.878ns (89.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.592     1.504    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X41Y38         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/Q
                         net (fo=66, routed)          0.815     2.447    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[2]
    SLICE_X41Y46         LUT5 (Prop_lut5_I3_O)        0.096     2.543 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1/O
                         net (fo=2, routed)           1.063     3.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1_n_2
    SLICE_X42Y52         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.032     2.191    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.247 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.289     2.536    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.565 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          0.861     3.426    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X42Y52         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P/C
                         clock pessimism             -0.247     3.179    
    SLICE_X42Y52         FDPE (Remov_fdpe_C_PRE)     -0.136     3.043    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P
  -------------------------------------------------------------------
                         required time                         -3.043    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.226ns (10.536%)  route 1.919ns (89.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.592     1.504    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X41Y38         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/Q
                         net (fo=66, routed)          0.893     2.525    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[2]
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.098     2.623 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC_i_1/O
                         net (fo=3, routed)           1.026     3.649    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC_i_1_n_2
    SLICE_X41Y36         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.032     2.191    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.247 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.289     2.536    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.565 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          0.856     3.421    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                         clock pessimism             -0.247     3.174    
    SLICE_X41Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     3.079    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.226ns (10.536%)  route 1.919ns (89.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.592     1.504    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X41Y38         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/Q
                         net (fo=66, routed)          0.893     2.525    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[2]
    SLICE_X41Y37         LUT6 (Prop_lut6_I2_O)        0.098     2.623 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC_i_1/O
                         net (fo=3, routed)           1.026     3.649    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC_i_1_n_2
    SLICE_X41Y36         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.032     2.191    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.247 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.289     2.536    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.565 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          0.856     3.421    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                         clock pessimism             -0.247     3.174    
    SLICE_X41Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     3.079    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.226ns (10.700%)  route 1.886ns (89.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.592     1.504    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X41Y38         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/Q
                         net (fo=66, routed)          1.009     2.641    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[2]
    SLICE_X41Y42         LUT5 (Prop_lut5_I3_O)        0.098     2.739 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.878     3.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_LDC_i_1_n_2
    SLICE_X42Y39         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.032     2.191    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.247 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.289     2.536    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.565 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          0.859     3.424    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X42Y39         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_P/C
                         clock pessimism             -0.247     3.177    
    SLICE_X42Y39         FDPE (Remov_fdpe_C_PRE)     -0.138     3.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.185ns (8.744%)  route 1.931ns (91.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.592     1.504    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X41Y38         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  vespa_soc_i/timerSlave_0/inst/r_Enable_reg/Q
                         net (fo=65, routed)          1.040     2.685    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[0]
    SLICE_X43Y40         LUT5 (Prop_lut5_I4_O)        0.044     2.729 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.891     3.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_LDC_i_1_n_2
    SLICE_X43Y39         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.032     2.191    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.056     2.247 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.289     2.536    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.565 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          0.859     3.424    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X43Y39         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_P/C
                         clock pessimism             -0.247     3.177    
    SLICE_X43Y39         FDPE (Remov_fdpe_C_PRE)     -0.157     3.020    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  0.600    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 1.567ns (40.231%)  route 2.328ns (59.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  RST_IBUF_inst/O
                         net (fo=429, routed)         2.328     3.895    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X40Y28         FDPE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     4.960    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X40Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 1.567ns (40.231%)  route 2.328ns (59.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  RST_IBUF_inst/O
                         net (fo=429, routed)         2.328     3.895    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X40Y28         FDPE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     4.960    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X40Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.334ns (25.552%)  route 0.973ns (74.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  RST_IBUF_inst/O
                         net (fo=429, routed)         0.973     1.307    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X40Y28         FDPE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.851     2.010    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X40Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.334ns (25.552%)  route 0.973ns (74.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  RST_IBUF_inst/O
                         net (fo=429, routed)         0.973     1.307    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X40Y28         FDPE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.851     2.010    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X40Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.128ns  (logic 0.580ns (27.256%)  route 1.548ns (72.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.741     5.410    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X39Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.600     6.466    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.590 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=2, routed)           0.948     7.538    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/rd_rst_i
    SLICE_X37Y30         FDCE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.567     4.960    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/clk
    SLICE_X37Y30         FDCE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.850ns  (logic 0.580ns (31.355%)  route 1.270ns (68.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.741     5.410    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X39Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDPE (Prop_fdpe_C_Q)         0.456     5.866 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.600     6.466    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.590 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=2, routed)           0.670     7.260    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_rst_i
    RAMB18_X2Y10         FIFO18E1                                     f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.534     4.926    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y10         FIFO18E1                                     r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.500ns  (logic 0.419ns (27.937%)  route 1.081ns (72.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.741     5.410    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     5.829 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           1.081     6.910    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.566     4.958    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.179ns  (logic 0.419ns (35.537%)  route 0.760ns (64.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.741     5.410    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     5.829 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.760     6.589    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.566     4.958    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.096ns  (logic 0.580ns (52.913%)  route 0.516ns (47.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.741     5.410    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X39Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDPE (Prop_fdpe_C_Q)         0.456     5.866 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.516     6.382    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.506 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     6.506    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1_n_2
    SLICE_X39Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.566     4.958    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X39Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.419ns (54.759%)  route 0.346ns (45.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.741     5.410    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.419     5.829 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.346     6.175    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.566     4.958    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.456ns (68.148%)  route 0.213ns (31.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.741     5.410    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X39Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDPE (Prop_fdpe_C_Q)         0.456     5.866 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.213     6.079    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X38Y28         SRL16E                                       r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.566     4.958    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X38Y28         SRL16E                                       r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.456ns (70.289%)  route 0.193ns (29.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.741     5.410    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.193     6.059    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.566     4.958    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.648ns  (logic 0.456ns (70.400%)  route 0.192ns (29.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.741     5.410    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.192     6.057    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.566     4.958    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.582     1.494    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.058     1.693    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.849     2.008    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.582     1.494    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.059     1.694    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.849     2.008    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.582     1.494    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X39Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.079     1.714    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X38Y28         SRL16E                                       r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.849     2.008    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X38Y28         SRL16E                                       r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.582     1.494    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.128     1.622 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.126     1.748    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.849     2.008    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.582     1.494    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X39Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.635 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.179     1.814    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.859 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     1.859    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1_n_2
    SLICE_X39Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.849     2.008    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X39Y28         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.128ns (25.973%)  route 0.365ns (74.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.582     1.494    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.128     1.622 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.365     1.987    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.849     2.008    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.128ns (24.518%)  route 0.394ns (75.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.582     1.494    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.128     1.622 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.394     2.016    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.849     2.008    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.713%)  route 0.485ns (72.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.582     1.494    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.173     1.808    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.853 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=2, routed)           0.313     2.165    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_rst_i
    RAMB18_X2Y10         FIFO18E1                                     f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.864     2.024    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y10         FIFO18E1                                     r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.701%)  route 0.633ns (77.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.582     1.494    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X36Y28         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     1.635 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.173     1.808    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.853 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=2, routed)           0.461     2.314    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/rd_rst_i
    SLICE_X37Y30         FDCE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.851     2.010    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/clk
    SLICE_X37Y30         FDCE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        76.609ns  (logic 39.629ns (51.729%)  route 36.980ns (48.271%))
  Logic Levels:           91  (CARRY4=26 IBUF=1 LDCE=21 LUT2=21 LUT5=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    65.739    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    66.046 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    66.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.271 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    67.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.028    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.404 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.404    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    68.623 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    69.282    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    69.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    70.069    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    70.954 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    71.410    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    71.534 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    71.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    71.961 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.572    72.533    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.306    72.839 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X41Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    74.063 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.600    74.663    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    74.787 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    74.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    75.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.302    75.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.301    75.969 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2/O
                         net (fo=1, routed)           0.641    76.609    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2
    SLICE_X40Y50         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.178ns  (logic 37.741ns (51.574%)  route 35.438ns (48.426%))
  Logic Levels:           87  (CARRY4=25 IBUF=1 LDCE=20 LUT2=20 LUT5=21)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    65.739    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    66.046 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    66.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.271 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    67.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.028    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.404 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.404    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    68.623 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    69.282    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    69.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    70.069    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    70.954 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    71.410    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    71.534 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    71.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    71.961 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.572    72.533    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.306    72.839 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X41Y51         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.069ns  (logic 35.999ns (51.376%)  route 34.070ns (48.624%))
  Logic Levels:           83  (CARRY4=24 IBUF=1 LDCE=19 LUT2=19 LUT5=20)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    65.739    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    66.046 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    66.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.271 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    67.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.028    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.404 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.404    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    68.623 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    69.282    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    69.577 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    70.069    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.386ns  (logic 34.100ns (51.366%)  route 32.286ns (48.634%))
  Logic Levels:           78  (CARRY4=22 IBUF=1 LDCE=18 LUT2=18 LUT5=19)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    65.739    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    66.046 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    66.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.178ns  (logic 32.419ns (51.314%)  route 30.759ns (48.686%))
  Logic Levels:           74  (CARRY4=21 IBUF=1 LDCE=17 LUT2=17 LUT5=18)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.782ns  (logic 30.531ns (51.070%)  route 29.251ns (48.930%))
  Logic Levels:           70  (CARRY4=20 IBUF=1 LDCE=16 LUT2=16 LUT5=17)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.710ns  (logic 28.789ns (50.765%)  route 27.921ns (49.235%))
  Logic Levels:           66  (CARRY4=19 IBUF=1 LDCE=15 LUT2=15 LUT5=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.202ns  (logic 26.877ns (50.519%)  route 26.325ns (49.481%))
  Logic Levels:           61  (CARRY4=17 IBUF=1 LDCE=14 LUT2=14 LUT5=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.931ns  (logic 25.209ns (50.488%)  route 24.722ns (49.512%))
  Logic Levels:           57  (CARRY4=16 IBUF=1 LDCE=13 LUT2=13 LUT5=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.204ns  (logic 23.321ns (50.474%)  route 22.883ns (49.526%))
  Logic Levels:           53  (CARRY4=15 IBUF=1 LDCE=12 LUT2=12 LUT5=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/C
                            (rising edge-triggered cell FDRE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/C
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/Q
                         net (fo=1, routed)           0.049     0.213    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P_n_2
    SLICE_X39Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.258 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[4]_P_i_1/O
                         net (fo=1, routed)           0.000     0.258    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[4]
    SLICE_X39Y32         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.352%)  route 0.131ns (50.648%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDSE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[2]/C
    SLICE_X40Y33         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[2]/Q
                         net (fo=2, routed)           0.131     0.259    vespa_soc_i/UartSlave_0/inst/_UartRx/in5[1]
    SLICE_X41Y34         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.257%)  route 0.124ns (46.743%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDSE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[5]/C
    SLICE_X40Y33         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[5]/Q
                         net (fo=2, routed)           0.124     0.265    vespa_soc_i/UartSlave_0/inst/_UartRx/in5[4]
    SLICE_X40Y34         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[2]_P/C
                            (rising edge-triggered cell FDRE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[2]_P/C
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[2]_P/Q
                         net (fo=1, routed)           0.087     0.228    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[2]_P_n_2
    SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.273 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[1]_P_i_1/O
                         net (fo=1, routed)           0.000     0.273    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[1]
    SLICE_X38Y32         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.095%)  route 0.183ns (58.905%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDSE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[6]/C
    SLICE_X40Y33         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[6]/Q
                         net (fo=2, routed)           0.183     0.311    vespa_soc_i/UartSlave_0/inst/_UartRx/in5[5]
    SLICE_X40Y34         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.410%)  route 0.176ns (55.590%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDSE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[1]/C
    SLICE_X40Y33         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[1]/Q
                         net (fo=2, routed)           0.176     0.317    vespa_soc_i/UartSlave_0/inst/_UartRx/in5[0]
    SLICE_X41Y34         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P/C
                            (rising edge-triggered cell FDRE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/tx_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.209ns (64.415%)  route 0.115ns (35.585%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P/C
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P/Q
                         net (fo=1, routed)           0.115     0.279    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P_n_2
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.324 r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_bit_i_2/O
                         net (fo=1, routed)           0.000     0.324    vespa_soc_i/UartSlave_0/inst/_UartTx/tx_bit_i_2_n_2
    SLICE_X40Y32         FDPE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state_reg[1]/C
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.117     0.281    vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state_reg_n_2_[1]
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.326 r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.326    vespa_soc_i/UartSlave_0/inst/_UartTx/counter[2]_i_1_n_2
    SLICE_X39Y31         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.793%)  route 0.196ns (58.207%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDSE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[3]/C
    SLICE_X40Y33         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[3]/Q
                         net (fo=2, routed)           0.196     0.337    vespa_soc_i/UartSlave_0/inst/_UartRx/in5[2]
    SLICE_X41Y34         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.888%)  route 0.204ns (59.112%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDSE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[0]/C
    SLICE_X40Y33         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[0]/Q
                         net (fo=1, routed)           0.204     0.345    vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg_n_2_[0]
    SLICE_X41Y34         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.875ns  (logic 39.859ns (53.234%)  route 35.016ns (46.766%))
  Logic Levels:           94  (CARRY4=29 LDCE=21 LUT2=22 LUT5=22)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    72.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    72.867 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.207    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    74.092 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    74.725    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    74.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    74.849    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.225    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.444 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    76.103    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    76.398 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    76.890    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    77.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    78.231    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    78.355 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    78.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    78.782 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.572    79.354    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.306    79.660 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.340    79.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X41Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    80.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.600    81.484    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    81.608 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    81.608    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    82.186 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.302    82.489    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.301    82.790 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2/O
                         net (fo=1, routed)           0.641    83.430    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2
    SLICE_X40Y50         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        71.444ns  (logic 37.971ns (53.148%)  route 33.473ns (46.852%))
  Logic Levels:           90  (CARRY4=28 LDCE=20 LUT2=21 LUT5=21)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    72.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    72.867 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.207    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    74.092 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    74.725    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    74.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    74.849    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.225    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.444 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    76.103    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    76.398 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    76.890    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    77.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    78.231    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    78.355 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    78.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    78.782 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.572    79.354    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.306    79.660 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.340    79.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X41Y51         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.335ns  (logic 36.229ns (53.017%)  route 32.106ns (46.983%))
  Logic Levels:           86  (CARRY4=27 LDCE=19 LUT2=20 LUT5=20)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    72.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    72.867 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.207    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    74.092 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    74.725    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    74.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    74.849    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    75.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    75.225    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    75.444 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    76.103    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    76.398 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    76.890    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.652ns  (logic 34.330ns (53.100%)  route 30.322ns (46.900%))
  Logic Levels:           81  (CARRY4=25 LDCE=18 LUT2=19 LUT5=19)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    70.897 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    71.476    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    71.600 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    71.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    71.952 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    72.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    72.867 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.207    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.444ns  (logic 32.649ns (53.136%)  route 28.795ns (46.864%))
  Logic Levels:           77  (CARRY4=24 LDCE=17 LUT2=18 LUT5=18)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.488 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    68.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    68.201    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    68.779 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    69.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    69.386 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    69.999    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.048ns  (logic 30.761ns (52.992%)  route 27.287ns (47.008%))
  Logic Levels:           73  (CARRY4=23 LDCE=16 LUT2=17 LUT5=17)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    64.416 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    65.039    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    65.163 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    65.163    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    65.590 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    65.910    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    66.216 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    66.603    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.976ns  (logic 29.019ns (52.785%)  route 25.957ns (47.215%))
  Logic Levels:           69  (CARRY4=22 LDCE=15 LUT2=16 LUT5=16)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    60.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    61.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    61.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    61.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    62.048 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    62.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    62.267 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    62.906    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    63.201 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    63.531    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.467ns  (logic 27.107ns (52.668%)  route 24.360ns (47.332%))
  Logic Levels:           64  (CARRY4=20 LDCE=14 LUT2=15 LUT5=15)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    57.637 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    58.245    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    58.369 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    58.369    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    58.721 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    59.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    59.635 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    60.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.197ns  (logic 25.439ns (52.782%)  route 22.758ns (47.218%))
  Logic Levels:           60  (CARRY4=19 LDCE=13 LUT2=14 LUT5=14)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    53.910 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    54.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.768 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    54.768    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    55.346 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    55.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    55.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    56.752    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.470ns  (logic 23.551ns (52.959%)  route 20.919ns (47.041%))
  Logic Levels:           56  (CARRY4=18 LDCE=12 LUT2=13 LUT5=13)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         2.188     5.857    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.124     5.981 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.725     6.705    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.806 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.749     8.555    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X41Y36         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456     9.011 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_replica/Q
                         net (fo=1, routed)           0.284     9.295    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2_repN
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     9.419 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.484     9.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.499 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.499    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.616 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.616    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.939 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.304    11.243    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.306    11.549 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499    12.048    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.933 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308    13.241    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.365    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419    14.362    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301    14.663 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665    15.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    16.212 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    16.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    17.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    17.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.426 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    18.018    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    18.325 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    18.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    19.598 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    20.277    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    20.401 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    20.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.777 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.777    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.996 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    21.689    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    21.984 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    22.475    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    23.360 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    24.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    24.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    24.665 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    25.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    25.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    25.887    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    26.772 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    27.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    27.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    27.658    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    28.236 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    28.691    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    28.992 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    29.746    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    30.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    31.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    31.530 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    31.530    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.882 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    32.537    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    32.844 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    33.372    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    34.257 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    34.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    35.049 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    35.049    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.425 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.425    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.644 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    36.099    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    36.394 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    36.734    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    37.619 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    38.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    38.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    38.596 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    38.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    39.218 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    39.564    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    40.462 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    40.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    41.036 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    41.036    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    41.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    42.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    42.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    42.964    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    43.849 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    44.641    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    44.765 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    44.765    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    45.117 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    45.427    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    45.734 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    46.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    47.124 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    47.635    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    47.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    47.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    48.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.354 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    48.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    49.105 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    49.597    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    50.482 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    51.324    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.448 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    51.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    51.875 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    52.328    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    52.634 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    53.025    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.523%)  route 0.126ns (40.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.588     1.500    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X39Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[1]/Q
                         net (fo=2, routed)           0.126     1.768    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.813 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[1]_P_i_1/O
                         net (fo=1, routed)           0.000     1.813    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[1]
    SLICE_X38Y32         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.672%)  route 0.161ns (46.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.588     1.500    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X39Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[6]/Q
                         net (fo=2, routed)           0.161     1.802    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[6]
    SLICE_X38Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.847 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[6]_P_i_2/O
                         net (fo=1, routed)           0.000     1.847    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[6]
    SLICE_X38Y32         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.286%)  route 0.170ns (47.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.588     1.500    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X37Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[5]/Q
                         net (fo=2, routed)           0.170     1.811    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[5]
    SLICE_X38Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.856 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[5]_P_i_1/O
                         net (fo=1, routed)           0.000     1.856    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[5]
    SLICE_X38Y32         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.995%)  route 0.194ns (51.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.587     1.499    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X39Y33         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/Q
                         net (fo=4, routed)           0.194     1.834    vespa_soc_i/UartSlave_0/inst/_UartTx/r_TxStart
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.045     1.879 r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_i_1/O
                         net (fo=1, routed)           0.000     1.879    vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_i_1_n_2
    SLICE_X40Y31         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.867%)  route 0.195ns (51.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.587     1.499    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X39Y33         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/Q
                         net (fo=4, routed)           0.195     1.835    vespa_soc_i/UartSlave_0/inst/_UartTx/r_TxStart
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    vespa_soc_i/UartSlave_0/inst/_UartTx/state__0[0]
    SLICE_X40Y31         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.386%)  route 0.207ns (52.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.588     1.500    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X39Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[4]/Q
                         net (fo=2, routed)           0.207     1.848    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[4]
    SLICE_X39Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.893 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[4]_P_i_1/O
                         net (fo=1, routed)           0.000     1.893    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[4]
    SLICE_X39Y32         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.341%)  route 0.243ns (56.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.588     1.500    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X39Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[0]/Q
                         net (fo=2, routed)           0.243     1.884    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[0]
    SLICE_X38Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.929 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[0]_P_i_1/O
                         net (fo=1, routed)           0.000     1.929    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[0]
    SLICE_X38Y32         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.595%)  route 0.251ns (57.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.588     1.500    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X37Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[3]/Q
                         net (fo=2, routed)           0.251     1.892    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[3]
    SLICE_X39Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.937 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[3]_P_i_1/O
                         net (fo=1, routed)           0.000     1.937    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[3]
    SLICE_X39Y32         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_RxEnable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartRx/rx_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.227ns (47.279%)  route 0.253ns (52.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.587     1.499    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X37Y33         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_RxEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  vespa_soc_i/UartSlave_0/inst/r_RxEnable_reg/Q
                         net (fo=11, routed)          0.253     1.880    vespa_soc_i/UartSlave_0/inst/_UartRx/r_RxEnable
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.099     1.979 r  vespa_soc_i/UartSlave_0/inst/_UartRx/rx_done_i_1/O
                         net (fo=1, routed)           0.000     1.979    vespa_soc_i/UartSlave_0/inst/_UartRx/rx_done_i_1_n_2
    SLICE_X38Y33         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartRx/rx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_RxEnable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartRx/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.227ns (47.083%)  route 0.255ns (52.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.587     1.499    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X37Y33         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_RxEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  vespa_soc_i/UartSlave_0/inst/r_RxEnable_reg/Q
                         net (fo=11, routed)          0.255     1.882    vespa_soc_i/UartSlave_0/inst/_UartRx/r_RxEnable
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.099     1.981 r  vespa_soc_i/UartSlave_0/inst/_UartRx/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.981    vespa_soc_i/UartSlave_0/inst/_UartRx/FSM_onehot_state[1]_i_1_n_2
    SLICE_X38Y33         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartRx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           588 Endpoints
Min Delay           588 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        78.043ns  (logic 40.638ns (52.071%)  route 37.405ns (47.929%))
  Logic Levels:           93  (CARRY4=26 IBUF=1 LDCE=22 LUT2=21 LUT5=22 LUT6=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    65.739    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    66.046 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    66.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.271 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    67.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.028    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.404 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.404    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    68.623 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    69.282    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    69.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    70.069    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    70.954 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    71.410    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    71.534 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    71.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    71.961 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.572    72.533    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.306    72.839 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X41Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    74.063 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.600    74.663    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    74.787 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    74.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    75.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.302    75.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.301    75.969 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2/O
                         net (fo=1, routed)           0.641    76.609    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2
    SLICE_X40Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    77.494 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/Q
                         net (fo=2, routed)           0.424    77.919    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.124    78.043 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[31]_i_2/O
                         net (fo=1, routed)           0.000    78.043    vespa_soc_i/timerSlave_0/inst/inst_n_2
    SLICE_X43Y49         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.580     4.972    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X43Y49         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        77.816ns  (logic 39.621ns (50.916%)  route 38.195ns (49.084%))
  Logic Levels:           91  (CARRY4=26 IBUF=1 LDCE=21 LUT2=21 LUT5=22)
  Clock Path Skew:        7.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    65.739    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    66.046 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    66.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.271 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    67.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.028    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.404 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.404    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    68.623 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    69.282    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    69.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    70.069    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    70.954 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    71.410    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    71.534 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    71.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    71.961 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.572    72.533    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.306    72.839 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X41Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    74.063 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.600    74.663    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    74.787 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    74.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    75.365 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.913    76.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.293    76.571 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           1.245    77.816    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1_n_2
    SLICE_X38Y54         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911     5.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635     6.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.565     7.694    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X38Y54         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        74.963ns  (logic 38.750ns (51.692%)  route 36.213ns (48.308%))
  Logic Levels:           89  (CARRY4=25 IBUF=1 LDCE=21 LUT2=20 LUT5=21 LUT6=1)
  Clock Path Skew:        4.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    65.739    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    66.046 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    66.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.271 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    67.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.028    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.404 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.404    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    68.623 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    69.282    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    69.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    70.069    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    70.954 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    71.410    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    71.534 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    71.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    71.961 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.572    72.533    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.306    72.839 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.340    73.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X41Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    74.063 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.776    74.839    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124    74.963 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[30]_i_1/O
                         net (fo=1, routed)           0.000    74.963    vespa_soc_i/timerSlave_0/inst/inst_n_3
    SLICE_X40Y43         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.579     4.971    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X40Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        74.843ns  (logic 37.734ns (50.417%)  route 37.109ns (49.583%))
  Logic Levels:           87  (CARRY4=25 IBUF=1 LDCE=20 LUT2=20 LUT5=21)
  Clock Path Skew:        7.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    65.739    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    66.046 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    66.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.271 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    67.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.028    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.404 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.404    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    68.623 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    69.282    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    69.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    70.069    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    70.954 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.455    71.410    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.124    71.534 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    71.534    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    71.961 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           1.181    73.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.299    73.441 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           1.402    74.843    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1_n_2
    SLICE_X43Y51         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911     5.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635     6.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.567     7.696    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X43Y51         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        71.700ns  (logic 37.008ns (51.615%)  route 34.692ns (48.385%))
  Logic Levels:           85  (CARRY4=24 IBUF=1 LDCE=20 LUT2=19 LUT5=20 LUT6=1)
  Clock Path Skew:        4.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    65.739    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    66.046 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    66.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.271 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    67.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.028    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.404 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.404    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    68.623 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    69.282    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I1_O)        0.295    69.577 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.492    70.069    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X43Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    70.954 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.622    71.576    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    71.700 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[29]_i_1/O
                         net (fo=1, routed)           0.000    71.700    vespa_soc_i/timerSlave_0/inst/inst_n_4
    SLICE_X40Y46         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.579     4.971    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X40Y46         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        71.314ns  (logic 36.029ns (50.522%)  route 35.285ns (49.478%))
  Logic Levels:           83  (CARRY4=24 IBUF=1 LDCE=19 LUT2=19 LUT5=20)
  Clock Path Skew:        7.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    65.739    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    66.046 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    66.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.271 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.633    67.904    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    68.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    68.028    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    68.404 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    68.404    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    68.623 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.659    69.282    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X43Y47         LUT5 (Prop_lut5_I0_O)        0.325    69.607 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           1.706    71.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1_n_2
    SLICE_X37Y47         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911     5.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635     6.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.576     7.705    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X37Y47         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        68.178ns  (logic 34.093ns (50.006%)  route 34.085ns (49.994%))
  Logic Levels:           78  (CARRY4=22 IBUF=1 LDCE=18 LUT2=18 LUT5=19)
  Clock Path Skew:        7.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           1.095    66.226    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.300    66.526 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           1.653    68.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1_n_2
    SLICE_X43Y52         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911     5.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635     6.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.567     7.696    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X43Y52         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        67.985ns  (logic 35.109ns (51.643%)  route 32.876ns (48.357%))
  Logic Levels:           80  (CARRY4=22 IBUF=1 LDCE=19 LUT2=18 LUT5=19 LUT6=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.579    64.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    64.779 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    64.779    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    65.131 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.608    65.739    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.307    66.046 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.340    66.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X43Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    67.271 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.590    67.860    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    67.984 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[28]_i_1/O
                         net (fo=1, routed)           0.000    67.984    vespa_soc_i/timerSlave_0/inst/inst_n_5
    SLICE_X42Y48         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.580     4.972    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X42Y48         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.352ns  (logic 33.441ns (51.170%)  route 31.911ns (48.830%))
  Logic Levels:           76  (CARRY4=21 IBUF=1 LDCE=18 LUT2=17 LUT5=18 LUT6=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.306    62.264    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.301    62.565 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.613    63.178    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X42Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    64.076 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           1.152    65.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X43Y50         LUT6 (Prop_lut6_I0_O)        0.124    65.352 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[27]_i_1/O
                         net (fo=1, routed)           0.000    65.352    vespa_soc_i/timerSlave_0/inst/inst_n_6
    SLICE_X43Y50         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.564     4.956    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X43Y50         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        65.172ns  (logic 32.412ns (49.733%)  route 32.760ns (50.267%))
  Logic Levels:           74  (CARRY4=21 IBUF=1 LDCE=17 LUT2=17 LUT5=18)
  Clock Path Skew:        7.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=429, routed)         3.037     4.604    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.124     4.728 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.499     5.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X41Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     6.112 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.308     6.420    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.544 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.122 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.419     7.541    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X43Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.842 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.665     8.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X43Y41         LDCE (SetClr_ldce_CLR_Q)     0.885     9.391 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.737    10.129    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.253 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    10.253    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.605 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.593    11.198    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.307    11.505 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387    11.892    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X43Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    12.777 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.679    13.456    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.124    13.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    13.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.956 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.175 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.693    14.868    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.295    15.163 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.492    15.655    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X41Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    16.540 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.753    17.293    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    17.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    17.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.844 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.425    18.268    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.306    18.574 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.492    19.066    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X41Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    19.951 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.761    20.713    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    20.837 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.837    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.456    21.870    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.301    22.171 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.753    22.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X42Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    23.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.762    24.585    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    24.709 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    24.709    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    25.061 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.655    25.716    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    26.023 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.528    26.551    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X43Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    27.436 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.668    28.104    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    28.228 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    28.228    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.604 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    28.604    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.823 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.455    29.278    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.295    29.573 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.340    29.913    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    30.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.426    31.224    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    31.348 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    31.348    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    31.775 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.316    32.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    32.397 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.347    32.743    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X38Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    33.641 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.450    34.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    34.215 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    34.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    34.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.662    35.455    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.301    35.756 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.387    36.143    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X41Y50         LDCE (SetClr_ldce_CLR_Q)     0.885    37.028 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.793    37.820    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    37.944 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    37.944    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.296 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.310    38.606    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.307    38.913 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.492    39.405    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X42Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    40.303 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.511    40.814    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X42Y44         LUT2 (Prop_lut2_I0_O)        0.124    40.938 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    40.938    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.314 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.314    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.533 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    41.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.295    42.284 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.492    42.776    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X43Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    43.661 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.843    44.504    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    44.628 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    44.628    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    45.055 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.452    45.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X41Y45         LUT5 (Prop_lut5_I1_O)        0.306    45.813 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.392    46.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X40Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    47.089 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.734    47.823    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    47.947 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    47.947    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    48.525 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.309    48.834    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.301    49.135 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.796    49.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X39Y48         LDCE (SetClr_ldce_CLR_Q)     0.885    50.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.609    51.424    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    51.548 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    51.548    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    51.900 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.607    52.507    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.307    52.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    53.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     0.898    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.627    54.727    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.124    54.851 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    54.851    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    55.227 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    55.227    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    55.446 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.639    56.085    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X37Y51         LUT5 (Prop_lut5_I1_O)        0.295    56.380 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.330    56.710    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X39Y51         LDCE (SetClr_ldce_CLR_Q)     0.885    57.595 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.623    58.218    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    58.342 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    58.342    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    58.769 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.320    59.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.306    59.395 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.387    59.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X41Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    60.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.589    61.256    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.380 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    61.380    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    61.958 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.991    62.949    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.294    63.243 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           1.929    65.172    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1_n_2
    SLICE_X42Y49         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.911     5.303    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X24Y46         LUT3 (Prop_lut3_I2_O)        0.100     5.403 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.635     6.038    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.129 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=33, routed)          1.577     7.706    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X42Y49         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.652%)  route 0.148ns (44.348%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[0]/C
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[0]/Q
                         net (fo=1, routed)           0.148     0.289    vespa_soc_i/UartSlave_0/inst/_UartRx/data_out[0]
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.045     0.334 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    vespa_soc_i/UartSlave_0/inst/_UartRx_n_9
    SLICE_X38Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.855     2.014    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X38Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[0]/C

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vespa_soc_i/UartSlave_0/inst/prev_TxDone_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.095%)  route 0.194ns (57.905%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_reg/C
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_reg/Q
                         net (fo=5, routed)           0.194     0.335    vespa_soc_i/UartSlave_0/inst/w_TxDone
    SLICE_X39Y33         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/prev_TxDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.854     2.013    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X39Y33         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/prev_TxDone_reg/C

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.676%)  route 0.204ns (52.324%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[4]/C
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[4]/Q
                         net (fo=1, routed)           0.204     0.345    vespa_soc_i/UartSlave_0/inst/_UartRx/data_out[4]
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.045     0.390 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[4]_i_1/O
                         net (fo=1, routed)           0.000     0.390    vespa_soc_i/UartSlave_0/inst/_UartRx_n_5
    SLICE_X38Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.855     2.014    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X38Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[4]/C

Slack:                    inf
  Source:                 vespa_soc_i/vespa_cpu_0/inst/DATAPATH/ALU/res_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.223ns (56.927%)  route 0.169ns (43.073%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         LDCE                         0.000     0.000 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/ALU/res_reg[29]/G
    SLICE_X34Y45         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/ALU/res_reg[29]/Q
                         net (fo=1, routed)           0.049     0.227    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/ALU/alu_res[29]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.272 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/ALU/rf1_i_4/O
                         net (fo=2, routed)           0.120     0.392    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[29]
    RAMB36_X2Y8          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.875     2.035    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.976%)  route 0.219ns (54.024%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[3]/C
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[3]/Q
                         net (fo=1, routed)           0.219     0.360    vespa_soc_i/UartSlave_0/inst/_UartRx/data_out[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.405 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[3]_i_1/O
                         net (fo=1, routed)           0.000     0.405    vespa_soc_i/UartSlave_0/inst/_UartRx_n_6
    SLICE_X39Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.856     2.015    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X39Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[3]/C

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/G
                            (positive level-sensitive latch)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.269ns (65.711%)  route 0.140ns (34.289%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         LDCE                         0.000     0.000 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/G
    SLICE_X40Y50         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/Q
                         net (fo=2, routed)           0.140     0.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_n_2
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.409 r  vespa_soc_i/timerSlave_0/inst/inst/o_RData[31]_i_2/O
                         net (fo=1, routed)           0.000     0.409    vespa_soc_i/timerSlave_0/inst/inst_n_2
    SLICE_X43Y49         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.864     2.023    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X43Y49         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/C

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/G
                            (positive level-sensitive latch)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.270ns (64.404%)  route 0.149ns (35.596%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         LDCE                         0.000     0.000 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/G
    SLICE_X43Y44         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.149     0.374    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.419 r  vespa_soc_i/timerSlave_0/inst/inst/o_RData[16]_i_1/O
                         net (fo=1, routed)           0.000     0.419    vespa_soc_i/timerSlave_0/inst/inst_n_17
    SLICE_X40Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.863     2.022    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X40Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[16]/C

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.134%)  route 0.255ns (57.865%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[5]/C
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[5]/Q
                         net (fo=1, routed)           0.255     0.396    vespa_soc_i/UartSlave_0/inst/_UartRx/data_out[5]
    SLICE_X38Y34         LUT5 (Prop_lut5_I2_O)        0.045     0.441 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[5]_i_1/O
                         net (fo=1, routed)           0.000     0.441    vespa_soc_i/UartSlave_0/inst/_UartRx_n_4
    SLICE_X38Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.855     2.014    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X38Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[5]/C

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.650%)  route 0.261ns (58.350%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[6]/C
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[6]/Q
                         net (fo=1, routed)           0.261     0.402    vespa_soc_i/UartSlave_0/inst/_UartRx/data_out[6]
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.045     0.447 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[6]_i_1/O
                         net (fo=1, routed)           0.000     0.447    vespa_soc_i/UartSlave_0/inst/_UartRx_n_3
    SLICE_X37Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.855     2.014    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X37Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[6]/C

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/G
                            (positive level-sensitive latch)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.276ns (60.695%)  route 0.179ns (39.305%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         LDCE                         0.000     0.000 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/G
    SLICE_X43Y47         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.179     0.410    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.455 r  vespa_soc_i/timerSlave_0/inst/inst/o_RData[28]_i_1/O
                         net (fo=1, routed)           0.000     0.455    vespa_soc_i/timerSlave_0/inst/inst_n_5
    SLICE_X42Y48         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.864     2.023    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X42Y48         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/C





