{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700871673278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700871673282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 21:21:13 2023 " "Processing started: Fri Nov 24 21:21:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700871673282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871673282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj02 -c proj02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj02 -c proj02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871673282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700871673482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700871673483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider100khz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider100khz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider100kHz-behavior " "Found design unit 1: ClockDivider100kHz-behavior" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679769 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider100kHz " "Found entity 1: ClockDivider100kHz" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-behavior " "Found design unit 1: arquitetura-behavior" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679770 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg10bitdec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg10bitdec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg10bitDec-behavior " "Found design unit 1: sevenSeg10bitDec-behavior" {  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679771 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg10bitDec " "Found entity 1: sevenSeg10bitDec" {  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-behavior " "Found design unit 1: saida-behavior" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679772 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmultiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file outputmultiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputMultiplexer-behavior " "Found design unit 1: outputMultiplexer-behavior" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/outputMultiplexer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679772 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputMultiplexer " "Found entity 1: outputMultiplexer" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/outputMultiplexer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodercounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file encodercounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoderCounter-behavior " "Found design unit 1: encoderCounter-behavior" {  } { { "encoderCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679773 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoderCounter " "Found entity 1: encoderCounter" {  } { { "encoderCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-behavior " "Found design unit 1: sistema-behavior" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679774 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegDecoder-behavior " "Found design unit 1: sevenSegDecoder-behavior" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSegDecoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679775 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSegDecoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpmcalculator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rpmcalculator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rpmCalculator-behavior " "Found design unit 1: rpmCalculator-behavior" {  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679776 ""} { "Info" "ISGN_ENTITY_NAME" "1 rpmCalculator " "Found entity 1: rpmCalculator" {  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowEncoder-behavior " "Found design unit 1: rowEncoder-behavior" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679776 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowEncoder " "Found entity 1: rowEncoder" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowandcolencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowandcolencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowAndColEncoder-behavior " "Found design unit 1: rowAndColEncoder-behavior" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowAndColEncoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679777 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowAndColEncoder " "Found entity 1: rowAndColEncoder" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rowAndColEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ringcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringCounter-behavior " "Found design unit 1: ringCounter-behavior" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/ringCounter.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679778 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringCounter " "Found entity 1: ringCounter" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/ringCounter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bits.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_4bits.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_4Bits-behavior " "Found design unit 1: Register_4Bits-behavior" {  } { { "Register_4Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_4Bits.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679779 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_4Bits " "Found entity 1: Register_4Bits" {  } { { "Register_4Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_4Bits.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_10bits.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_10bits.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_10Bits-behavior " "Found design unit 1: Register_10Bits-behavior" {  } { { "Register_10Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_10Bits.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679779 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_10Bits " "Found entity 1: Register_10Bits" {  } { { "Register_10Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_10Bits.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerselector.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerselector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerSelector-behavior " "Found design unit 1: registerSelector-behavior" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679780 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerSelector " "Found entity 1: registerSelector" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadhacked.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file keypadhacked.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadHACKED-behavior " "Found design unit 1: keypadHACKED-behavior" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadHACKED.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679781 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadHACKED " "Found entity 1: keypadHACKED" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadHACKED.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file keypadencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadEncoder-behavior " "Found design unit 1: keypadEncoder-behavior" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679782 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadEncoder " "Found entity 1: keypadEncoder" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-behavior " "Found design unit 1: entrada-behavior" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679782 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file colencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colEncoder-behavior " "Found design unit 1: colEncoder-behavior" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/colEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679783 ""} { "Info" "ISGN_ENTITY_NAME" "1 colEncoder " "Found entity 1: colEncoder" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/colEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider10hz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider10hz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider10Hz-behavior " "Found design unit 1: ClockDivider10Hz-behavior" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679784 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider10Hz " "Found entity 1: ClockDivider10Hz" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider100hz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider100hz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider100Hz-behavior " "Found design unit 1: ClockDivider100Hz-behavior" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679785 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider100Hz " "Found entity 1: ClockDivider100Hz" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitconcat.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bitconcat.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitConcat-behavior " "Found design unit 1: bitConcat-behavior" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679785 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitConcat " "Found entity 1: bitConcat" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testclock20hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testclock20hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testclock20hz " "Found entity 1: testclock20hz" {  } { { "testclock20hz.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/testclock20hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871679786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871679786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arquitetura " "Elaborating entity \"arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700871679844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada entrada:ent " "Elaborating entity \"entrada\" for hierarchy \"entrada:ent\"" {  } { { "arquitetura.vhdl" "ent" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider100Hz entrada:ent\|ClockDivider100Hz:cd100 " "Elaborating entity \"ClockDivider100Hz\" for hierarchy \"entrada:ent\|ClockDivider100Hz:cd100\"" {  } { { "entrada.vhdl" "cd100" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679853 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oscillator clockDivider100Hz.vhdl(15) " "VHDL Signal Declaration warning at clockDivider100Hz.vhdl(15): used explicit default value for signal \"oscillator\" because signal was never assigned a value" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871679854 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "newfrequency clockDivider100Hz.vhdl(16) " "VHDL Signal Declaration warning at clockDivider100Hz.vhdl(16): used explicit default value for signal \"newfrequency\" because signal was never assigned a value" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871679854 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "halfPeriod clockDivider100Hz.vhdl(23) " "VHDL Variable Declaration warning at clockDivider100Hz.vhdl(23): used initial value expression for variable \"halfPeriod\" because variable was never assigned a value" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 23 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871679854 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oscillator clockDivider100Hz.vhdl(23) " "VHDL Process Statement warning at clockDivider100Hz.vhdl(23): signal \"oscillator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679854 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "newfrequency clockDivider100Hz.vhdl(23) " "VHDL Process Statement warning at clockDivider100Hz.vhdl(23): signal \"newfrequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679854 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clockDivider100Hz.vhdl(35) " "VHDL Process Statement warning at clockDivider100Hz.vhdl(35): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679854 "|arquitetura|entrada:ent|ClockDivider100Hz:cd100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadEncoder entrada:ent\|keypadEncoder:ke " "Elaborating entity \"keypadEncoder\" for hierarchy \"entrada:ent\|keypadEncoder:ke\"" {  } { { "entrada.vhdl" "ke" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringCounter entrada:ent\|keypadEncoder:ke\|ringCounter:RC " "Elaborating entity \"ringCounter\" for hierarchy \"entrada:ent\|keypadEncoder:ke\|ringCounter:RC\"" {  } { { "keypadEncoder.vhdl" "RC" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowEncoder entrada:ent\|keypadEncoder:ke\|rowEncoder:RE " "Elaborating entity \"rowEncoder\" for hierarchy \"entrada:ent\|keypadEncoder:ke\|rowEncoder:RE\"" {  } { { "keypadEncoder.vhdl" "RE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colEncoder entrada:ent\|keypadEncoder:ke\|colEncoder:CE " "Elaborating entity \"colEncoder\" for hierarchy \"entrada:ent\|keypadEncoder:ke\|colEncoder:CE\"" {  } { { "keypadEncoder.vhdl" "CE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowAndColEncoder entrada:ent\|keypadEncoder:ke\|rowAndColEncoder:RaCE " "Elaborating entity \"rowAndColEncoder\" for hierarchy \"entrada:ent\|keypadEncoder:ke\|rowAndColEncoder:RaCE\"" {  } { { "keypadEncoder.vhdl" "RaCE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerSelector entrada:ent\|registerSelector:rs " "Elaborating entity \"registerSelector\" for hierarchy \"entrada:ent\|registerSelector:rs\"" {  } { { "entrada.vhdl" "rs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679858 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registerSelector.vhdl(22) " "VHDL Process Statement warning at registerSelector.vhdl(22): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679858 "|arquitetura|entrada:ent|registerSelector:rs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_4Bits entrada:ent\|Register_4Bits:R1 " "Elaborating entity \"Register_4Bits\" for hierarchy \"entrada:ent\|Register_4Bits:R1\"" {  } { { "entrada.vhdl" "R1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679858 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Register_4Bits.vhdl(19) " "VHDL Process Statement warning at Register_4Bits.vhdl(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_4Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_4Bits.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679858 "|entrada|Register_4Bits:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitConcat entrada:ent\|bitConcat:bcA " "Elaborating entity \"bitConcat\" for hierarchy \"entrada:ent\|bitConcat:bcA\"" {  } { { "entrada.vhdl" "bcA" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_10Bits entrada:ent\|Register_10Bits:R4 " "Elaborating entity \"Register_10Bits\" for hierarchy \"entrada:ent\|Register_10Bits:R4\"" {  } { { "entrada.vhdl" "R4" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679860 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Register_10Bits.vhdl(19) " "VHDL Process Statement warning at Register_10Bits.vhdl(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_10Bits.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/Register_10Bits.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679860 "|arquitetura|entrada:ent|Register_10Bits:R4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider10Hz entrada:ent\|ClockDivider10Hz:cd10 " "Elaborating entity \"ClockDivider10Hz\" for hierarchy \"entrada:ent\|ClockDivider10Hz:cd10\"" {  } { { "entrada.vhdl" "cd10" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679860 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oscillator clockDivider10Hz.vhdl(15) " "VHDL Signal Declaration warning at clockDivider10Hz.vhdl(15): used explicit default value for signal \"oscillator\" because signal was never assigned a value" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871679861 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "newfrequency clockDivider10Hz.vhdl(16) " "VHDL Signal Declaration warning at clockDivider10Hz.vhdl(16): used explicit default value for signal \"newfrequency\" because signal was never assigned a value" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871679861 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "halfPeriod clockDivider10Hz.vhdl(23) " "VHDL Variable Declaration warning at clockDivider10Hz.vhdl(23): used initial value expression for variable \"halfPeriod\" because variable was never assigned a value" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 23 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871679861 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oscillator clockDivider10Hz.vhdl(23) " "VHDL Process Statement warning at clockDivider10Hz.vhdl(23): signal \"oscillator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679861 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "newfrequency clockDivider10Hz.vhdl(23) " "VHDL Process Statement warning at clockDivider10Hz.vhdl(23): signal \"newfrequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679861 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clockDivider10Hz.vhdl(35) " "VHDL Process Statement warning at clockDivider10Hz.vhdl(35): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679861 "|testclock20hz|ClockDivider10Hz:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoderCounter entrada:ent\|encoderCounter:ec " "Elaborating entity \"encoderCounter\" for hierarchy \"entrada:ent\|encoderCounter:ec\"" {  } { { "entrada.vhdl" "ec" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679861 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetCount encoderCounter.vhdl(25) " "VHDL Process Statement warning at encoderCounter.vhdl(25): signal \"resetCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoderCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679862 "|entrada|encoderCounter:ec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulseCount encoderCounter.vhdl(38) " "VHDL Process Statement warning at encoderCounter.vhdl(38): signal \"pulseCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encoderCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/encoderCounter.vhdl" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679862 "|entrada|encoderCounter:ec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpmCalculator entrada:ent\|rpmCalculator:rpmCalc " "Elaborating entity \"rpmCalculator\" for hierarchy \"entrada:ent\|rpmCalculator:rpmCalc\"" {  } { { "entrada.vhdl" "rpmCalc" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679862 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calcRPM rpmCalculator.vhdl(36) " "VHDL Process Statement warning at rpmCalculator.vhdl(36): signal \"calcRPM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679862 "|entrada|rpmCalculator:rpmCalc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider100kHz entrada:ent\|ClockDivider100kHz:cd100k " "Elaborating entity \"ClockDivider100kHz\" for hierarchy \"entrada:ent\|ClockDivider100kHz:cd100k\"" {  } { { "entrada.vhdl" "cd100k" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/entrada.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679863 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oscillator clockdivider100kHz.vhdl(15) " "VHDL Signal Declaration warning at clockdivider100kHz.vhdl(15): used explicit default value for signal \"oscillator\" because signal was never assigned a value" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871679863 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "newfrequency clockdivider100kHz.vhdl(16) " "VHDL Signal Declaration warning at clockdivider100kHz.vhdl(16): used explicit default value for signal \"newfrequency\" because signal was never assigned a value" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871679863 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "halfPeriod clockdivider100kHz.vhdl(23) " "VHDL Variable Declaration warning at clockdivider100kHz.vhdl(23): used initial value expression for variable \"halfPeriod\" because variable was never assigned a value" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 23 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871679863 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oscillator clockdivider100kHz.vhdl(23) " "VHDL Process Statement warning at clockdivider100kHz.vhdl(23): signal \"oscillator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679863 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "newfrequency clockdivider100kHz.vhdl(23) " "VHDL Process Statement warning at clockdivider100kHz.vhdl(23): signal \"newfrequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679863 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clockdivider100kHz.vhdl(35) " "VHDL Process Statement warning at clockdivider100kHz.vhdl(35): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679863 "|arquitetura|entrada:ent|ClockDivider100kHz:cd100k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema sistema:sis " "Elaborating entity \"sistema\" for hierarchy \"sistema:sis\"" {  } { { "arquitetura.vhdl" "sis" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679864 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "KPnum sistema.vhdl(20) " "VHDL Signal Declaration warning at sistema.vhdl(20): used explicit default value for signal \"KPnum\" because signal was never assigned a value" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871679864 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "KPden sistema.vhdl(21) " "VHDL Signal Declaration warning at sistema.vhdl(21): used explicit default value for signal \"KPden\" because signal was never assigned a value" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700871679864 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "U0 sistema.vhdl(39) " "VHDL Process Statement warning at sistema.vhdl(39): signal \"U0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679864 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "U0 sistema.vhdl(42) " "VHDL Process Statement warning at sistema.vhdl(42): signal \"U0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679864 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direction_ref sistema.vhdl(61) " "VHDL Process Statement warning at sistema.vhdl(61): signal \"direction_ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679864 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm sistema.vhdl(62) " "VHDL Process Statement warning at sistema.vhdl(62): signal \"pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679864 "|arquitetura|sistema:sis"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm sistema.vhdl(65) " "VHDL Process Statement warning at sistema.vhdl(65): signal \"pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700871679864 "|arquitetura|sistema:sis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida saida:sai " "Elaborating entity \"saida\" for hierarchy \"saida:sai\"" {  } { { "arquitetura.vhdl" "sai" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDecoder saida:sai\|sevenSegDecoder:ssdAQ1 " "Elaborating entity \"sevenSegDecoder\" for hierarchy \"saida:sai\|sevenSegDecoder:ssdAQ1\"" {  } { { "saida.vhdl" "ssdAQ1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg10bitDec saida:sai\|sevenSeg10bitDec:ss10dActual " "Elaborating entity \"sevenSeg10bitDec\" for hierarchy \"saida:sai\|sevenSeg10bitDec:ss10dActual\"" {  } { { "saida.vhdl" "ss10dActual" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/saida.vhdl" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871679866 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "entrada:ent\|keypadEncoder:ke\|data\[0\] " "Converted tri-state buffer \"entrada:ent\|keypadEncoder:ke\|data\[0\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700871680012 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "entrada:ent\|keypadEncoder:ke\|data\[1\] " "Converted tri-state buffer \"entrada:ent\|keypadEncoder:ke\|data\[1\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700871680012 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "entrada:ent\|keypadEncoder:ke\|data\[2\] " "Converted tri-state buffer \"entrada:ent\|keypadEncoder:ke\|data\[2\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700871680012 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "entrada:ent\|keypadEncoder:ke\|data\[3\] " "Converted tri-state buffer \"entrada:ent\|keypadEncoder:ke\|data\[3\]\" feeding internal logic into a wire" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1700871680012 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1700871680012 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dActual\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dActual\|Div1\"" {  } { { "sevenSeg10bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871680237 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dActual\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dActual\|Div0\"" {  } { { "sevenSeg10bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871680237 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dRef\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dRef\|Div1\"" {  } { { "sevenSeg10bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871680237 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dRef\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dRef\|Div0\"" {  } { { "sevenSeg10bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871680237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "entrada:ent\|rpmCalculator:rpmCalc\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"entrada:ent\|rpmCalculator:rpmCalc\|Mult0\"" {  } { { "rpmCalculator.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871680237 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "entrada:ent\|rpmCalculator:rpmCalc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"entrada:ent\|rpmCalculator:rpmCalc\|Div0\"" {  } { { "rpmCalculator.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871680237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dActual\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dActual\|Mult0\"" {  } { { "sevenSeg10bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871680237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "saida:sai\|sevenSeg10bitDec:ss10dRef\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"saida:sai\|sevenSeg10bitDec:ss10dRef\|Mult0\"" {  } { { "sevenSeg10bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871680237 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "entrada:ent\|bitConcat:bcA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"entrada:ent\|bitConcat:bcA\|Mult0\"" {  } { { "bitConcat.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl" 27 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871680237 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sistema:sis\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sistema:sis\|Div0\"" {  } { { "sistema.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871680237 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700871680237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_divide:Div1\"" {  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_divide:Div1 " "Instantiated megafunction \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680262 ""}  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871680262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_57f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_57f " "Found entity 1: alt_u_div_57f" {  } { { "db/alt_u_div_57f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_57f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_h0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_divide:Div0\"" {  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_divide:Div0 " "Instantiated megafunction \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680372 ""}  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871680372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Instantiated megafunction \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680439 ""}  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871680439 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680462 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680524 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680561 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|altshift:external_latency_ffs entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_divide:Div0\"" {  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "entrada:ent\|rpmCalculator:rpmCalc\|lpm_divide:Div0 " "Instantiated megafunction \"entrada:ent\|rpmCalculator:rpmCalc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680573 ""}  } { { "rpmCalculator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/rpmCalculator.vhdl" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871680573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0\"" {  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0 " "Instantiated megafunction \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680631 ""}  } { { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871680631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0\|multcore:mult_core saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0\|altshift:external_latency_ffs saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"saida:sai\|sevenSeg10bitDec:ss10dActual\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "sevenSeg10bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sevenSeg10bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "entrada:ent\|bitConcat:bcA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"entrada:ent\|bitConcat:bcA\|lpm_mult:Mult0\"" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "entrada:ent\|bitConcat:bcA\|lpm_mult:Mult0 " "Instantiated megafunction \"entrada:ent\|bitConcat:bcA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680643 ""}  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/bitConcat.vhdl" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871680643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sistema:sis\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sistema:sis\|lpm_divide:Div0\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871680658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sistema:sis\|lpm_divide:Div0 " "Instantiated megafunction \"sistema:sis\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700871680658 ""}  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700871680658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_divide_o0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1v9 " "Found entity 1: lpm_abs_1v9" {  } { { "db/lpm_abs_1v9.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_1v9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700871680762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871680762 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "32 " "Ignored 32 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1700871681095 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1700871681095 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700871681101 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700871681101 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[6\] sistema:sis\|U0\[6\]~_emulated sistema:sis\|U0\[6\]~1 " "Register \"sistema:sis\|U0\[6\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[6\]~_emulated\" and latch \"sistema:sis\|U0\[6\]~1\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871681101 "|arquitetura|sistema:sis|U0[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[5\] sistema:sis\|U0\[5\]~_emulated sistema:sis\|U0\[6\]~1 " "Register \"sistema:sis\|U0\[5\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[5\]~_emulated\" and latch \"sistema:sis\|U0\[6\]~1\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871681101 "|arquitetura|sistema:sis|U0[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[4\] sistema:sis\|U0\[4\]~_emulated sistema:sis\|U0\[4\]~7 " "Register \"sistema:sis\|U0\[4\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[4\]~_emulated\" and latch \"sistema:sis\|U0\[4\]~7\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871681101 "|arquitetura|sistema:sis|U0[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[3\] sistema:sis\|U0\[3\]~_emulated sistema:sis\|U0\[4\]~7 " "Register \"sistema:sis\|U0\[3\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[3\]~_emulated\" and latch \"sistema:sis\|U0\[4\]~7\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871681101 "|arquitetura|sistema:sis|U0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[2\] sistema:sis\|U0\[2\]~_emulated sistema:sis\|U0\[4\]~7 " "Register \"sistema:sis\|U0\[2\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[2\]~_emulated\" and latch \"sistema:sis\|U0\[4\]~7\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871681101 "|arquitetura|sistema:sis|U0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sistema:sis\|U0\[0\] sistema:sis\|U0\[0\]~_emulated sistema:sis\|U0\[6\]~1 " "Register \"sistema:sis\|U0\[0\]\" is converted into an equivalent circuit using register \"sistema:sis\|U0\[0\]~_emulated\" and latch \"sistema:sis\|U0\[6\]~1\"" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700871681101 "|arquitetura|sistema:sis|U0[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1700871681101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700871681573 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sistema:sis\|U0\[1\] High " "Register sistema:sis\|U0\[1\] will power up to High" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1700871681680 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1700871681680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700871682127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700871682272 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700871682272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1712 " "Implemented 1712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700871682349 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700871682349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1650 " "Implemented 1650 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700871682349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700871682349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700871682364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 21:21:22 2023 " "Processing ended: Fri Nov 24 21:21:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700871682364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700871682364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700871682364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700871682364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700871683281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700871683286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 21:21:23 2023 " "Processing started: Fri Nov 24 21:21:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700871683286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700871683286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proj02 -c proj02 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proj02 -c proj02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700871683286 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700871683347 ""}
{ "Info" "0" "" "Project  = proj02" {  } {  } 0 0 "Project  = proj02" 0 0 "Fitter" 0 0 1700871683347 ""}
{ "Info" "0" "" "Revision = proj02" {  } {  } 0 0 "Revision = proj02" 0 0 "Fitter" 0 0 1700871683347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700871683395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700871683395 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proj02 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"proj02\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700871683405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700871683451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700871683451 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700871683681 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700871683684 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700871683753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700871683753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700871683753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700871683753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700871683753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700871683753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700871683753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700871683753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700871683753 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700871683753 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700871683756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700871683756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700871683756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700871683756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700871683756 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700871683756 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700871683757 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 62 " "No exact pin location assignment(s) for 4 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1700871684412 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1700871684655 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proj02.sdc " "Synopsys Design Constraints File file not found: 'proj02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700871684656 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700871684656 ""}
{ "Warning" "WSTA_SCC_LOOP" "44 " "Found combinational loop of 44 nodes" { { "Warning" "WSTA_SCC_NODE" "sis\|U0\[0\]~14\|combout " "Node \"sis\|U0\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~0\|datad " "Node \"sis\|LessThan1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~0\|combout " "Node \"sis\|LessThan1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~1\|datad " "Node \"sis\|LessThan1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~1\|combout " "Node \"sis\|LessThan1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~3\|datac " "Node \"sis\|LessThan1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~3\|combout " "Node \"sis\|LessThan1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~4\|datad " "Node \"sis\|LessThan1~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~4\|combout " "Node \"sis\|LessThan1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[4\]~8\|datac " "Node \"sis\|U0\[4\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[4\]~8\|combout " "Node \"sis\|U0\[4\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~0\|datab " "Node \"sis\|LessThan1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~7\|datac " "Node \"sis\|LessThan0~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~7\|combout " "Node \"sis\|LessThan0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~8\|dataa " "Node \"sis\|LessThan0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~8\|combout " "Node \"sis\|LessThan0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~22\|datab " "Node \"sis\|U0\[6\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~22\|combout " "Node \"sis\|U0\[6\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~26\|datab " "Node \"sis\|U0\[6\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~26\|combout " "Node \"sis\|U0\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[0\]~14\|datac " "Node \"sis\|U0\[0\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[4\]~8\|datad " "Node \"sis\|U0\[4\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[3\]~10\|datad " "Node \"sis\|U0\[3\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[3\]~10\|combout " "Node \"sis\|U0\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~0\|datac " "Node \"sis\|LessThan1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~7\|datad " "Node \"sis\|LessThan0~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[2\]~12\|datad " "Node \"sis\|U0\[2\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[2\]~12\|combout " "Node \"sis\|U0\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~0\|dataa " "Node \"sis\|LessThan1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~8\|datab " "Node \"sis\|LessThan0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[5\]~4\|datac " "Node \"sis\|U0\[5\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[5\]~4\|combout " "Node \"sis\|U0\[5\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~1\|dataa " "Node \"sis\|LessThan1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~8\|datac " "Node \"sis\|LessThan0~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~2\|datac " "Node \"sis\|U0\[6\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~2\|combout " "Node \"sis\|U0\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~1\|datab " "Node \"sis\|LessThan1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~8\|datad " "Node \"sis\|LessThan0~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[3\]~10\|datac " "Node \"sis\|U0\[3\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[2\]~12\|datac " "Node \"sis\|U0\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[5\]~4\|datad " "Node \"sis\|U0\[5\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~2\|datad " "Node \"sis\|U0\[6\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[0\]~14\|datad " "Node \"sis\|U0\[0\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~7\|datab " "Node \"sis\|LessThan0~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871684662 ""}  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } } { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 42 -1 0 } } { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 39 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1700871684662 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700871684684 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700871684684 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700871684685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700871684751 ""}  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700871684751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "encoderC1~input (placed in PIN Y1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node encoderC1~input (placed in PIN Y1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700871684751 ""}  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/arquitetura.vhdl" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700871684751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "Automatically promoted node entrada:ent\|ClockDivider10Hz:cd10\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700871684751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada:ent\|ClockDivider10Hz:cd10\|tmp~0 " "Destination node entrada:ent\|ClockDivider10Hz:cd10\|tmp~0" {  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 2996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700871684751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700871684751 ""}  } { { "clockDivider10Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider10Hz.vhdl" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700871684751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrada:ent\|ClockDivider100kHz:cd100k\|tmp  " "Automatically promoted node entrada:ent\|ClockDivider100kHz:cd100k\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700871684751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada:ent\|ClockDivider100kHz:cd100k\|tmp~0 " "Destination node entrada:ent\|ClockDivider100kHz:cd100k\|tmp~0" {  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 2908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700871684751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700871684751 ""}  } { { "clockdivider100kHz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockdivider100kHz.vhdl" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700871684751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrada:ent\|registerSelector:rs\|enabler  " "Automatically promoted node entrada:ent\|registerSelector:rs\|enabler " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700871684751 ""}  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700871684751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrada:ent\|ClockDivider100Hz:cd100\|tmp  " "Automatically promoted node entrada:ent\|ClockDivider100Hz:cd100\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700871684751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada:ent\|ClockDivider100Hz:cd100\|tmp~0 " "Destination node entrada:ent\|ClockDivider100Hz:cd100\|tmp~0" {  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 2556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700871684751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700871684751 ""}  } { { "clockDivider100Hz.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/clockDivider100Hz.vhdl" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700871684751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrada:ent\|keypadEncoder:ke\|dav  " "Automatically promoted node entrada:ent\|keypadEncoder:ke\|dav " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700871684751 ""}  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/keypadEncoder.vhdl" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700871684751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrada:ent\|registerSelector:rs\|state\[0\]  " "Automatically promoted node entrada:ent\|registerSelector:rs\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700871684751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada:ent\|registerSelector:rs\|state~1 " "Destination node entrada:ent\|registerSelector:rs\|state~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700871684751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada:ent\|registerSelector:rs\|state~2 " "Destination node entrada:ent\|registerSelector:rs\|state~2" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700871684751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700871684751 ""}  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700871684751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrada:ent\|registerSelector:rs\|state\[1\]  " "Automatically promoted node entrada:ent\|registerSelector:rs\|state\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700871684751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada:ent\|registerSelector:rs\|state~1 " "Destination node entrada:ent\|registerSelector:rs\|state~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700871684751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada:ent\|registerSelector:rs\|state~2 " "Destination node entrada:ent\|registerSelector:rs\|state~2" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700871684751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700871684751 ""}  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700871684751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrada:ent\|registerSelector:rs\|state\[2\]  " "Automatically promoted node entrada:ent\|registerSelector:rs\|state\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700871684752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada:ent\|registerSelector:rs\|state~1 " "Destination node entrada:ent\|registerSelector:rs\|state~1" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700871684752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada:ent\|registerSelector:rs\|state~2 " "Destination node entrada:ent\|registerSelector:rs\|state~2" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 3279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700871684752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700871684752 ""}  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/registerSelector.vhdl" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700871684752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700871684984 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700871684985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700871684986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700871684987 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700871684988 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700871684989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700871684989 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700871684989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700871684989 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700871684990 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700871684990 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 1 2 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1700871684996 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1700871684996 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1700871684996 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700871684996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 61 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700871684996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700871684996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 20 51 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700871684996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 18 47 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700871684996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700871684996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 66 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700871684996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 7 64 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700871684996 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1700871684996 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1700871684996 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700871685159 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700871685163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700871686596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700871686852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700871686883 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700871689691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700871689691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700871689983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700871692950 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700871692950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700871694674 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700871694674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700871694678 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.65 " "Total time spent on timing analysis during the Fitter is 1.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700871694773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700871694786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700871695007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700871695007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700871695207 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700871695585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/output_files/proj02.fit.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/output_files/proj02.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700871696037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 51 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5837 " "Peak virtual memory: 5837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700871696330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 21:21:36 2023 " "Processing ended: Fri Nov 24 21:21:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700871696330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700871696330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700871696330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700871696330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700871697200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700871697206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 21:21:37 2023 " "Processing started: Fri Nov 24 21:21:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700871697206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700871697206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proj02 -c proj02 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proj02 -c proj02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700871697206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700871697410 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700871699091 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700871699160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700871699369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 21:21:39 2023 " "Processing ended: Fri Nov 24 21:21:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700871699369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700871699369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700871699369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700871699369 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700871699949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700871700494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700871700497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 21:21:40 2023 " "Processing started: Fri Nov 24 21:21:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700871700497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871700497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proj02 -c proj02 " "Command: quartus_sta proj02 -c proj02" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871700497 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1700871700560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871700760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871700760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871700802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871700802 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701121 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proj02.sdc " "Synopsys Design Constraints File file not found: 'proj02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701155 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701155 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrada:ent\|ClockDivider10Hz:cd10\|tmp entrada:ent\|ClockDivider10Hz:cd10\|tmp " "create_clock -period 1.000 -name entrada:ent\|ClockDivider10Hz:cd10\|tmp entrada:ent\|ClockDivider10Hz:cd10\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700871701159 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700871701159 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name encoderC1 encoderC1 " "create_clock -period 1.000 -name encoderC1 encoderC1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700871701159 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrada:ent\|ClockDivider100kHz:cd100k\|tmp entrada:ent\|ClockDivider100kHz:cd100k\|tmp " "create_clock -period 1.000 -name entrada:ent\|ClockDivider100kHz:cd100k\|tmp entrada:ent\|ClockDivider100kHz:cd100k\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700871701159 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrada:ent\|registerSelector:rs\|enabler entrada:ent\|registerSelector:rs\|enabler " "create_clock -period 1.000 -name entrada:ent\|registerSelector:rs\|enabler entrada:ent\|registerSelector:rs\|enabler" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700871701159 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrada:ent\|registerSelector:rs\|state\[2\] entrada:ent\|registerSelector:rs\|state\[2\] " "create_clock -period 1.000 -name entrada:ent\|registerSelector:rs\|state\[2\] entrada:ent\|registerSelector:rs\|state\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700871701159 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrada:ent\|ClockDivider100Hz:cd100\|tmp entrada:ent\|ClockDivider100Hz:cd100\|tmp " "create_clock -period 1.000 -name entrada:ent\|ClockDivider100Hz:cd100\|tmp entrada:ent\|ClockDivider100Hz:cd100\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700871701159 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrada:ent\|keypadEncoder:ke\|dav entrada:ent\|keypadEncoder:ke\|dav " "create_clock -period 1.000 -name entrada:ent\|keypadEncoder:ke\|dav entrada:ent\|keypadEncoder:ke\|dav" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700871701159 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrada:ent\|registerSelector:rs\|state\[1\] entrada:ent\|registerSelector:rs\|state\[1\] " "create_clock -period 1.000 -name entrada:ent\|registerSelector:rs\|state\[1\] entrada:ent\|registerSelector:rs\|state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700871701159 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrada:ent\|registerSelector:rs\|state\[0\] entrada:ent\|registerSelector:rs\|state\[0\] " "create_clock -period 1.000 -name entrada:ent\|registerSelector:rs\|state\[0\] entrada:ent\|registerSelector:rs\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700871701159 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701159 ""}
{ "Warning" "WSTA_SCC_LOOP" "44 " "Found combinational loop of 44 nodes" { { "Warning" "WSTA_SCC_NODE" "sis\|U0\[0\]~14\|combout " "Node \"sis\|U0\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~7\|datab " "Node \"sis\|LessThan0~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~7\|combout " "Node \"sis\|LessThan0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~8\|datad " "Node \"sis\|LessThan0~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~8\|combout " "Node \"sis\|LessThan0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~22\|datac " "Node \"sis\|U0\[6\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~22\|combout " "Node \"sis\|U0\[6\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~26\|datac " "Node \"sis\|U0\[6\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~26\|combout " "Node \"sis\|U0\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[0\]~14\|dataa " "Node \"sis\|U0\[0\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[3\]~10\|dataa " "Node \"sis\|U0\[3\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[3\]~10\|combout " "Node \"sis\|U0\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~7\|dataa " "Node \"sis\|LessThan0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~0\|datac " "Node \"sis\|LessThan1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~0\|combout " "Node \"sis\|LessThan1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~1\|datac " "Node \"sis\|LessThan1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~1\|combout " "Node \"sis\|LessThan1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~3\|datab " "Node \"sis\|LessThan1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~3\|combout " "Node \"sis\|LessThan1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~4\|dataa " "Node \"sis\|LessThan1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~4\|combout " "Node \"sis\|LessThan1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[0\]~14\|datac " "Node \"sis\|U0\[0\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[3\]~10\|datac " "Node \"sis\|U0\[3\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[2\]~12\|datac " "Node \"sis\|U0\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[2\]~12\|combout " "Node \"sis\|U0\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~0\|datab " "Node \"sis\|LessThan1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~8\|dataa " "Node \"sis\|LessThan0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~2\|datab " "Node \"sis\|U0\[6\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~2\|combout " "Node \"sis\|U0\[6\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~1\|datab " "Node \"sis\|LessThan1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~8\|datab " "Node \"sis\|LessThan0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[5\]~4\|datab " "Node \"sis\|U0\[5\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[5\]~4\|combout " "Node \"sis\|U0\[5\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~1\|dataa " "Node \"sis\|LessThan1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~8\|datac " "Node \"sis\|LessThan0~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[4\]~8\|datac " "Node \"sis\|U0\[4\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[4\]~8\|combout " "Node \"sis\|U0\[4\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~0\|dataa " "Node \"sis\|LessThan1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan0~7\|datac " "Node \"sis\|LessThan0~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[2\]~12\|dataa " "Node \"sis\|U0\[2\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[6\]~2\|dataa " "Node \"sis\|U0\[6\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[5\]~4\|dataa " "Node \"sis\|U0\[5\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|U0\[4\]~8\|dataa " "Node \"sis\|U0\[4\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""} { "Warning" "WSTA_SCC_NODE" "sis\|LessThan1~0\|datad " "Node \"sis\|LessThan1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700871701161 ""}  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 32 -1 0 } } { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 39 -1 0 } } { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/sistema.vhdl" 42 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701161 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701185 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1700871701185 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1700871701193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1700871701313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.576 " "Worst-case setup slack is -44.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.576           -1343.201 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "  -44.576           -1343.201 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.552            -115.031 entrada:ent\|ClockDivider100kHz:cd100k\|tmp  " "  -12.552            -115.031 entrada:ent\|ClockDivider100kHz:cd100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.150            -310.730 clk  " "   -5.150            -310.730 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.898             -38.436 entrada:ent\|registerSelector:rs\|enabler  " "   -4.898             -38.436 entrada:ent\|registerSelector:rs\|enabler " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.175             -16.911 entrada:ent\|keypadEncoder:ke\|dav  " "   -4.175             -16.911 entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.878              -6.953 entrada:ent\|registerSelector:rs\|state\[0\]  " "   -1.878              -6.953 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777              -6.938 entrada:ent\|registerSelector:rs\|state\[1\]  " "   -1.777              -6.938 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.615              -6.387 entrada:ent\|registerSelector:rs\|state\[2\]  " "   -1.615              -6.387 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.353             -14.149 encoderC1  " "   -1.353             -14.149 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -1.496 entrada:ent\|ClockDivider100Hz:cd100\|tmp  " "   -0.408              -1.496 entrada:ent\|ClockDivider100Hz:cd100\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clk  " "    0.384               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 encoderC1  " "    0.402               0.000 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 entrada:ent\|ClockDivider100Hz:cd100\|tmp  " "    0.404               0.000 entrada:ent\|ClockDivider100Hz:cd100\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 entrada:ent\|ClockDivider100kHz:cd100k\|tmp  " "    0.404               0.000 entrada:ent\|ClockDivider100kHz:cd100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "    0.543               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 entrada:ent\|keypadEncoder:ke\|dav  " "    0.836               0.000 entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.186               0.000 entrada:ent\|registerSelector:rs\|state\[2\]  " "    1.186               0.000 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.245               0.000 entrada:ent\|registerSelector:rs\|state\[1\]  " "    1.245               0.000 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 entrada:ent\|registerSelector:rs\|state\[0\]  " "    1.304               0.000 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.588               0.000 entrada:ent\|registerSelector:rs\|enabler  " "    1.588               0.000 entrada:ent\|registerSelector:rs\|enabler " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.294 " "Worst-case recovery slack is -9.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.294            -284.325 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "   -9.294            -284.325 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621             -18.220 encoderC1  " "   -1.621             -18.220 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -2.628 entrada:ent\|registerSelector:rs\|state\[0\]  " "   -0.657              -2.628 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -1.332 entrada:ent\|registerSelector:rs\|state\[1\]  " "   -0.333              -1.332 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -1.224 entrada:ent\|registerSelector:rs\|state\[2\]  " "   -0.306              -1.224 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.637 " "Worst-case removal slack is 0.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 entrada:ent\|registerSelector:rs\|state\[2\]  " "    0.637               0.000 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 entrada:ent\|registerSelector:rs\|state\[1\]  " "    0.665               0.000 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.987               0.000 entrada:ent\|registerSelector:rs\|state\[0\]  " "    0.987               0.000 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.572               0.000 encoderC1  " "    1.572               0.000 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.587               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "    1.587               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -130.215 clk  " "   -3.000            -130.215 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.990 encoderC1  " "   -3.000             -20.990 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -110.510 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "   -1.285            -110.510 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -42.405 entrada:ent\|ClockDivider100kHz:cd100k\|tmp  " "   -1.285             -42.405 entrada:ent\|ClockDivider100kHz:cd100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 entrada:ent\|registerSelector:rs\|enabler  " "   -1.285             -12.850 entrada:ent\|registerSelector:rs\|enabler " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 entrada:ent\|ClockDivider100Hz:cd100\|tmp  " "   -1.285              -6.425 entrada:ent\|ClockDivider100Hz:cd100\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 entrada:ent\|keypadEncoder:ke\|dav  " "   -1.285              -6.425 entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[0\]  " "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[1\]  " "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[2\]  " "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701333 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1700871701581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701903 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1700871701919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.132 " "Worst-case setup slack is -40.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.132           -1210.838 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "  -40.132           -1210.838 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.365            -103.735 entrada:ent\|ClockDivider100kHz:cd100k\|tmp  " "  -11.365            -103.735 entrada:ent\|ClockDivider100kHz:cd100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.713            -272.670 clk  " "   -4.713            -272.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.303             -33.599 entrada:ent\|registerSelector:rs\|enabler  " "   -4.303             -33.599 entrada:ent\|registerSelector:rs\|enabler " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.707             -15.043 entrada:ent\|keypadEncoder:ke\|dav  " "   -3.707             -15.043 entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.660              -6.469 entrada:ent\|registerSelector:rs\|state\[1\]  " "   -1.660              -6.469 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621              -5.906 entrada:ent\|registerSelector:rs\|state\[0\]  " "   -1.621              -5.906 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.507              -5.972 entrada:ent\|registerSelector:rs\|state\[2\]  " "   -1.507              -5.972 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.128             -11.584 encoderC1  " "   -1.128             -11.584 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263              -0.936 entrada:ent\|ClockDivider100Hz:cd100\|tmp  " "   -0.263              -0.936 entrada:ent\|ClockDivider100Hz:cd100\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk  " "    0.338               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 entrada:ent\|ClockDivider100Hz:cd100\|tmp  " "    0.353               0.000 entrada:ent\|ClockDivider100Hz:cd100\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 encoderC1  " "    0.354               0.000 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 entrada:ent\|ClockDivider100kHz:cd100k\|tmp  " "    0.354               0.000 entrada:ent\|ClockDivider100kHz:cd100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "    0.487               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 entrada:ent\|keypadEncoder:ke\|dav  " "    0.836               0.000 entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.179               0.000 entrada:ent\|registerSelector:rs\|state\[0\]  " "    1.179               0.000 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.179               0.000 entrada:ent\|registerSelector:rs\|state\[2\]  " "    1.179               0.000 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.232               0.000 entrada:ent\|registerSelector:rs\|state\[1\]  " "    1.232               0.000 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.424               0.000 entrada:ent\|registerSelector:rs\|enabler  " "    1.424               0.000 entrada:ent\|registerSelector:rs\|enabler " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.355 " "Worst-case recovery slack is -8.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.355            -255.486 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "   -8.355            -255.486 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.372             -15.230 encoderC1  " "   -1.372             -15.230 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -2.052 entrada:ent\|registerSelector:rs\|state\[0\]  " "   -0.513              -2.052 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -1.360 entrada:ent\|registerSelector:rs\|state\[1\]  " "   -0.340              -1.360 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315              -1.260 entrada:ent\|registerSelector:rs\|state\[2\]  " "   -0.315              -1.260 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.627 " "Worst-case removal slack is 0.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 entrada:ent\|registerSelector:rs\|state\[2\]  " "    0.627               0.000 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 entrada:ent\|registerSelector:rs\|state\[1\]  " "    0.653               0.000 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 entrada:ent\|registerSelector:rs\|state\[0\]  " "    0.811               0.000 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.437               0.000 encoderC1  " "    1.437               0.000 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.451               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "    1.451               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -130.215 clk  " "   -3.000            -130.215 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.990 encoderC1  " "   -3.000             -20.990 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -110.510 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "   -1.285            -110.510 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -42.405 entrada:ent\|ClockDivider100kHz:cd100k\|tmp  " "   -1.285             -42.405 entrada:ent\|ClockDivider100kHz:cd100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 entrada:ent\|registerSelector:rs\|enabler  " "   -1.285             -12.850 entrada:ent\|registerSelector:rs\|enabler " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 entrada:ent\|ClockDivider100Hz:cd100\|tmp  " "   -1.285              -6.425 entrada:ent\|ClockDivider100Hz:cd100\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 entrada:ent\|keypadEncoder:ke\|dav  " "   -1.285              -6.425 entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[0\]  " "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[1\]  " "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[2\]  " "   -1.285              -5.140 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871701964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871701964 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1700871702281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871702364 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1700871702367 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871702367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.254 " "Worst-case setup slack is -21.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.254            -608.151 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "  -21.254            -608.151 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.716             -38.382 entrada:ent\|ClockDivider100kHz:cd100k\|tmp  " "   -5.716             -38.382 entrada:ent\|ClockDivider100kHz:cd100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.301             -17.677 entrada:ent\|registerSelector:rs\|enabler  " "   -2.301             -17.677 entrada:ent\|registerSelector:rs\|enabler " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.098            -104.608 clk  " "   -2.098            -104.608 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570              -5.775 entrada:ent\|keypadEncoder:ke\|dav  " "   -1.570              -5.775 entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441              -1.664 entrada:ent\|registerSelector:rs\|state\[1\]  " "   -0.441              -1.664 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -1.230 entrada:ent\|registerSelector:rs\|state\[0\]  " "   -0.395              -1.230 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388              -1.445 entrada:ent\|registerSelector:rs\|state\[2\]  " "   -0.388              -1.445 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -0.657 encoderC1  " "   -0.162              -0.657 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 entrada:ent\|ClockDivider100Hz:cd100\|tmp  " "    0.299               0.000 entrada:ent\|ClockDivider100Hz:cd100\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871702373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk  " "    0.173               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 encoderC1  " "    0.181               0.000 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 entrada:ent\|ClockDivider100Hz:cd100\|tmp  " "    0.181               0.000 entrada:ent\|ClockDivider100Hz:cd100\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 entrada:ent\|ClockDivider100kHz:cd100k\|tmp  " "    0.181               0.000 entrada:ent\|ClockDivider100kHz:cd100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "    0.244               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 entrada:ent\|keypadEncoder:ke\|dav  " "    0.248               0.000 entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 entrada:ent\|registerSelector:rs\|state\[0\]  " "    0.540               0.000 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 entrada:ent\|registerSelector:rs\|state\[2\]  " "    0.597               0.000 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 entrada:ent\|registerSelector:rs\|state\[1\]  " "    0.624               0.000 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 entrada:ent\|registerSelector:rs\|enabler  " "    0.702               0.000 entrada:ent\|registerSelector:rs\|enabler " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871702383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.987 " "Worst-case recovery slack is -3.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.987            -121.561 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "   -3.987            -121.561 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -2.608 encoderC1  " "   -0.306              -2.608 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 entrada:ent\|registerSelector:rs\|state\[0\]  " "    0.158               0.000 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 entrada:ent\|registerSelector:rs\|state\[1\]  " "    0.222               0.000 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 entrada:ent\|registerSelector:rs\|state\[2\]  " "    0.231               0.000 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871702390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.333 " "Worst-case removal slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 entrada:ent\|registerSelector:rs\|state\[2\]  " "    0.333               0.000 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 entrada:ent\|registerSelector:rs\|state\[1\]  " "    0.346               0.000 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 entrada:ent\|registerSelector:rs\|state\[0\]  " "    0.407               0.000 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 encoderC1  " "    0.716               0.000 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "    0.742               0.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871702395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -108.111 clk  " "   -3.000            -108.111 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.024 encoderC1  " "   -3.000             -18.024 encoderC1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -86.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp  " "   -1.000             -86.000 entrada:ent\|ClockDivider10Hz:cd10\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -33.000 entrada:ent\|ClockDivider100kHz:cd100k\|tmp  " "   -1.000             -33.000 entrada:ent\|ClockDivider100kHz:cd100k\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 entrada:ent\|registerSelector:rs\|enabler  " "   -1.000             -10.000 entrada:ent\|registerSelector:rs\|enabler " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 entrada:ent\|ClockDivider100Hz:cd100\|tmp  " "   -1.000              -5.000 entrada:ent\|ClockDivider100Hz:cd100\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 entrada:ent\|keypadEncoder:ke\|dav  " "   -1.000              -5.000 entrada:ent\|keypadEncoder:ke\|dav " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 entrada:ent\|registerSelector:rs\|state\[0\]  " "   -1.000              -4.000 entrada:ent\|registerSelector:rs\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 entrada:ent\|registerSelector:rs\|state\[1\]  " "   -1.000              -4.000 entrada:ent\|registerSelector:rs\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 entrada:ent\|registerSelector:rs\|state\[2\]  " "   -1.000              -4.000 entrada:ent\|registerSelector:rs\|state\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700871702401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871702401 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871703080 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871703083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 51 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700871703185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 21:21:43 2023 " "Processing ended: Fri Nov 24 21:21:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700871703185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700871703185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700871703185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871703185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1700871704085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700871704089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 21:21:44 2023 " "Processing started: Fri Nov 24 21:21:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700871704089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700871704089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off proj02 -c proj02 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off proj02 -c proj02" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700871704089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1700871704364 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj02_7_1200mv_85c_slow.vho C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/ simulation " "Generated file proj02_7_1200mv_85c_slow.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700871704596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj02_7_1200mv_0c_slow.vho C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/ simulation " "Generated file proj02_7_1200mv_0c_slow.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700871704720 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj02_min_1200mv_0c_fast.vho C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/ simulation " "Generated file proj02_min_1200mv_0c_fast.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700871704845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj02.vho C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/ simulation " "Generated file proj02.vho in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700871704971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj02_7_1200mv_85c_vhd_slow.sdo C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/ simulation " "Generated file proj02_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700871705074 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj02_7_1200mv_0c_vhd_slow.sdo C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/ simulation " "Generated file proj02_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700871705174 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj02_min_1200mv_0c_vhd_fast.sdo C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/ simulation " "Generated file proj02_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700871705267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proj02_vhd.sdo C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/ simulation " "Generated file proj02_vhd.sdo in folder \"C:/Users/welly/Documents/GitHub/LT38A/projeto02/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700871705367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700871705408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 21:21:45 2023 " "Processing ended: Fri Nov 24 21:21:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700871705408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700871705408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700871705408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700871705408 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Quartus Prime Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700871706006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700871709943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700871709947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 21:21:49 2023 " "Processing started: Fri Nov 24 21:21:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700871709947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700871709947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp proj02 -c proj02 --netlist_type=sgate " "Command: quartus_npp proj02 -c proj02 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700871709947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1700871710047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700871710081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 21:21:50 2023 " "Processing ended: Fri Nov 24 21:21:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700871710081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700871710081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700871710081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700871710081 ""}
