# //  Questa Sim-64
# //  Version 2019.4_2 linux_x86_64 Dec  7 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:14:06 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:14:08 on Sep 02,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:14:09 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(92): (vlog-13300) The task or function 'getIdx' with ref argument 'idx_out' must be automatic.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(92): (vlog-13300) The task or function 'getIdx' with ref argument 'idx_in' must be automatic.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(131): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(149): In, out, or inout does not appear in port list: cfg_data.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(150): In, out, or inout does not appear in port list: cfg_grp.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(175): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(175): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(186): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(186): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(292): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(292): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(295): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(361): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(369): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(369): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(376): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(376): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-13316) Invalid index in range.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-2697) LSB 3 of part-select into 'trans_in_fifo_datain' is out of bounds.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-13316) Invalid index in range.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-2697) LSB 3 of part-select into 'trans_in_fifo_datain' is out of bounds.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(960): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(963): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(963): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(966): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(973): (vlog-2110) Illegal reference to memory "vector_add_1_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(973): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(976): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(983): (vlog-2110) Illegal reference to memory "vector_add_2_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(983): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(986): (vlog-2990) Illegal operation on unpacked type.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1010): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1014): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1103): (vlog-13198) Illegal bit-select into scalar variable "all_AWP_complete".
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1130): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1151): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1153): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1223): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1223): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1255): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1261): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1268): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1284): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1285): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1298): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1299): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1309): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1310): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1340): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1345): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1345): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1421): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1423): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1423): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1424): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1425): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1426): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1426): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1436): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1441): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1442): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1443): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1444): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1445): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1447): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1452): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1453): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1455): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1462): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1462): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1465): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1473): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1478): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1478): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1481): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1482): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1483): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1491): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1499): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1508): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1509): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1510): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1517): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1522): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1522): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1526): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1536): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1537): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1539): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1547): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1548): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1556): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1557): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1567): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(623): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(627): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(713): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(723): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(724): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 15:14:09 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 128, Warnings: 6
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:16:50 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:16:50 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:16:50 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(131): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(149): In, out, or inout does not appear in port list: cfg_data.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(150): In, out, or inout does not appear in port list: cfg_grp.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(175): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(175): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(186): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(186): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(292): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(292): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(295): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(361): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(369): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(369): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(376): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(376): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-13316) Invalid index in range.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-2697) LSB 3 of part-select into 'trans_in_fifo_datain' is out of bounds.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-13316) Invalid index in range.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-2697) LSB 3 of part-select into 'trans_in_fifo_datain' is out of bounds.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(960): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(963): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(963): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(966): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(973): (vlog-2110) Illegal reference to memory "vector_add_1_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(973): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(976): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(983): (vlog-2110) Illegal reference to memory "vector_add_2_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(983): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(986): (vlog-2990) Illegal operation on unpacked type.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1010): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1014): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1103): (vlog-13198) Illegal bit-select into scalar variable "all_AWP_complete".
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1130): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1151): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1153): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1223): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1223): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1255): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1261): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1268): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1284): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1285): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1298): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1299): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1309): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1310): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1340): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1345): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1345): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1421): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1423): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1423): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1424): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1425): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1426): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1426): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1436): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1441): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1442): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1443): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1444): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1445): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1447): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1452): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1453): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1455): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1462): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1462): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1465): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1473): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1478): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1478): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1481): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1482): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1483): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1491): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1499): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1508): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1509): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1510): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1517): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1522): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1522): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1526): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1536): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1537): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1539): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1547): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1548): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1556): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1557): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1567): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(623): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(627): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(713): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(723): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(724): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 15:16:51 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 126, Warnings: 6
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:18:32 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:18:32 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:18:32 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(131): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(149): In, out, or inout does not appear in port list: cfg_data.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(150): In, out, or inout does not appear in port list: cfg_grp.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(175): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(175): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(186): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(186): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(292): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(292): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(295): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(361): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(369): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(369): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(376): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(376): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-13316) Invalid index in range.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-2697) LSB 3 of part-select into 'trans_in_fifo_datain' is out of bounds.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-13316) Invalid index in range.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-2697) LSB 3 of part-select into 'trans_in_fifo_datain' is out of bounds.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(960): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(963): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(963): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(966): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(973): (vlog-2110) Illegal reference to memory "vector_add_1_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(973): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(976): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(983): (vlog-2110) Illegal reference to memory "vector_add_2_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(983): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(986): (vlog-2990) Illegal operation on unpacked type.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1010): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1014): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1103): (vlog-13198) Illegal bit-select into scalar variable "all_AWP_complete".
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1130): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1151): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1153): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1223): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1223): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1255): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1261): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1268): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1284): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1285): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1298): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1299): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1309): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1310): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1340): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1345): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1345): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1421): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1423): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1423): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1424): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1425): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1426): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1426): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1436): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1441): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1442): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1443): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1444): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1445): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1447): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1452): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1453): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1455): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1462): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1462): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1465): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1473): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1478): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1478): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1481): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1482): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1483): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1491): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1499): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1508): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1509): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1510): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1517): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1522): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1522): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1526): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1536): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1537): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1539): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1547): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1548): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1556): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1557): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1567): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(623): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(627): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(713): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(723): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(724): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 15:18:32 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 126, Warnings: 6
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:20:12 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:20:12 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:20:13 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(149): In, out, or inout does not appear in port list: cfg_data.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(150): In, out, or inout does not appear in port list: cfg_grp.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(175): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(175): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(186): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(186): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(292): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(292): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(369): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(369): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(376): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(376): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-13316) Invalid index in range.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(418): (vlog-2697) LSB 3 of part-select into 'trans_in_fifo_datain' is out of bounds.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-13316) Invalid index in range.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(436): (vlog-2697) LSB 3 of part-select into 'trans_in_fifo_datain' is out of bounds.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(957): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(960): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(963): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(963): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(966): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(973): (vlog-2110) Illegal reference to memory "vector_add_1_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(973): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(976): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(983): (vlog-2110) Illegal reference to memory "vector_add_2_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(983): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(986): (vlog-2990) Illegal operation on unpacked type.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1010): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1014): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1103): (vlog-13198) Illegal bit-select into scalar variable "all_AWP_complete".
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1130): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1151): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1153): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1218): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1223): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1223): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1255): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1261): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1268): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1284): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1285): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1298): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1299): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1309): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1310): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1340): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1345): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1345): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1421): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1423): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1423): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1424): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1425): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1426): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1426): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1436): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1441): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1442): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1443): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1444): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1445): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1447): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1452): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1453): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1455): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1462): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1462): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1465): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1473): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1478): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1478): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1481): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1482): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1483): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1491): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1499): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1508): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1509): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1510): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1517): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1522): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1522): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1526): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1536): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1537): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1539): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1547): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1548): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1556): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1557): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1567): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(623): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(627): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(667): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(713): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(723): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(724): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 15:20:13 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 123, Warnings: 6
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:21:11 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:21:11 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:21:11 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(177): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(177): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(188): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(188): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(294): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(294): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(371): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(371): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(378): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(378): (vlog-13316) Invalid index in range.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(420): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(420): (vlog-13316) Invalid index in range.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(420): (vlog-2697) LSB 3 of part-select into 'trans_in_fifo_datain' is out of bounds.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(438): (vlog-13266) No actual value has been specified for a formal argument 'divr' that does not have a default value.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(438): (vlog-13316) Invalid index in range.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(438): (vlog-2697) LSB 3 of part-select into 'trans_in_fifo_datain' is out of bounds.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(959): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(959): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(962): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(965): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(965): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(968): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(975): (vlog-2110) Illegal reference to memory "vector_add_1_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(975): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(978): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(985): (vlog-2110) Illegal reference to memory "vector_add_2_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(985): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(988): (vlog-2990) Illegal operation on unpacked type.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1012): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1014): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1016): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1018): (vlog-2576) [BSOB] - Bit-select into 'trans_in_fifo_dataout' is out of bounds.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1105): (vlog-13198) Illegal bit-select into scalar variable "all_AWP_complete".
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1132): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1153): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1155): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1220): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1220): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1220): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1225): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1225): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1257): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1263): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1270): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1286): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1287): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1300): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1301): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1311): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1312): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1342): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1347): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1347): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1423): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1425): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1425): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1426): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1427): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1428): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1428): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1438): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1443): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1444): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1445): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1446): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1447): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1449): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1455): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1457): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1458): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1467): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1475): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1480): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1480): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1483): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1484): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1485): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1493): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1501): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1507): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1507): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1510): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1511): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1512): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1519): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1524): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1524): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1528): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1529): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1538): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1539): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1541): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1549): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1550): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1558): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1559): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1571): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1571): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(625): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(629): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(715): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(725): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(726): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(743): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(747): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(743): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(747): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(743): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(747): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 15:21:12 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 121, Warnings: 6
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:22:02 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:22:03 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:22:03 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(959): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(959): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(962): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(965): (vlog-2110) Illegal reference to memory "vector_add_0_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(965): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(968): (vlog-2997) Cannot assign a packed type 'reg[0:15]' to an unpacked type 'reg[127:0] $[0:15]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(975): (vlog-2110) Illegal reference to memory "vector_add_1_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(975): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(978): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(985): (vlog-2110) Illegal reference to memory "vector_add_2_d".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(985): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(988): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1105): (vlog-13198) Illegal bit-select into scalar variable "all_AWP_complete".
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1132): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1153): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1155): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1220): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1220): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1220): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1225): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1225): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1257): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1263): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1270): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1286): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1287): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1300): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1301): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1311): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1312): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1342): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1347): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1347): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1423): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1425): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1425): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1426): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1427): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1428): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1428): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1438): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1443): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1444): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1445): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1446): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1447): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1449): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1455): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1457): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1458): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1467): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1475): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1480): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1480): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1483): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1484): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1485): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1493): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1501): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1507): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1507): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1510): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1511): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1512): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1519): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1524): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1524): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1528): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1529): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1538): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1539): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1541): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1549): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1550): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1558): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1559): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1571): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1571): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(625): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(629): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:0]' to a packed type 'reg[127:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(669): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(672): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(715): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(725): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(726): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(743): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(747): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(743): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(747): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(743): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(747): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 15:22:03 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 107, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:26:05 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:26:06 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:26:06 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Warning: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(456): (vlog-2623) Undefined variable: g4.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(485): (vlog-2388) 'g4' already declared in this scope (cnn_layer_accel_FAS) at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(456).
# End time: 15:26:06 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:27:53 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:27:53 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:27:54 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(987): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(987): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:15]' to a packed type 'reg[0:15]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1104): (vlog-13198) Illegal bit-select into scalar variable "all_AWP_complete".
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1131): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1152): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1154): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1219): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1219): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1219): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1224): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1224): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1256): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1262): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1269): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1270): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1286): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1300): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1311): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1342): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1347): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1347): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1423): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1425): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1425): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1426): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1427): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1428): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1428): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1438): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1446): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1447): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1449): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1457): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1458): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1467): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1475): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1480): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1480): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1483): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1484): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1493): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1501): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1507): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1507): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1510): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1511): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1519): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1524): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1524): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1527): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1528): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1541): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1550): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1559): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1571): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1571): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(668): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(670): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(671): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(714): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(724): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(725): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(735): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(737): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(742): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(735): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(737): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(742): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(735): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(737): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(742): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 15:27:54 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 80, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:37:36 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 15:37:36 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 15:37:36 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(996): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(996): (vlog-13215) Cannot assign an unpacked type 'reg[127:0] $[0:15]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1113): (vlog-13198) Illegal bit-select into scalar variable "all_AWP_complete".
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1140): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1161): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1163): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1228): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1228): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1228): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1233): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1233): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1265): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1271): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1278): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1279): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1295): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1309): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1320): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1351): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1356): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1356): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1432): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1434): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1434): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1436): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1437): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1437): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1447): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1455): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1458): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1466): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1467): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1473): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1473): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1476): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1484): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1489): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1489): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1492): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1493): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1502): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1510): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1516): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1516): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1519): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1520): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1528): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1533): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1533): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1536): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1537): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1550): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1559): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1568): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1578): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1580): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1580): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(280): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(280): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(280): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(286): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(679): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(680): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(680): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(680): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(680): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(723): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(733): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(751): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(751): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(751): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 15:37:36 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 89, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:01:11 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:01:11 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:01:11 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(694): near "[": syntax error, unexpected '[', expecting ';'.
# End time: 16:01:12 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:02:08 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:02:08 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:02:08 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(694): near "[": syntax error, unexpected '[', expecting ';'.
# End time: 16:02:08 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:02:22 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:02:23 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:02:23 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: (vlog-13069) /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(694): near "[": syntax error, unexpected '[', expecting ';'.
# End time: 16:02:23 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:03:34 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:03:34 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:03:34 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1116): (vlog-13198) Illegal bit-select into scalar variable "all_AWP_complete".
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1143): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1164): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1166): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1231): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1231): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1231): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1236): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1236): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1268): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1274): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1281): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1282): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1298): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1312): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1323): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1359): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1359): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1437): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1437): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1438): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1439): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1440): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1440): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1450): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1458): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1459): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1461): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1469): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1470): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1476): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1476): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1479): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1487): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1492): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1492): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1495): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1496): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1505): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1513): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1519): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1519): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1522): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1523): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1536): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1536): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1539): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1540): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1553): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1562): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1571): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1581): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1583): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1583): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(679): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(680): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(680): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(680): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(680): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(736): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(746): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(747): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(768): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(768): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(768): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 16:03:34 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 87, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:06:56 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:06:56 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:06:56 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1114): (vlog-13198) Illegal bit-select into scalar variable "all_AWP_complete".
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1141): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1162): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1164): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1229): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1229): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1229): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1234): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1234): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1266): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1272): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1279): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1280): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1296): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1310): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1321): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1352): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1357): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1357): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1433): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1436): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1437): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1438): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1438): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1448): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1457): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1459): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1467): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1468): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1474): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1474): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1477): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1485): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1490): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1490): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1493): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1494): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1503): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1511): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1517): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1517): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1520): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1521): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1529): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1534): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1534): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1537): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1538): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1551): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1560): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1569): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1579): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1581): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1581): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(675): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(678): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(678): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(678): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(678): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 16:06:57 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 87, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:07:56 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:07:56 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:07:57 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1138): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1159): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1161): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1231): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1231): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1263): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1269): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1276): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1277): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1293): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1307): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1318): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1349): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1430): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1432): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1432): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1433): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1434): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1445): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1453): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1465): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1471): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1471): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1474): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1482): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1487): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1487): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1490): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1491): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1500): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1508): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1514): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1514): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1517): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1518): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1526): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1534): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1535): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1548): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1557): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1566): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1576): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1578): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1578): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(675): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(678): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(678): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(678): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(678): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 16:07:57 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 86, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:12:01 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:12:01 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:12:01 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: (vlog-13060) ** while parsing macro expansion: 'UNPACK_ARRAY_1D' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(689)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(689): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error: ** while parsing macro expansion: 'UNPACK_ARRAY_1D' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(689)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(689): (vlog-13205) Syntax error found in the scope following 'g11'. Is there a missing '::'?
# End time: 16:12:02 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:12:49 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:12:49 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:12:49 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: (vlog-13060) ** while parsing macro expansion: 'UNPACK_ARRAY_1D' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error: ** while parsing macro expansion: 'UNPACK_ARRAY_1D' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690): (vlog-13205) Syntax error found in the scope following 'g11'. Is there a missing '::'?
# End time: 16:12:49 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:27 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:13:27 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:13:27 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: (vlog-13060) ** while parsing macro expansion: 'UNPACK_ARRAY_1D' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error: ** while parsing macro expansion: 'UNPACK_ARRAY_1D' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690): (vlog-13205) Syntax error found in the scope following 'g11'. Is there a missing '::'?
# End time: 16:13:27 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:15:17 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:15:17 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:15:18 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: (vlog-13060) ** while parsing macro expansion: 'UNPACK_ARRAY_1D' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error: ** while parsing macro expansion: 'UNPACK_ARRAY_1D' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(690): (vlog-13205) Syntax error found in the scope following 'g11'. Is there a missing '::'?
# End time: 16:15:18 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:16:13 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:16:14 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:16:14 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: (vlog-13060) ** while parsing macro expansion: 'UNPACK_ARRAY_1D' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(692)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(692): near "generate": Cannot nest generate regions.  Try removing inner generate/endgenerate keyword pair.
# ** Error: ** while parsing macro expansion: 'UNPACK_ARRAY_1D' starting at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(692)
# ** at /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(692): (vlog-13205) Syntax error found in the scope following 'g11'. Is there a missing '::'?
# End time: 16:16:14 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:18:31 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:18:31 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:18:31 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(691): (vlog-2730) Undefined variable: 'conv1x1_dwc_fifo_dout_arr'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(692): (vlog-2730) Undefined variable: 'prevMap_fifo_dout_arr'.
# End time: 16:18:31 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:18:41 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:18:41 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:18:42 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1138): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1159): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1161): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1231): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1231): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1263): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1269): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1276): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1277): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1293): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1307): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1318): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1349): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1430): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1432): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1432): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1433): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1434): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1445): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1453): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1465): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1471): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1471): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1474): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1482): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1487): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1487): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1490): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1491): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1500): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1508): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1514): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1514): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1517): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1518): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1526): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1534): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1535): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1548): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1557): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1566): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1576): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1578): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1578): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(674): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(676): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 16:18:42 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 86, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:21:17 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:21:17 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:21:17 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1138): (vlog-2998) Case item comparison:  Cannot mix packed and unpacked types in this operation.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1159): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1161): (vlog-2997) Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2998) Cannot mix packed and unpacked types in this operation.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1231): (vlog-2110) Illegal reference to memory "prevMapFetchCount".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1231): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1263): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1269): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1276): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1277): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1293): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1307): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1318): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1349): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1430): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1432): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1432): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1433): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1434): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1445): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1453): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1465): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1471): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1471): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1474): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1482): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1487): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1487): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1490): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1491): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1500): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1508): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1514): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1514): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1517): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1518): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1526): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1534): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1535): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1548): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1557): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1566): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1576): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[15:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1578): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1578): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(674): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(676): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 16:21:18 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 86, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:23:30 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:23:30 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:23:30 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1263): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1269): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1276): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1277): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1293): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1307): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1318): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1349): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1430): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1432): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1432): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1433): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1434): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1445): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1453): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1465): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1471): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1471): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1474): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1482): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1487): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1487): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1490): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1491): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1500): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1508): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1514): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1514): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1517): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1518): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1526): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1534): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1535): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1548): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1557): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1566): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1578): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1578): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(674): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(676): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 16:23:30 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 79, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:25:57 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 16:25:57 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 16:25:57 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2110) Illegal reference to memory "prevMap_fifo_prog_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1226): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1276): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1277): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1349): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1354): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1430): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1432): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1432): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1433): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1434): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1435): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1445): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1453): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1465): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1471): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1471): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1474): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1482): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1487): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1487): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1490): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1500): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1508): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1514): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1514): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1517): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1526): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1531): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1534): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1548): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1557): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1566): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1578): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1578): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(281): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(674): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(676): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(677): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(734): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(744): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(745): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(755): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(757): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 16:25:57 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 71, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:09:29 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 17:09:29 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:09:29 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(686): (vlog-2730) Undefined variable: 'prevMap_fifo_rden_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(686): (vlog-2730) Undefined variable: 'prevMap_fifo_rden_en'.
# End time: 17:09:29 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:11:12 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 17:11:12 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:11:13 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1280): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1281): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1353): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1358): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1358): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1434): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1436): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1436): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1437): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1438): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1439): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1439): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1449): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1457): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1458): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1460): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1468): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1469): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1475): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1475): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1478): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1486): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1491): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1491): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1494): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1504): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1512): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1518): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1518): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1521): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1530): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1535): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1535): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1538): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1552): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1561): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1570): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1582): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1582): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(676): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(678): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(679): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(679): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(679): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(679): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(738): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(748): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(749): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(761): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(770): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(761): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(770): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(759): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(761): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(770): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 17:11:13 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 69, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:22:47 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 17:22:48 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:22:48 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(624): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1451): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_r'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1463): (vlog-2730) Undefined variable: 'krnl1x1_bram_rden_r'.
# End time: 17:22:48 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:23:51 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 17:23:51 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:23:51 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1283): (vlog-7080) Condition expression must be of singular type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1284): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1356): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1361): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1361): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1437): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1439): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1439): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1440): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1441): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1442): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1442): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1461): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1462): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1473): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1474): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1480): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1480): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1496): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1496): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1523): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1523): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1540): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1540): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1557): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1566): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1575): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1587): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1587): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(679): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(751): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(752): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(769): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(769): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(769): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 17:23:51 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 58, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:32:04 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 17:32:04 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:32:04 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1284): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1356): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1361): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1361): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1437): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1439): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1439): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1440): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1441): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1442): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1442): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1461): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1462): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1473): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1474): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1480): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1480): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1496): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1496): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1523): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1523): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1540): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1540): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1557): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1566): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1575): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1587): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1587): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(679): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(751): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(752): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(769): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(769): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(769): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 17:32:05 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 57, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:36:01 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 17:36:01 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:36:02 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1358): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1363): (vlog-2110) Illegal reference to memory "krnl1x1_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1363): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1439): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1441): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1441): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1442): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1443): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1444): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1444): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1463): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1464): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1475): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1476): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1482): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1482): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1498): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1498): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1525): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1542): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1542): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1559): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1568): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1577): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1589): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1589): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(282): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(679): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(682): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(741): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(751): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(752): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(769): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(769): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(762): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(764): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(769): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(773): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 17:36:02 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 56, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:44:47 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 17:44:47 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:44:47 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1452): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1454): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1455): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg[7:0] $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1456): (vlog-7080) Condition expression must be of singular type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1457): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_rdAddr".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1457): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1476): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1477): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1488): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1489): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1495): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1495): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1511): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1511): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1538): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1538): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1555): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1555): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1572): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1581): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1590): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1602): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1602): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(285): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(285): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(285): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(694): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(697): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(697): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(697): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(697): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(756): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(766): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(767): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(777): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(779): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(784): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(788): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(777): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(779): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(784): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(788): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(777): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(779): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(784): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(788): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 17:44:47 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 53, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
do sim_compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:48:47 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv -work work /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v 
# -- Compiling module glbl
# ** Warning: /home/software/vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v(6): (vlog-2605) empty port name in port list.
# 
# Top level modules:
# 	glbl
# End time: 17:48:48 on Sep 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2019.4_2 Compiler 2019.12 Dec  7 2019
# Start time: 17:48:48 on Sep 02,2020
# vlog -reportprogress 300 -lint -sv "+define+SIMULATION" -work work "+incdir+/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/" "+incdir+/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/" /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v 
# -- Compiling module cnn_layer_accel_FAS
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1476): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1477): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1488): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1489): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1495): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1495): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1511): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1511): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1538): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1538): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1555): (vlog-2110) Illegal reference to memory "prevMap_fifo_empty".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1555): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1572): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1581): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1590): (vlog-2997) Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[0:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1602): (vlog-2110) Illegal reference to memory "outBuf_fifo_prog_full".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(1602): (vlog-2990) Illegal operation on unpacked type.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_0"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(283): Illegal part-select expression for variable "vector_add_out_0"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_1"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(284): Illegal part-select expression for variable "vector_add_out_1"
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(285): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(285): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:15]' to a packed type 'reg[15:0]'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(285): Illegal part-select expression for variable "vector_add_out_2"
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(694): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(697): (vlog-2110) Illegal reference to memory "adder_tree_out".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(697): (vlog-2110) Illegal reference to memory "krnl1x1Bias_bram_dout".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(697): (vlog-2990) Illegal operation on unpacked type.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(697): (vlog-13215) Cannot assign an unpacked type 'reg[15:0] $[0:0]' to a packed type 'reg'.
# ** Error (suppressible): /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(768): (vlog-13198) Illegal bit-select into scalar variable "outBuf_fifo_rden".
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(778): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(779): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(789): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(791): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(796): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(800): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(789): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(791): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(796): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(800): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(789): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(791): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(796): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# ** Error: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/cnn_layer_accel_FAS.v(800): Invalid context for genvar g6. A genvar can be used only inside of the generate loop that it indexes.
# End time: 17:48:48 on Sep 02,2020, Elapsed time: 0:00:00
# Errors: 46, Warnings: 0
# ** Error: /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
# Error in macro ./sim_compile.do line 9
# /home/software/mentor-2019/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(WORKSPACE_PATH)/accel_infst_common/hardware/verilog/ +incdir+$env(WORKSPACE_PATH)/cnn_layer_..."
