

================================================================
== Vivado HLS Report for 'smvm'
================================================================
* Date:           Wed Jun 12 18:31:39 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        smvmProject
* Solution:       Loop2PU2C8iNonZeroEl
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   97|   65|   97|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- loop1   |   64|   96|  8 ~ 12  |          -|          -|      8|    no    |
        | + loop2  |    4|    8|         5|          1|          1| 0 ~ 4 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    557|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    131|
|Register         |        0|      -|     539|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     539|    752|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_679_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_6_fu_675_p2               |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_455_p2                 |     +    |      0|  0|  13|           4|           1|
    |k_1_1_fu_535_p2               |     +    |      0|  0|  39|          32|           2|
    |k_1_fu_502_p2                 |     +    |      0|  0|  39|          32|           1|
    |ytmp_1_1_fu_688_p2            |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_fu_683_p2              |     +    |      0|  0|  39|          32|          32|
    |ap_condition_376              |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_449_p2            |   icmp   |      0|  0|  11|           4|           5|
    |sel_tmp1_fu_580_p2            |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp2_fu_560_p2            |   icmp   |      0|  0|   9|           3|           1|
    |sel_tmp3_fu_585_p2            |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp4_fu_565_p2            |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp6_fu_570_p2            |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp8_fu_575_p2            |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp_fu_555_p2             |   icmp   |      0|  0|   9|           3|           1|
    |tmp_3_1_fu_508_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_471_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran8to9_state4  |    or    |      0|  0|   2|           1|           1|
    |or_cond1_fu_612_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond2_fu_626_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond3_fu_648_p2            |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_598_p2             |    or    |      0|  0|   2|           1|           1|
    |newSel1_fu_604_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_618_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel3_fu_632_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel4_fu_640_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel5_fu_654_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel6_fu_662_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_590_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      6|  0| 557|         299|         449|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter4                         |   9|          2|    1|          2|
    |ap_phi_mux_columnIndex_load_0_p_phi_fu_400_p16  |  44|          9|   32|        288|
    |ap_phi_mux_k1_phi_fu_390_p4                     |   9|          2|   32|         64|
    |i_reg_376                                       |   9|          2|    4|          8|
    |k1_reg_387                                      |   9|          2|   32|         64|
    |ytmp_lcssa_reg_438                              |   9|          2|   32|         64|
    |ytmp_reg_426                                    |   9|          2|   32|         64|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 131|         27|  166|        560|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |i_1_reg_696              |   4|   0|    4|          0|
    |i_reg_376                |   4|   0|    4|          0|
    |k1_reg_387               |  32|   0|   32|          0|
    |k_1_1_reg_831            |  32|   0|   32|          0|
    |k_1_reg_782              |  32|   0|   32|          0|
    |rowPtr_load_reg_721      |  32|   0|   32|          0|
    |tmp_3_1_reg_787          |   1|   0|    1|          0|
    |tmp_3_reg_727            |   1|   0|    1|          0|
    |tmp_6_1_reg_881          |  32|   0|   32|          0|
    |tmp_6_reg_876            |  32|   0|   32|          0|
    |tmp_7_reg_731            |   3|   0|    3|          0|
    |tmp_reg_701              |   4|   0|   64|         60|
    |values_load_1_reg_866    |  32|   0|   32|          0|
    |values_load_reg_856      |  32|   0|   32|          0|
    |x_load_1_reg_871         |  32|   0|   32|          0|
    |x_load_reg_861           |  32|   0|   32|          0|
    |ytmp_lcssa_reg_438       |  32|   0|   32|          0|
    |ytmp_reg_426             |  32|   0|   32|          0|
    |tmp_3_1_reg_787          |  64|  32|    1|          0|
    |tmp_3_reg_727            |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 539|  64|  473|         60|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |      smvm     | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |      smvm     | return value |
|ap_start                |  in |    1| ap_ctrl_hs |      smvm     | return value |
|ap_done                 | out |    1| ap_ctrl_hs |      smvm     | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |      smvm     | return value |
|ap_ready                | out |    1| ap_ctrl_hs |      smvm     | return value |
|rowPtr_address0         | out |    4|  ap_memory |     rowPtr    |     array    |
|rowPtr_ce0              | out |    1|  ap_memory |     rowPtr    |     array    |
|rowPtr_q0               |  in |   32|  ap_memory |     rowPtr    |     array    |
|rowPtr_address1         | out |    4|  ap_memory |     rowPtr    |     array    |
|rowPtr_ce1              | out |    1|  ap_memory |     rowPtr    |     array    |
|rowPtr_q1               |  in |   32|  ap_memory |     rowPtr    |     array    |
|columnIndex_0_address0  | out |    1|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_ce0       | out |    1|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_q0        |  in |   32|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_address1  | out |    1|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_ce1       | out |    1|  ap_memory | columnIndex_0 |     array    |
|columnIndex_0_q1        |  in |   32|  ap_memory | columnIndex_0 |     array    |
|columnIndex_1_address0  | out |    1|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_ce0       | out |    1|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_q0        |  in |   32|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_address1  | out |    1|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_ce1       | out |    1|  ap_memory | columnIndex_1 |     array    |
|columnIndex_1_q1        |  in |   32|  ap_memory | columnIndex_1 |     array    |
|columnIndex_2_address0  | out |    1|  ap_memory | columnIndex_2 |     array    |
|columnIndex_2_ce0       | out |    1|  ap_memory | columnIndex_2 |     array    |
|columnIndex_2_q0        |  in |   32|  ap_memory | columnIndex_2 |     array    |
|columnIndex_2_address1  | out |    1|  ap_memory | columnIndex_2 |     array    |
|columnIndex_2_ce1       | out |    1|  ap_memory | columnIndex_2 |     array    |
|columnIndex_2_q1        |  in |   32|  ap_memory | columnIndex_2 |     array    |
|columnIndex_3_address0  | out |    1|  ap_memory | columnIndex_3 |     array    |
|columnIndex_3_ce0       | out |    1|  ap_memory | columnIndex_3 |     array    |
|columnIndex_3_q0        |  in |   32|  ap_memory | columnIndex_3 |     array    |
|columnIndex_3_address1  | out |    1|  ap_memory | columnIndex_3 |     array    |
|columnIndex_3_ce1       | out |    1|  ap_memory | columnIndex_3 |     array    |
|columnIndex_3_q1        |  in |   32|  ap_memory | columnIndex_3 |     array    |
|columnIndex_4_address0  | out |    1|  ap_memory | columnIndex_4 |     array    |
|columnIndex_4_ce0       | out |    1|  ap_memory | columnIndex_4 |     array    |
|columnIndex_4_q0        |  in |   32|  ap_memory | columnIndex_4 |     array    |
|columnIndex_4_address1  | out |    1|  ap_memory | columnIndex_4 |     array    |
|columnIndex_4_ce1       | out |    1|  ap_memory | columnIndex_4 |     array    |
|columnIndex_4_q1        |  in |   32|  ap_memory | columnIndex_4 |     array    |
|columnIndex_5_address0  | out |    1|  ap_memory | columnIndex_5 |     array    |
|columnIndex_5_ce0       | out |    1|  ap_memory | columnIndex_5 |     array    |
|columnIndex_5_q0        |  in |   32|  ap_memory | columnIndex_5 |     array    |
|columnIndex_5_address1  | out |    1|  ap_memory | columnIndex_5 |     array    |
|columnIndex_5_ce1       | out |    1|  ap_memory | columnIndex_5 |     array    |
|columnIndex_5_q1        |  in |   32|  ap_memory | columnIndex_5 |     array    |
|columnIndex_6_address0  | out |    1|  ap_memory | columnIndex_6 |     array    |
|columnIndex_6_ce0       | out |    1|  ap_memory | columnIndex_6 |     array    |
|columnIndex_6_q0        |  in |   32|  ap_memory | columnIndex_6 |     array    |
|columnIndex_6_address1  | out |    1|  ap_memory | columnIndex_6 |     array    |
|columnIndex_6_ce1       | out |    1|  ap_memory | columnIndex_6 |     array    |
|columnIndex_6_q1        |  in |   32|  ap_memory | columnIndex_6 |     array    |
|columnIndex_7_address0  | out |    1|  ap_memory | columnIndex_7 |     array    |
|columnIndex_7_ce0       | out |    1|  ap_memory | columnIndex_7 |     array    |
|columnIndex_7_q0        |  in |   32|  ap_memory | columnIndex_7 |     array    |
|columnIndex_7_address1  | out |    1|  ap_memory | columnIndex_7 |     array    |
|columnIndex_7_ce1       | out |    1|  ap_memory | columnIndex_7 |     array    |
|columnIndex_7_q1        |  in |   32|  ap_memory | columnIndex_7 |     array    |
|values_address0         | out |    4|  ap_memory |     values    |     array    |
|values_ce0              | out |    1|  ap_memory |     values    |     array    |
|values_q0               |  in |   32|  ap_memory |     values    |     array    |
|values_address1         | out |    4|  ap_memory |     values    |     array    |
|values_ce1              | out |    1|  ap_memory |     values    |     array    |
|values_q1               |  in |   32|  ap_memory |     values    |     array    |
|y_address0              | out |    3|  ap_memory |       y       |     array    |
|y_ce0                   | out |    1|  ap_memory |       y       |     array    |
|y_we0                   | out |    1|  ap_memory |       y       |     array    |
|y_d0                    | out |   32|  ap_memory |       y       |     array    |
|x_address0              | out |    3|  ap_memory |       x       |     array    |
|x_ce0                   | out |    1|  ap_memory |       x       |     array    |
|x_q0                    |  in |   32|  ap_memory |       x       |     array    |
|x_address1              | out |    3|  ap_memory |       x       |     array    |
|x_ce1                   | out |    1|  ap_memory |       x       |     array    |
|x_q1                    |  in |   32|  ap_memory |       x       |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

