{
  "name": "SAED 32nm Generic Library",
  "tarballs": [
    {
      "path": "SAED32_EDK_OPEN_ACCESS_LIBS_07222015.tar.gz",
      "homepage": "http://www.synopsys.com/Community/UniversityProgram/Pages/32-28nm-ipdk.aspx",
      "base var": "SAED32_TARBALL_DIR"
    },
    {
      "path": "SAED_EDK32.28nm_CORE_LVT_v_01132015.tar.gz",
      "homepage": "http://www.synopsys.com/Community/UniversityProgram/Pages/32-28nm-ipdk.aspx",
      "base var": "SAED32_TARBALL_DIR"
    },
    {
      "path": "SAED_EDK32.28nm_CORE_RVT_v_01132015.tar.gz",
      "homepage": "http://www.synopsys.com/Community/UniversityProgram/Pages/32-28nm-ipdk.aspx",
      "base var": "SAED32_TARBALL_DIR"
    },
    {
      "path": "SAED_EDK32.28nm_CORE_HVT_v_01132015.tar.gz",
      "homepage": "http://www.synopsys.com/Community/UniversityProgram/Pages/32-28nm-ipdk.aspx",
      "base var": "SAED32_TARBALL_DIR"
    },
    {
      "path": "SAED_EDK32.28nm_IO_v_01132015.tar.gz",
      "homepage": "http://www.synopsys.com/Community/UniversityProgram/Pages/32-28nm-ipdk.aspx",
      "base var": "SAED32_TARBALL_DIR"
    },
    {
      "path": "SAED_EDK32.28nm_PLL_v_01132015.tar.gz",
      "homepage": "http://www.synopsys.com/Community/UniversityProgram/Pages/32-28nm-ipdk.aspx",
      "base var": "SAED32_TARBALL_DIR"
    },
    {
      "path": "SAED_EDK32.28nm_REF_v_01132015.tar.gz",
      "homepage": "http://www.synopsys.com/Community/UniversityProgram/Pages/32-28nm-ipdk.aspx",
      "base var": "SAED32_TARBALL_DIR"
    },
    {
      "path": "SAED_EDK32.28nm_SRAM_v_01132015.tar.gz",
      "homepage": "http://www.synopsys.com/Community/UniversityProgram/Pages/32-28nm-ipdk.aspx",
      "base var": "SAED32_TARBALL_DIR"
    },
    {
      "path": "SAED_EDK32.28nm_TECH_v_01132015.tar.gz",
      "homepage": "http://www.synopsys.com/Community/UniversityProgram/Pages/32-28nm-ipdk.aspx",
      "base var": "SAED32_TARBALL_DIR"
    },
    {
      "path": "SAED_PDK32nm_v1.6_05182016.tar.gz",
      "homepage": "http://www.synopsys.com/Community/UniversityProgram/Pages/32-28nm-ipdk.aspx",
      "base var": "SAED32_TARBALL_DIR"
    }
  ],
  "libraries": [
    {
      "liberty file": "SAED_EDK32.28nm_CORE_RVT_v_01132015.tar.gz/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.lib",
      "verilog file": "SAED_EDK32.28nm_CORE_RVT_v_01132015.tar.gz/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v",
      "milkyway lib in dir": "SAED_EDK32.28nm_CORE_RVT_v_01132015.tar.gz/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m/lib",
      "tlu+ files" : {
         "min cap": "SAED_EDK32.28nm_TECH_v_01132015.tar.gz/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus",
         "max cap": "SAED_EDK32.28nm_TECH_v_01132015.tar.gz/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus"
      },
      "milkyway techfile": "SAED_EDK32.28nm_TECH_v_01132015.tar.gz/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf",
      "openaccess techfile": "SAED_EDK32.28nm_TECH_v_01132015.tar.gz/SAED32_EDK/tech/milkyway/saed32nm_1p9m_oa.tf",
      "ccs library file": "SAED_EDK32.28nm_CORE_RVT_v_01132015.tar.gz/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt1p05v25c.db",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "1.05 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "type": "stdcell",
          "vt": "RVT"
        }
      ]
    },
    {
      "liberty file": "SAED_EDK32.28nm_SRAM_v_01132015.tar.gz/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.lib",
      "verilog file": "SAED_EDK32.28nm_SRAM_v_01132015.tar.gz/SAED32_EDK/lib/sram/verilog/saed32sram.v",
      "milkyway lib in dir": "SAED_EDK32.28nm_SRAM_v_01132015.tar.gz/SAED32_EDK/lib/sram/milkyway/SRAM32NM/lib",
      "ccs library file": "SAED_EDK32.28nm_SRAM_v_01132015.tar.gz/SAED32_EDK/lib/sram/db_ccs/saed32sram_tt1p05v25c.db",
      "corner": {
        "nmos": "typical",
        "pmos": "typical",
        "temperature": "25 C"
      },
      "supplies": {
        "VDD": "1.05 V",
        "GND": "0 V"
      },
      "provides": [
        {
          "type": "sram",
          "name": "SRAM1RW1024x8",
          "width": 8,
          "depth": 1024,
          "ports": [
            {
              "address port name": "A",
              "address port polarity": "active high",
              "clock port name": "CE",
              "clock port polarity": "positive edge",
              "write enable port name": "WEB",
              "write enable port polarity": "active low",
              "read enable port name": "OEB",
              "read enable port polarity": "active low",
              "chip enable port name": "CSB",
              "chip enable port polarity": "active low",
              "output port name": "O",
              "output port polarity": "active high",
              "input port name": "I",
              "input port polarity": "active high"
            }
          ]
        },
        {
          "type": "sram",
          "name": "SRAM1RW512x32",
          "width": 32,
          "depth": 512,
          "ports": [
            {
              "address port name": "A",
              "address port polarity": "active high",
              "clock port name": "CE",
              "clock port polarity": "positive edge",
              "write enable port name": "WEB",
              "write enable port polarity": "active low",
              "read enable port name": "OEB",
              "read enable port polarity": "active low",
              "chip enable port name": "CSB",
              "chip enable port polarity": "active low",
              "output port name": "O",
              "output port polarity": "active high",
              "input port name": "I",
              "input port polarity": "active high"
            }
          ]
        },
        {
          "type": "sram",
          "name": "SRAM1RW64x128",
          "width": 128,
          "depth": 64,
          "ports": [
            {
              "address port name": "A",
              "address port polarity": "active high",
              "clock port name": "CE",
              "clock port polarity": "positive edge",
              "write enable port name": "WEB",
              "write enable port polarity": "active low",
              "read enable port name": "OEB",
              "read enable port polarity": "active low",
              "chip enable port name": "CSB",
              "chip enable port polarity": "active low",
              "output port name": "O",
              "output port polarity": "active high",
              "input port name": "I",
              "input port polarity": "active high"
            }
          ]
        },
        {
          "type": "sram",
          "name": "SRAM1RW64x32",
          "width": 32,
          "depth": 64,
          "ports": [
            {
              "address port name": "A",
              "address port polarity": "active high",
              "clock port name": "CE",
              "clock port polarity": "positive edge",
              "write enable port name": "WEB",
              "write enable port polarity": "active low",
              "read enable port name": "OEB",
              "read enable port polarity": "active low",
              "chip enable port name": "CSB",
              "chip enable port polarity": "active low",
              "output port name": "O",
              "output port polarity": "active high",
              "input port name": "I",
              "input port polarity": "active high"
            }
          ]
        },
        {
          "type": "sram",
          "name": "SRAM1RW64x8",
          "width": 8,
          "depth": 64,
          "ports": [
            {
              "address port name": "A",
              "address port polarity": "active high",
              "clock port name": "CE",
              "clock port polarity": "positive edge",
              "write enable port name": "WEB",
              "write enable port polarity": "active low",
              "read enable port name": "OEB",
              "read enable port polarity": "active low",
              "chip enable port name": "CSB",
              "chip enable port polarity": "active low",
              "output port name": "O",
              "output port polarity": "active high",
              "input port name": "I",
              "input port polarity": "active high"
            }
          ]
        },
        {
          "type": "sram",
          "name": "SRAM1RW512x8",
          "width": 8,
          "depth": 512,
          "ports": [
            {
              "address port name": "A",
              "address port polarity": "active high",
              "clock port name": "CE",
              "clock port polarity": "positive edge",
              "write enable port name": "WEB",
              "write enable port polarity": "active low",
              "read enable port name": "OEB",
              "read enable port polarity": "active low",
              "chip enable port name": "CSB",
              "chip enable port polarity": "active low",
              "output port name": "O",
              "output port polarity": "active high",
              "input port name": "I",
              "input port polarity": "active high"
            }
          ]
        },
        {
          "type": "sram",
          "name": "SRAM2RW64x32",
          "width": 32,
          "depth": 64,
          "ports": [
            {
              "address port name": "A1",
              "address port polarity": "active high",
              "clock port name": "CE1",
              "clock port polarity": "positive edge",
              "write enable port name": "WEB1",
              "write enable port polarity": "active low",
              "read enable port name": "OEB1",
              "read enable port polarity": "active low",
              "chip enable port name": "CSB1",
              "chip enable port polarity": "active low",
              "output port name": "O1",
              "output port polarity": "active high",
              "input port name": "I1",
              "input port polarity": "active high"
            },
            {
              "address port name": "A2",
              "address port polarity": "active high",
              "clock port name": "CE2",
              "clock port polarity": "positive edge",
              "write enable port name": "WEB2",
              "write enable port polarity": "active low",
              "read enable port name": "OEB2",
              "read enable port polarity": "active low",
              "chip enable port name": "CSB2",
              "chip enable port polarity": "active low",
              "output port name": "O2",
              "output port polarity": "active high",
              "input port name": "I2",
              "input port polarity": "active high"
            }
          ]
        }
      ]
    }
  ]
}
