# UART-using-Verilog
This repository contains Verilog code for implementing UART (Universal Asynchronous Receiver-Transmitter) communication. The project includes modules for the transmitter and receiver, along with a testbench for verification.
