# Week 2 Task â€“ BabySoC Fundamentals & Functional Modelling ğŸš€

## Objective ğŸ¯
The goal of this task is to understand **System-on-Chip (SoC) fundamentals** and practice **functional modelling** of the BabySoC using **Icarus Verilog** and **GTKWave**.  

---

## Part 1 â€“ Theory (Conceptual Understanding) ğŸ“š

### What is a System-on-Chip (SoC)? ğŸ’¡
A **System-on-Chip (SoC)** is a mini-computer on a single chip. It combines the CPU, memory, interfaces, and other components, making devices **smaller, faster, and more energy-efficient**.  

**Key benefits:**  
- ğŸ  **Space Saving:** All components on one chip.  
- ğŸ”‹ **Energy Efficient:** Short connections reduce power consumption.  
- âš¡ **High Performance:** Data moves quickly inside the chip.  
- ğŸ’° **Cost Effective:** Cheaper than using separate parts.  
- âœ… **Reliable:** Fewer parts, fewer failures.  

---

### Components of a Typical SoC ğŸ§©
- **CPU ğŸ§ :** Executes instructions and manages data.  
- **Memory ğŸ’¾:**  
  - **RAM:** Temporary storage.  
  - **ROM/Flash:** Permanent storage.  
- **I/O Ports ğŸ”Œ:** Connects to external devices like USB, cameras, audio.  
- **GPU ğŸ¨:** Handles graphics and visuals.  
- **DSP ğŸµ:** Processes audio and video signals.  
- **Power Management âš¡:** Optimizes energy use.  
- **Special Features ğŸŒ:** Optional modules like Wi-Fi, Bluetooth, or security.  

---

### Types of SoCs ğŸ› ï¸
- **Microcontroller-based SoC:** Low-power devices like IoT gadgets.  
- **Microprocessor-based SoC:** Supports operating systems, used in smartphones/tablets.  
- **Application-Specific SoC (ASIC):** Optimized for tasks like AI, graphics, or multimedia.  

---

## BabySoC â€“ A Learning SoC ğŸ¼ğŸ’»

**VSDBabySoC** is a small, open-source SoC using the **RVMYTH RISC-V CPU**. It is designed as a **learning platform** for digital and analog interfacing.  

### Key Components âš™ï¸

#### 1. RVMYTH CPU ğŸ§ 
- **Open-source RISC-V core** designed for simplicity and educational purposes.  
- Handles **instruction execution, data processing, and register management**.  
- In BabySoC, register **`r17`** is used to hold values for **DAC conversion**, allowing the system to generate analog outputs.  
- RVMYTH demonstrates **basic CPU functionality**, making it ideal for functional modelling and understanding core CPU operations.  

#### 2. Phase-Locked Loop (PLL) â±ï¸
- A **control system** that generates a clock signal synchronized to an input reference.  
- BabySoC uses an **8x PLL** to produce a stable and synchronized clock for the CPU and DAC.  
- **Main components of a PLL:**  
  - **Phase Detector:** Compares input and output phases and generates an error signal.  
  - **Loop Filter:** Smooths the error signal into a control voltage.  
  - **Voltage-Controlled Oscillator (VCO):** Adjusts frequency based on control voltage.  
- **Function:** Ensures all components run in sync, prevents timing mismatches, and provides frequency stability.  

#### 3. Digital-to-Analog Converter (DAC) ğŸ”ŠğŸ“º
- Converts **digital values from RVMYTH** into **analog signals**.  
- BabySoC uses a **10-bit DAC**, which can output **1024 distinct voltage levels**, allowing fine control over the analog signal.  
- Two common DAC types:  
  - **Weighted Resistor DAC:** Uses resistors of different weights.  
  - **R-2R Ladder DAC:** Uses a repeating resistor network for simpler and scalable design.  
- **Purpose in BabySoC:** Interface with devices like **speakers, TVs, or other analog systems**, demonstrating real-world digital-to-analog conversion.  

---

### BabySoC Functional Diagram ğŸ–¼ï¸
                        
                                      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                      â”‚  Clock In   â”‚
                                      â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                                            â”‚
                                           PLL â±ï¸
                                            â”‚
                                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”
                                    â”‚   RVMYTH CPU   â”‚ ğŸ§ 
                                    â”‚  (Registers)   â”‚
                                    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                            â”‚
                                            â–¼
                                           DAC ğŸ”Š
                                            â”‚
                                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”
                                   â”‚ ExternalDevices â”‚ ğŸ“ºğŸµ
                                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜



---

### Functional Modelling ğŸ§ª
Functional modelling is done **before RTL or physical design** to:  
- âœ… Test the logic of each module.  
- âœ… Verify data flow between CPU, PLL, and DAC.  
- âœ… Ensure expected behavior in simulation.  

**Tools used:**  
- **Icarus Verilog:** Simulate BabySoC modules.  
- **GTKWave:** Visualize signals, clocks, and DAC outputs.  

---

## Summary âœ¨
BabySoC is a **hands-on platform** for understanding SoC fundamentals, including **CPU operation, clock generation, and digital-to-analog interfacing**. Functional modelling allows testing in a **simulation environment**, bridging the gap between theoretical concepts and real-world implementation.  

Learning BabySoC provides a strong foundation for **RTL design, timing analysis, and analog-digital integration** in modern embedded systems.  

---

**References ğŸ”—**  
- [Fundamentals of SoC Design Notes](https://github.com/hemanthkumardm/SFAL-VSD-SoC-Journey/tree/main/11.%20Fundamentals%20of%20SoC%20Design)

