<p>The purpose of this study is to show how much performance could be achieved using NCore 3.2.</p><p>ARTG is being updated by software team, and in this test, we will apply only X-Y and Y-X algorithm. ARTG is not considering any performance input yet. </p><p>Currently using software configuring switch which consists of splitter/merger, and considering to use sym_ibuf_switch.</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367109/Ncore+3.2+1.0+Configuration" data-linked-resource-id="247367109" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 1.0 Configuration</a></p><h3 id="Ncore3.2Meshperftesting-BasicSyntheticTest:Non-snooptraffic,Read/Writeseparately"><strong><u>Basic Synthetic Test: Non-snoop traffic, Read/Write separately </u><span> </span> </strong></h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 68.3004%;"><colgroup><col style="width: 34.655%;"/><col style="width: 35.3503%;"/><col style="width: 30.02%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Test List</p></th><th style="text-align: left;" class="confluenceTh"><p>Expected results and comparison with previous ARTG</p></th><th colspan="1" class="confluenceTh">Observation in general</th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367134/Ncore+3.2+1.1+Empty+pipe+latency" data-linked-resource-id="247367134" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 1.1 Empty pipe latency</a></p></td><td style="text-align: left;" class="confluenceTd"><p>Switch will consume one cycle. Should avoid unnecessary latency/bubble. </p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367149/Ncore+3.2+1.2+CAIUs+standalone+read+OR+write+back+to+back+test+System+Cache+hit+and+miss+SF+miss+only" data-linked-resource-id="247367149" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 1.2 CAIUs standalone read OR write back to back test, System Cache hit and miss (SF miss only)</a></td><td colspan="1" style="text-align: left;" class="confluenceTd"><div class="content-wrapper"><p><span class="legacy-color-text-default">Read: 100% IP BW</span></p><p><span class="legacy-color-text-default">Write: 100% IP BW </span></p></div></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367176/Ncore+3.2+1.3+Two+CAIUs+read+or+write+concurrent+test+SF+miss+only" data-linked-resource-id="247367176" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 1.3 Two CAIUs read or write concurrent test (SF miss only)</a></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p><span class="legacy-color-text-default">Read: ~ 100% of the system BW</span></p><p><span class="legacy-color-text-default">Write: ~100% of the system BW</span></p><p><span class="legacy-color-text-default">May observe bottleneck caused by link limitation</span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367221/Ncore+3.2+1.4+Four+CAIUs+concurrent+read+OR+write+cache+hit+miss+SF+miss+only" data-linked-resource-id="247367221" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 1.4 Four CAIUs concurrent read OR write (cache hit/miss, SF miss only)</a></td><td colspan="1" class="confluenceTd">(1) Compared with previous ARTG algorithm. Showing worse results now. </td><td colspan="1" class="confluenceTd">(2) With the mesh structure, read/write performance degradation but write shows observing huge performance drop (it might be due to the fact that legacy ARTG uses YX routing by default, while the novel uses XY; otherwise, they're supposed to be the same). </td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367261/Ncore+3.2+1.5+Eight+CAIUs+concurrent+read+OR+write+cache+hit+miss+SF+miss+only" data-linked-resource-id="247367261" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 1.5 Eight CAIUs concurrent read OR write (cache hit/miss, SF miss only)</a></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="Ncore3.2Meshperftesting-(2)BasicSyntheticTest:Read/Writecombine,SnoopStressTest"><strong><u>(2) Basic Synthetic Test: Read/Write combine, Snoop Stress Test</u><span> </span> </strong></h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 68.3004%;"><colgroup><col style="width: 34.655%;"/><col style="width: 35.3503%;"/><col style="width: 30.02%;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Test List</p></th><th style="text-align: left;" class="confluenceTh"><p>Expected results and comparison with previous ARTG</p></th><th colspan="1" class="confluenceTh">Observation in general</th></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367296/Ncore+3.2+2.1+Eight+CAIUs+concurrent+read+OR+write+with+modified+configuration" data-linked-resource-id="247367296" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2 2.1 Eight CAIUs concurrent read OR write with modified configuration</a></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">CAIUs standalone read AND write back to back test (read 70%, Write 30%), System Cache hit and miss</td><td style="text-align: left;" class="confluenceTd"><p><span class="legacy-color-text-default">Read: 100% IP BW</span></p><p><span class="legacy-color-text-default">Write: 100% IP BW</span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">CAIUs concurrent read AND write back to back test (read 70%, Write 30%), System Cache hit and miss</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p><span class="legacy-color-text-default">Read: ~ 100% of the system BW</span></p><p><span class="legacy-color-text-default">Write: ~100% of the system BW</span></p><p><span class="legacy-color-text-default">May observe bottleneck caused by link limitation</span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="Ncore3.2Meshperftesting-(3)Usecasebasedsyntheticscenario"><strong><u>(3) Use case based synthetic scenario </u><span> </span> </strong></h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 423.896px;"><colgroup><col style="width: 168.802px;"/><col style="width: 254.094px;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Test List</p></th><th style="text-align: left;" class="confluenceTh"><p>Summary</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd"><br/></td><td style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td></tr></tbody></table></div><h3 id="Ncore3.2Meshperftesting-(4)Scenariotest:SimpleADASscenario"><strong><u>(4) Scenario test: Simple ADAS scenario</u><span> </span> </strong></h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 424.958px;"><colgroup><col style="width: 169.406px;"/><col style="width: 254.552px;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><p>Test List</p></th><th style="text-align: left;" class="confluenceTh"><p>Summary</p></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd"><br/></td><td style="text-align: left;" class="confluenceTd"><p><br/></p></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td></tr></tbody></table></div>