/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2025. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#include "ascend/include/DynamicCVPipeline/SplitDataflow/InterCoreTransferAndSync.h"
#include "ascend/include/DynamicCVPipeline/SplitDataflow/Utils.h"

#include <algorithm>
#include <memory>
#include <optional>

#include "ascend/include/DynamicCVPipeline/Common/FlagIdManager.h"
#include "ascend/include/DynamicCVPipeline/Common/Utils.h"
#include "ascend/include/DynamicCVPipeline/SplitDataflow/DataDependencyAnalysis.h"
#include "ascend/include/DynamicCVPipeline/SplitDataflow/FlagIdReuse.h"

#include "Utils/Utils.h"
#include "bishengir/Dialect/Annotation/IR/Annotation.h"
#include "bishengir/Dialect/HIVM/IR/HIVM.h"
#include "bishengir/Dialect/HIVM/IR/HIVMImpl.h"
#include "bishengir/Dialect/HIVM/IR/HIVMInterfaces.h"
#include "mlir/Dialect/Arith/IR/Arith.h"
#include "mlir/Dialect/Bufferization/IR/Bufferization.h"
#include "mlir/Dialect/Func/IR/FuncOps.h"
#include "mlir/Dialect/LLVMIR/LLVMDialect.h"
#include "mlir/Dialect/Linalg/IR/Linalg.h"
#include "mlir/Dialect/MemRef/IR/MemRef.h"
#include "mlir/IR/Block.h"
#include "mlir/IR/Builders.h"
#include "mlir/IR/Dominance.h"
#include "mlir/IR/Operation.h"
#include "mlir/Pass/Pass.h"
#include "mlir/Transforms/DialectConversion.h"
#include "llvm/ADT/DenseSet.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/Support/Debug.h"

using namespace mlir;

static constexpr const char *DEBUG_TYPE = "inter-core-transfer-and-sync";
#define LOG_DEBUG(...)                                                         \
  LLVM_DEBUG(llvm::dbgs() << " [" << DEBUG_TYPE << "] " << __VA_ARGS__)

using namespace mlir::triton;
using namespace hivm;

static constexpr int kIntegerBitWidth = 32;
static constexpr int NzDimWidth = 16;

static uint64_t getElemBytesForAlign(Type t) {
  static constexpr uint64_t kBitsPerByte = 8;
  if (auto ft = dyn_cast<FloatType>(t)) {
    return (uint64_t)((ft.getWidth() + kBitsPerByte - 1) / kBitsPerByte);
  }
  if (auto it = dyn_cast<IntegerType>(t)) {
    return (uint64_t)((it.getWidth() + kBitsPerByte - 1) / kBitsPerByte);
  }
  if (isa<IndexType>(t)) {
    return 8ULL;
  }
  if (auto ct = dyn_cast<ComplexType>(t)) {
    return 2ULL * getElemBytesForAlign(ct.getElementType());
  }
  return 0ULL;
}

static uint64_t getBlockElemsFor32BAlign(Type elemType) {
  constexpr uint64_t kAlignBytes = 32;
  uint64_t elemBytes = getElemBytesForAlign(elemType);
  if (elemBytes == 0) {
    return -1;
  }
  if (elemBytes < 0 || kAlignBytes % elemBytes != 0) {
    return -1;
  }
  if (elemBytes >= kAlignBytes) {
    return 1;
  }
  return kAlignBytes / elemBytes;
}

static void attachCommonTags(Operation *op, int blockId, StringRef coreType) {
  MLIRContext *ctx = op->getContext();
  setOpBlockId(op, blockId);
  setOpCoreType(op, coreType);
}

static void attachTransferTags(Operation *op, int blockId, StringRef coreType,
                               int transferId) {
  MLIRContext *ctx = op->getContext();
  setOpBlockId(op, blockId);
  setOpCoreType(op, coreType);
  op->setAttr(
      CVPipeline::kTransferId,
      IntegerAttr::get(IntegerType::get(ctx, kIntegerBitWidth), transferId));
}

static void attachAnalyzeFlagIdTag(Operation *op) {
  MLIRContext *ctx = op->getContext();
  op->setAttr(CVPipeline::kAnalyzeFlagId, UnitAttr::get(ctx));
}

// Block Start/End Operation Retrieval
std::pair<mlir::Operation *, mlir::Operation *>
InterCoreTransferAndSyncPass::getBlockStartEnd(int targetId,
                                               mlir::ModuleOp module) {
  mlir::Operation *knownOpInBlock = nullptr;
  module.walk<WalkOrder::PreOrder>([&](mlir::Operation *op) {
    if (knownOpInBlock) {
      return;
    }
    if (CVPipeline::getOpBlockId(op).value_or(-1) == targetId) {
      knownOpInBlock = op;
    }
  });

  if (!knownOpInBlock) {
    return {nullptr, nullptr};
  }

  mlir::Block *block = knownOpInBlock->getBlock();
  if (!block)
    return {nullptr, nullptr};

  mlir::Operation *start = nullptr;
  mlir::Operation *end = nullptr;

  // Iterate through all operations in the current block
  for (Operation &op : *block) {
    auto blockIdOpt = CVPipeline::getOpBlockId(&op);
    if (!blockIdOpt) {
      continue;
    }
    int blockId = static_cast<int>(*blockIdOpt);
    if (!start) {
      if (targetId == blockId) {
        start = &op;
        end = &op;
      }
    } else {
      if (targetId == blockId) {
        end = &op;
      } else {
        break;
      }
    }
  }
  return {start, end};
}

bool InterCoreTransferAndSyncPass::isOuterLayerDependency(
    size_t depIndex, mlir::Operation *currProdEnd,
    mlir::Operation *currConsStart,
    llvm::SmallVector<DependencyInfo> &memDependencies) {
  if (!currProdEnd || !currConsStart) {
    return false;
  }
  mlir::Block *currBlock = currProdEnd->getBlock();
  if (currBlock != currConsStart->getBlock()) {
    return false;
  }
  for (size_t i = 0; i < memDependencies.size(); ++i) {
    if (i == depIndex) {
      continue;
    }
    auto &otherDep = memDependencies[i];

    if (otherDep.type != memDependencies[depIndex].type) {
      continue;
    }

    auto [otherProdStart, otherProdEnd] =
        getBlockStartEnd(otherDep.producerBlockId, module);
    auto [otherConsStart, otherConsEnd] =
        getBlockStartEnd(otherDep.consumerBlockId, module);

    if (!otherProdEnd || !otherConsStart) {
      continue;
    }

    if (otherProdEnd->getBlock() != currBlock ||
        otherConsStart->getBlock() != currBlock) {
      continue;
    }

    // otherProdEnd is before currProdEnd
    // AND currConsStart is before otherConsStart
    bool isOtherInsideCurrent = !otherProdEnd->isBeforeInBlock(currProdEnd) &&
                                !currConsStart->isBeforeInBlock(otherConsStart);

    if (otherProdEnd == currProdEnd && otherConsStart == currConsStart) {
      if (i < depIndex) {
        // if otherDep has smaller index, current dep is outer layer and can be
        // skipped
        return true;
      }
    } else if (isOtherInsideCurrent) {
      return true;
    }
  }

  return false;
}

// Nd2NzNormalizer
SmallVector<int64_t> InterCoreTransferAndSyncPass::computeExpectedShape(
    mlir::Value depValue, bool isMatmulA, bool isMatmulB,
    bool isOnlyDepInMatmul) {
  auto tensorTy = dyn_cast<TensorType>(depValue.getType());
  static constexpr int NdShapeLength = 2;
  if (!tensorTy || tensorTy.getRank() != NdShapeLength) {
    LOG_DEBUG("source shape is not 2-dim!");
    CVPipeline::setFallbackAttr(module, CVPipeline::ERRCODE_FAILED);
    return {};
  }

  int64_t M = tensorTy.getDimSize(0);
  int64_t N = tensorTy.getDimSize(1);

  // Compute bit width & Nwidth
  int64_t nWidth = getBlockElemsFor32BAlign(tensorTy.getElementType());
  if (nWidth == 0) {
    LOG_DEBUG("Unsupported element type for 32B alignment.\n");
    return {M, N};
  }

  int mRound = NzDimWidth;
  int nRound = nWidth;
  if (isMatmulA && isMatmulB) {
    mRound = std::max<int64_t>(NzDimWidth, nWidth);
    nRound = std::max<int64_t>(NzDimWidth, nWidth);
  }
  if (!isOnlyDepInMatmul && isMatmulA) {
    nRound = std::max<int64_t>(NzDimWidth, nWidth);
  }
  if (!isOnlyDepInMatmul && isMatmulB) {
    mRound = std::max<int64_t>(NzDimWidth, nWidth);
  }
  LOG_DEBUG("mRound: " << mRound << "\n");
  LOG_DEBUG("nRound: " << nRound << "\n");
  // Calculate newM / newN using the formula
  int64_t blM = (M + mRound - 1) / mRound;
  int64_t newM = blM * mRound;

  int64_t blN = (N + nRound - 1) / nRound;
  int64_t newN = blN * nRound;
  LOG_DEBUG("newM" << newM << "\n");
  LOG_DEBUG("newN" << newN << "\n");

  if (isOnlyDepInMatmul) {
    if ((isMatmulA && newN != N) || (isMatmulB && newM != M)) {
      LOG_DEBUG("nd2nz shape is unaligned and matmul A/B is from cube");
      CVPipeline::setFallbackAttr(module, CVPipeline::ERRCODE_IGNORED);
      return {};
    }
  }

  return {newM, newN}; // Return 2D shape
}

std::pair<bool, bool> InterCoreTransferAndSyncPass::isExpectedShape(
    Value value, SmallVector<int64_t> &expectedShape, bool isMatmulA,
    bool isMatmulB, bool isOnlyDepInMatmul) {
  auto tensorTy = dyn_cast<TensorType>(value.getType());
  if (!tensorTy) {
    return {true, false};
  }
  ArrayRef<int64_t> currShape = tensorTy.getShape();
  bool isEqualedShape = currShape.equals(expectedShape);
  bool matmulPadding = false;
  if (isOnlyDepInMatmul) {
    if (isMatmulA && currShape[1] != expectedShape[1]) {
      matmulPadding = true;
    }
    if (isMatmulB && currShape[0] != expectedShape[0]) {
      matmulPadding = true;
    }
  }
  LOG_DEBUG("isEqualedShape" << isEqualedShape << "\n");
  LOG_DEBUG("matmulPadding" << matmulPadding << "\n");
  return {isEqualedShape, matmulPadding};
}

void InterCoreTransferAndSyncPass::padMatmulInnerDim(OpBuilder &builder,
                                                     Operation *matmulOp,
                                                     Location loc,
                                                     int matmulIndex,
                                                     int matmulOpBlockId) {
  int paddingDim = 1 - matmulIndex;
  Value iniValue = matmulOp->getOperands()[matmulIndex];
  Value transValue = matmulOp->getOperands()[1 - matmulIndex];
  auto iniValueType = dyn_cast<RankedTensorType>(iniValue.getType());
  auto transValueType = dyn_cast<RankedTensorType>(transValue.getType());
  SmallVector<int64_t> paddingShape;
  if (paddingDim) {
    paddingShape = {iniValueType.getShape()[0], transValueType.getShape()[0]};
  } else {
    paddingShape = {transValueType.getShape()[1], iniValueType.getShape()[1]};
  }

  builder.setInsertionPoint(matmulOp);
  auto floatElemTy = cast<FloatType>(iniValueType.getElementType());
  auto zeroConstOp = builder.create<arith::ConstantFloatOp>(
      loc, floatElemTy, APFloat::getZero(floatElemTy.getFloatSemantics()));
  auto tensorEmptyOp = builder.create<tensor::EmptyOp>(
      loc, paddingShape, iniValueType.getElementType());
  LOG_DEBUG("[padMatmulInnerDim]" << *tensorEmptyOp << "\n");
  auto linalgFillOp = builder.create<linalg::FillOp>(
      loc, zeroConstOp.getResult(), tensorEmptyOp.getResult());
  SmallVector<OpFoldResult> offsets = {builder.getIndexAttr(0),
                                       builder.getIndexAttr(0)};
  SmallVector<OpFoldResult> insertsizes = {
      builder.getIndexAttr(iniValueType.getShape()[0]),
      builder.getIndexAttr(iniValueType.getShape()[1])};
  SmallVector<OpFoldResult> strides = {builder.getIndexAttr(1),
                                       builder.getIndexAttr(1)};
  auto tensorInsertSliceOp = builder.create<tensor::InsertSliceOp>(
      loc, iniValue, linalgFillOp->getResult(0), offsets, insertsizes, strides);
  matmulOp->setOperand(matmulIndex, tensorInsertSliceOp->getResult(0));
  attachCommonTags(zeroConstOp, matmulOpBlockId, "CUBE");
  attachCommonTags(tensorEmptyOp, matmulOpBlockId, "CUBE");
  attachCommonTags(linalgFillOp, matmulOpBlockId, "CUBE");
  attachCommonTags(tensorInsertSliceOp, matmulOpBlockId, "CUBE");
}

bool InterCoreTransferAndSyncPass::matmulCIsEmpty(mlir::Value acc) {
  auto accDefOp = acc.getDefiningOp();
  if (accDefOp) {
    if (isa<tensor::EmptyOp>(accDefOp)) {
      return true;
    }
    if (auto fillOp = dyn_cast<linalg::FillOp>(accDefOp)) {
      Value fillVal = fillOp.getOperand(0);
      if (auto constOp = fillVal.getDefiningOp<arith::ConstantOp>()) {
        Attribute attr = constOp.getValue();

        if ((isa<FloatAttr>(attr) &&
             cast<FloatAttr>(attr).getValue().isZero()) ||
            (isa<IntegerAttr>(attr) &&
             cast<IntegerAttr>(attr).getValue().isZero())) {
          return true;
        }
      }
    }
  }
  return false;
}

void InterCoreTransferAndSyncPass::extractMatmulResult(
    OpBuilder &builder, Operation *matmulOp, Location loc, int matmulOpBlockId,
    llvm::DenseMap<mlir::Value, mlir::Value> &cubeValueMapping,
    bool isOnlyDepInMatmul) {
  Value lhs = matmulOp->getOperands()[0];
  Value rhs = matmulOp->getOperands()[1];
  Value acc = matmulOp->getOperands()[2];
  Value originalResult = matmulOp->getResult(0);
  auto lhsType = cast<RankedTensorType>(lhs.getType());
  auto rhsType = cast<RankedTensorType>(rhs.getType());
  auto accType = cast<RankedTensorType>(acc.getType());
  auto resType = cast<RankedTensorType>(originalResult.getType());
  if (lhsType.getShape()[0] == accType.getShape()[0] &&
      rhsType.getShape()[1] == accType.getShape()[1]) {
    return;
  }

  ArrayRef<int64_t> accshape = accType.getShape();
  ArrayRef<int64_t> resshape = resType.getShape();
  SmallVector<int64_t> expectedShape = {lhsType.getShape()[0],
                                        rhsType.getShape()[1]};
  auto expectedType =
      RankedTensorType::get(expectedShape, resType.getElementType());

  builder.setInsertionPoint(matmulOp);

  auto floatElemTy = cast<FloatType>(resType.getElementType());
  auto zeroConstOp = builder.create<arith::ConstantFloatOp>(
      loc, floatElemTy, APFloat::getZero(floatElemTy.getFloatSemantics()));
  auto tensorEmptyOp = builder.create<tensor::EmptyOp>(
      loc, expectedShape, resType.getElementType());
  auto linalgFillOp = builder.create<linalg::FillOp>(
      loc, zeroConstOp.getResult(), tensorEmptyOp.getResult());

  attachCommonTags(zeroConstOp, matmulOpBlockId, "CUBE");
  attachCommonTags(tensorEmptyOp, matmulOpBlockId, "CUBE");
  attachCommonTags(linalgFillOp, matmulOpBlockId, "CUBE");

  mlir::Operation *paddingAccOp = linalgFillOp;
  if (!matmulCIsEmpty(acc)) {
    LOG_DEBUG("nd2nz shape is unaligned and matmul C is not empty");
    CVPipeline::setFallbackAttr(module, CVPipeline::ERRCODE_IGNORED);
    return;
  }

  Value newAccResult = paddingAccOp->getResult(0);

  static constexpr int accIndex = 2;
  matmulOp->setOperand(accIndex, newAccResult);
  matmulOp->getResult(0).setType(expectedType);
  auto newMatmulOp = dyn_cast<linalg::MatmulOp>(matmulOp);
  Value newMatmulResult = newMatmulOp->getResult(0);
  LOG_DEBUG("newmatmulOp" << newMatmulOp << "\n");

  bool hasMatmulExtract = false;
  for (Operation *user : matmulOp->getUsers()) {
    if (isa<tensor::ExtractSliceOp>(user) &&
        user->hasAttr(CVPipeline::kMatmulExtract)) {
      hasMatmulExtract = true;
    }
  }

  if (isOnlyDepInMatmul || !hasMatmulExtract) {
    builder.setInsertionPointAfter(matmulOp);
    SmallVector<OpFoldResult> offsets = {builder.getIndexAttr(0),
                                         builder.getIndexAttr(0)};
    SmallVector<OpFoldResult> strides = {builder.getIndexAttr(1),
                                         builder.getIndexAttr(1)};
    SmallVector<OpFoldResult> sizes = {
        builder.getIndexAttr(accType.getShape()[0]),
        builder.getIndexAttr(accType.getShape()[1])};
    auto extractSliceOp = builder.create<tensor::ExtractSliceOp>(
        loc, newMatmulResult, offsets, sizes, strides);
    attachCommonTags(extractSliceOp, matmulOpBlockId, "CUBE");
    MLIRContext *ctx = extractSliceOp->getContext();
    extractSliceOp->setAttr(CVPipeline::kMatmulExtract, UnitAttr::get(ctx));
    originalResult.replaceUsesWithIf(
        extractSliceOp.getResult(), [&](OpOperand &use) {
          return use.getOwner() != extractSliceOp.getOperation();
        });

    LOG_DEBUG("cubeValueMapping[originalResult]" << originalResult << "\n");
    LOG_DEBUG("cubeValueMapping[originalResult]extractSliceOp.getResult()   "
              << extractSliceOp.getResult() << "\n");
    cubeValueMapping[originalResult] = extractSliceOp.getResult();
  }
}

void InterCoreTransferAndSyncPass::rewriteMatmulWithNewShape(
    OpBuilder &builder, Operation *matmulOp, Location loc, bool isMatmulA,
    bool isMatmulB, bool matmulPadding, bool isOnlyDepInMatmul) {
  int matmulOpBlockId = CVPipeline::getOpBlockId(matmulOp).value_or(-1);

  if (matmulPadding) {
    int matmulIndex = isMatmulA ? 1 : 0;
    padMatmulInnerDim(builder, matmulOp, loc, matmulIndex, matmulOpBlockId);
  }

  extractMatmulResult(builder, matmulOp, loc, matmulOpBlockId, cubeValueMapping,
                      isOnlyDepInMatmul);
}

void InterCoreTransferAndSyncPass::rewriteTransposeWithNewShape(
    OpBuilder &builder, Operation *transposeOp, Location loc) {
  Value inputvalue = transposeOp->getOperands()[0];
  Value outputvalue = transposeOp->getOperands()[0];

  auto inputTy = dyn_cast<RankedTensorType>(inputvalue.getType());
  Type elemType = inputTy.getElementType();
  SmallVector<int64_t> newOutputShape = {inputTy.getShape()[1],
                                         inputTy.getShape()[0]};
  auto expectedType = RankedTensorType::get(newOutputShape, elemType);
  // Create new empty tensor with new shape
  auto tensorEmptyOp =
      builder.create<tensor::EmptyOp>(loc, newOutputShape, elemType);
  attachCommonTags(tensorEmptyOp,
                   CVPipeline::getOpBlockId(transposeOp).value_or(-1), "CUBE");
  Value transposeOpResult = transposeOp->getResult(0);
  transposeOp->setOperand(1, tensorEmptyOp.getResult());
  transposeOp->getResult(0).setType(expectedType);
}

// padding v->c tensor
mlir::Value InterCoreTransferAndSyncPass::normalizeIfNeeded(
    OpBuilder &builder, DependencyInfo &dep, Location loc,
    mlir::Value origValue, SmallVector<int64_t> expectedShape,
    int originBlockId, bool matmulPadding, bool isOnlyDepInMatmul) {
  auto origTensorType = dyn_cast<RankedTensorType>(origValue.getType());
  if (!origTensorType) {
    return origValue;
  }

  int64_t iniM = origTensorType.getDimSize(0);
  int64_t iniN = origTensorType.getDimSize(1);
  Type elemType = origTensorType.getElementType();
  if (isa<mlir::BlockArgument>(origValue)) {
    auto [originProdStart, originProdEnd] =
        getBlockStartEnd(originBlockId, module);
    builder.setInsertionPointAfter(originProdEnd);
  } else {
    builder.setInsertionPointAfter(origValue.getDefiningOp());
  }

  auto floatElemTy = cast<FloatType>(elemType);
  auto zeroConstOp = builder.create<arith::ConstantFloatOp>(
      loc, floatElemTy, APFloat::getZero(floatElemTy.getFloatSemantics()));
  auto tensorEmptyOp =
      builder.create<tensor::EmptyOp>(loc, expectedShape, elemType);
  auto linalgFillOp = builder.create<linalg::FillOp>(
      loc, zeroConstOp.getResult(), tensorEmptyOp.getResult());
  SmallVector<OpFoldResult> offsets = {builder.getIndexAttr(0),
                                       builder.getIndexAttr(0)};
  SmallVector<OpFoldResult> insertsizes = {builder.getIndexAttr(iniM),
                                           builder.getIndexAttr(iniN)};
  SmallVector<OpFoldResult> strides = {builder.getIndexAttr(1),
                                       builder.getIndexAttr(1)};
  auto tensorInsertSliceOp = builder.create<tensor::InsertSliceOp>(
      loc, origValue, linalgFillOp->getResult(0), offsets, insertsizes,
      strides);

  attachCommonTags(zeroConstOp, originBlockId, "VECTOR");
  attachCommonTags(tensorEmptyOp, originBlockId, "VECTOR");
  attachCommonTags(linalgFillOp, originBlockId, "VECTOR");
  attachCommonTags(tensorInsertSliceOp, originBlockId, "VECTOR");

  int cId = dep.iniConsumerBlockId;
  LOG_DEBUG("int cId = dep.iniConsumerBlockId;" << cId << "\n");
  for (Operation *user : origValue.getUsers()) {
    LOG_DEBUG(*user << "\n");
    auto userBlockIdOpt = CVPipeline::getOpBlockId(user);
    LOG_DEBUG("int userBlockId = getOpBlockId(user);"
              << (userBlockIdOpt ? *userBlockIdOpt : -1) << "\n");
    if (!userBlockIdOpt || static_cast<int>(*userBlockIdOpt) != cId) {
      continue;
    }
    user->replaceUsesOfWith(origValue, tensorInsertSliceOp.getResult());
    bool isMatmulA = dep.isMatmulA;
    bool isMatmulB = dep.isMatmulB;
    if (auto matmulOp = dyn_cast<linalg::MatmulOp>(user)) {
      rewriteMatmulWithNewShape(builder, matmulOp, loc, isMatmulA, isMatmulB,
                                matmulPadding, isOnlyDepInMatmul);
      continue;
    }
    if (auto transposeOp = dyn_cast<linalg::TransposeOp>(user)) {
      LOG_DEBUG("before rewriteTransposeWithNewShape\n");
      rewriteTransposeWithNewShape(builder, transposeOp, loc);
      LOG_DEBUG("after rewriteTransposeWithNewShape\n");
      for (Operation *transposeuser : transposeOp->getUsers()) {
        auto matmulOp = dyn_cast<linalg::MatmulOp>(transposeuser);
        if (matmulOp &&
            CVPipeline::getOpBlockId(matmulOp).value_or(-1) == cId) {
          rewriteMatmulWithNewShape(builder, matmulOp, loc, isMatmulA,
                                    isMatmulB, matmulPadding,
                                    isOnlyDepInMatmul);
        }
      }
    }
  }
  cubeValueMapping[origValue] = tensorInsertSliceOp.getResult();
  return tensorInsertSliceOp.getResult();
}

void InterCoreTransferAndSyncPass::Nd2NzNormalize(OpBuilder &builder,
                                                  DependencyInfo &dep,
                                                  Location loc) {
  Value origValue = dep.value;
  Value newValue = origValue;
  // Step 0: Check if this Value has already been processed
  auto it = vecValueMapping.find(origValue);
  if (it != vecValueMapping.end()) {
    return;
  }
  bool valueIsMatmulA = dep.isMatmulA;
  bool valueIsMatmulB = dep.isMatmulB;
  bool isOnlyDepInMatmul = true;
  auto iniDepMatmulOp = dep.iniMatmulOp;

  if (iniDepMatmulOp) {
    LOG_DEBUG(*iniDepMatmulOp);
    if (iniDepMatmulOp->hasAttr(CVPipeline::kMatmulADep) &&
        iniDepMatmulOp->hasAttr(CVPipeline::kMatmulBDep)) {
      isOnlyDepInMatmul = false;
    }
  }
  // Step 1: Compute expected shape
  SmallVector<int64_t> expectedShape = computeExpectedShape(
      origValue, valueIsMatmulA, valueIsMatmulB, isOnlyDepInMatmul);
  int originBlockId = dep.iniProducerBlockId;
  // Step 2: If shapes match, return original value
  auto [isEqualedShape, matmulPadding] =
      isExpectedShape(origValue, expectedShape, valueIsMatmulA, valueIsMatmulB,
                      isOnlyDepInMatmul);
  if (!isEqualedShape) {
    newValue =
        normalizeIfNeeded(builder, dep, loc, origValue, expectedShape,
                          originBlockId, matmulPadding, isOnlyDepInMatmul);
  }
  // Step 3: insert nd2nz
  auto srcTensorType = cast<RankedTensorType>(newValue.getType());
  int64_t M = srcTensorType.getDimSize(0);
  int64_t N = srcTensorType.getDimSize(1);
  Type elemType = srcTensorType.getElementType();

  int64_t blk = getBlockElemsFor32BAlign(elemType);
  if (blk == 0) {
    LOG_DEBUG("Invalid block size.\n");
    return;
  }

  SmallVector<int64_t> shape3D = {M, N / blk, blk};
  SmallVector<int64_t> shapeTrans = {N / blk, M, blk};
  SmallVector<int64_t> shapeFinal = {N / blk, M / NzDimWidth, NzDimWidth, blk};

  auto type3D = RankedTensorType::get(shape3D, elemType);
  auto typeTrans = RankedTensorType::get(shapeTrans, elemType);
  auto typeFinal = RankedTensorType::get(shapeFinal, elemType);

  auto [newProdStart, newProdEnd] =
      getBlockStartEnd(dep.producerBlockId, module);
  builder.setInsertionPointAfter(newProdEnd);

  auto reshape3Dcst =
      builder.create<arith::ConstantOp>(loc, builder.getI64TensorAttr(shape3D));
  auto reshape3DOp =
      builder.create<tensor::ReshapeOp>(loc, type3D, newValue, reshape3Dcst);

  auto emptyTrans = builder.create<tensor::EmptyOp>(loc, shapeTrans, elemType);
  SmallVector<int64_t> transposeOrder = {1, 0, 2};
  auto transposeOp = builder.create<linalg::TransposeOp>(
      loc, reshape3DOp.getResult(), emptyTrans.getResult(), transposeOrder);
  auto reshape4Dcst = builder.create<arith::ConstantOp>(
      loc, builder.getI64TensorAttr(shapeFinal));
  auto reshape4DOp = builder.create<tensor::ReshapeOp>(
      loc, typeFinal, transposeOp->getResult(0), reshape4Dcst);

  attachCommonTags(reshape3Dcst, originBlockId, "VECTOR");
  attachCommonTags(reshape3DOp, originBlockId, "VECTOR");
  attachCommonTags(emptyTrans, originBlockId, "VECTOR");
  attachCommonTags(transposeOp, originBlockId, "VECTOR");
  attachCommonTags(reshape4Dcst, originBlockId, "VECTOR");
  attachCommonTags(reshape4DOp, originBlockId, "VECTOR");
  LOG_DEBUG("[reshape3DOp]: " << *reshape3DOp << "\n");
  LOG_DEBUG("[transposeOp]: " << *transposeOp << "\n");
  LOG_DEBUG("[reshape4DOp]: " << *reshape4DOp << "\n");
  vecValueMapping[origValue] = reshape4DOp.getResult();
}

// mark memref.alloc
mlir::Operation *InterCoreTransferAndSyncPass::annotateTightlyCoupledBuffer(
    OpBuilder &builder, Operation *allocOp, Location loc) {
  builder.setInsertionPointAfter(allocOp);
  auto markAllocOp =
      builder.create<annotation::MarkOp>(loc, allocOp->getResult(0));
  auto writeAttr = builder.getStringAttr("write");
  auto readAttr = builder.getStringAttr("read");
  auto effectsAttr = builder.getArrayAttr({writeAttr, readAttr});
  markAllocOp->setAttr("effects", effectsAttr);
  markAllocOp->setAttr(
      hivm::HIVMTightlyCoupledBufferAttr::name,
      HIVMTightlyCoupledBufferAttr::get(builder.getContext(), markAllocIndex));
  return markAllocOp;
}

// find the insert point for memref.alloc
Operation *
InterCoreTransferAndSyncPass::findMainLoopforTransfer(Operation *endOp,
                                                      Operation *startOp) {
  Operation *lca = endOp->getParentOp();
  if (lca != startOp->getParentOp()) {
    LOG_DEBUG("startOp and endOp are not in the same parent block, which is "
              "unexpected.");
    CVPipeline::setFallbackAttr(module, CVPipeline::ERRCODE_FAILED);
  }
  Operation *current = lca;
  while (current) {
    if (isa<scf::ForOp>(current)) {
      return current;
    }
    current = current->getParentOp();
  }
  return nullptr;
}

std::pair<Operation *, Operation *>
InterCoreTransferAndSyncPass::createTransferAllocs(
    OpBuilder &builder, Location loc, ArrayRef<int64_t> shape, Type elemType,
    hivm::AddressSpace addrSpace, Operation *prodEndOp, Operation *consStartOp,
    int prodBlockId, int consBlockId, StringRef prodTag, StringRef consTag,
    int transferIndex) {
  auto addressSpaceAttr = builder.getAttr<hivm::AddressSpaceAttr>(addrSpace);
  auto allocType = MemRefType::get(shape, elemType, nullptr, addressSpaceAttr);

  Operation *prodAllocOp = nullptr;
  Operation *consAllocOp = nullptr;

  Operation *mainLoopOp = findMainLoopforTransfer(prodEndOp, consStartOp);

  if (mainLoopOp) {
    builder.setInsertionPoint(mainLoopOp);
    prodAllocOp = builder.create<memref::AllocOp>(loc, allocType);
    auto markProdOp = annotateTightlyCoupledBuffer(builder, prodAllocOp, loc);
    consAllocOp = builder.create<memref::AllocOp>(loc, allocType);
    auto markConsOp = annotateTightlyCoupledBuffer(builder, consAllocOp, loc);

    int loopBlockId = CVPipeline::getOpBlockId(mainLoopOp).value_or(-1);
    attachTransferTags(prodAllocOp, loopBlockId, prodTag, transferIndex);
    attachTransferTags(consAllocOp, loopBlockId, consTag, transferIndex);
    attachTransferTags(markProdOp, loopBlockId, prodTag, transferIndex);
    attachTransferTags(markConsOp, loopBlockId, consTag, transferIndex);

    builder.setInsertionPointAfter(prodEndOp);
  } else {
    builder.setInsertionPoint(consStartOp);
    consAllocOp = builder.create<memref::AllocOp>(loc, allocType);
    auto markConsOp = annotateTightlyCoupledBuffer(builder, consAllocOp, loc);

    builder.setInsertionPointAfter(prodEndOp);
    prodAllocOp = builder.create<memref::AllocOp>(loc, allocType);
    auto markProdOp = annotateTightlyCoupledBuffer(builder, prodAllocOp, loc);

    attachTransferTags(prodAllocOp, prodBlockId, prodTag, transferIndex);
    attachTransferTags(consAllocOp, consBlockId, consTag, transferIndex);
    attachTransferTags(markProdOp, prodBlockId, prodTag, transferIndex);
    attachTransferTags(markConsOp, consBlockId, consTag, transferIndex);
  }
  markAllocIndex++;

  return {prodAllocOp, consAllocOp};
}

mlir::Operation *InterCoreTransferAndSyncPass::analyzeConsumerReadInsertPoint(
    Value srcValue, int iniConsumerId) {
  llvm::DenseSet<mlir::Operation *> consumerOps;
  for (Operation *user : srcValue.getUsers()) {
    auto userBlockIdOpt = CVPipeline::getOpBlockId(user);
    if (userBlockIdOpt && static_cast<int>(*userBlockIdOpt) == iniConsumerId) {
      consumerOps.insert(user);
    }
  }

  mlir::Operation *firstFoundOp = nullptr;

  module->walk<WalkOrder::PreOrder>([&](mlir::Operation *op) {
    if (consumerOps.contains(op)) {
      firstFoundOp = op;
      return mlir::WalkResult::interrupt();
    }
    return mlir::WalkResult::advance();
  });

  return firstFoundOp;
}

mlir::Operation *
InterCoreTransferAndSyncPass::getConsumerWaitPoint(int transferIndex) {
  mlir::Operation *consumerWaitPoint = nullptr;
  module.walk<WalkOrder::PreOrder>([&](mlir::Operation *op) {
    if (consumerWaitPoint) {
      return;
    }
    if (!isa<hivm::ConvertLayoutOp>(op) &&
        !isa<memref::MemorySpaceCastOp>(op) && !isa<LLVM::LoadOp>(op)) {
      return;
    }
    auto transferIdAttr =
        op->getAttrOfType<IntegerAttr>(CVPipeline::kTransferId);
    if (transferIdAttr && transferIdAttr.getInt() == transferIndex) {
      consumerWaitPoint = op;
    }
  });
  return consumerWaitPoint;
}

Operation *InterCoreTransferAndSyncPass::insertVectorToCubeTransfer(
    OpBuilder &builder, Value srcValue, Value normalizedValue,
    Operation *vectorEndOp, Operation *cubeStartOp, Location loc,
    int transferIndex, int iniConsumerId, bool isScaler,
    Operation **consumedDataOp) {
  mlir::Operation *sendOp = nullptr;
  mlir::Operation *receiveOp = nullptr;
  Value receiveValue;

  int vecBlockId =
      static_cast<int>(CVPipeline::getOpBlockId(vectorEndOp).value_or(-1));
  int cubeBlockId =
      static_cast<int>(CVPipeline::getOpBlockId(cubeStartOp).value_or(-1));
  LOG_DEBUG("Inserting [Vector->Cube] transfer for value: " << srcValue
                                                            << "\n");

  if (isScaler) {
    builder.setInsertionPointAfter(vectorEndOp);
    SmallVector<Operation *> writeOps;
    LOG_DEBUG("before writeToSSBuffer\n");
    auto addrOpt = ssbufferManager.writeToSSBuffer(srcValue, builder, writeOps);
    if (!addrOpt) {
      LOG_DEBUG("[v->c] Failed to write scalar value to SSBuffer\n");
      return nullptr;
    }
    int64_t addr = *addrOpt;
    LOG_DEBUG("after writeToSSBuffer\n");
    Operation *storeOp = nullptr;
    for (Operation *op : writeOps) {
      attachTransferTags(op, vecBlockId, "VECTOR", transferIndex);
      if (isa<LLVM::StoreOp>(op)) {
        storeOp = op;
      }
    }
    sendOp = storeOp;
    LOG_DEBUG("before readFromSSBuffer\n");
    builder.setInsertionPoint(cubeStartOp);
    SmallVector<Operation *> readOps;
    auto loadedValueOpt =
        ssbufferManager.readFromSSBuffer(addr, builder, readOps);
    if (!loadedValueOpt) {
      LOG_DEBUG("[v->c] Failed to read scalar value from SSBuffer\n");
      return nullptr;
    }
    receiveValue = *loadedValueOpt;
    LOG_DEBUG("after readFromSSBuffer\n");
    Operation *loadOp = nullptr;
    for (Operation *op : readOps) {
      attachTransferTags(op, cubeBlockId, "CUBE", transferIndex);
      if (isa<LLVM::LoadOp>(op)) {
        loadOp = op;
      }
    }
    receiveOp = loadOp;

  } else {
    // Step 1: Get input information (2D tensor: MxN)
    auto srcTensorType = cast<RankedTensorType>(srcValue.getType());
    auto normalizedTensorType =
        cast<RankedTensorType>(normalizedValue.getType());
    Type elemType = srcTensorType.getElementType();

    auto [vecAllocOp, cubeAllocOp] = createTransferAllocs(
        builder, loc, normalizedTensorType.getShape(), elemType,
        hivm::AddressSpace::L1, vectorEndOp, cubeStartOp, vecBlockId,
        cubeBlockId, "VECTOR", "CUBE", transferIndex);

    auto copyOp = builder.create<hivm::CopyOp>(
        loc, mlir::TypeRange{}, normalizedValue, vecAllocOp->getResult(0));

    attachTransferTags(copyOp, vecBlockId, "VECTOR", transferIndex);

    LOG_DEBUG("[copyOp]: " << *copyOp << "\n");

    builder.setInsertionPoint(cubeStartOp);

    auto nzLayout =
        hivm::DataLayoutAttr::get(builder.getContext(), hivm::DataLayout::nZ);
    auto ndLayout =
        hivm::DataLayoutAttr::get(builder.getContext(), hivm::DataLayout::ND);
    auto cbufaddressSpaceAttr =
        builder.getAttr<hivm::AddressSpaceAttr>(hivm::AddressSpace::L1);
    auto newAllocType = MemRefType::get(srcTensorType.getShape(), elemType,
                                        nullptr, cbufaddressSpaceAttr);
    auto convertLayoutOp = builder.create<hivm::ConvertLayoutOp>(
        loc, newAllocType, cubeAllocOp->getResult(0),
        nzLayout, // srcLayout
        ndLayout  // dstLayout
    );
    auto plainMemrefType = MemRefType::get(srcTensorType.getShape(), elemType);
    auto memspaceCastOp = builder.create<memref::MemorySpaceCastOp>(
        loc, plainMemrefType, convertLayoutOp.getResult());
    auto toTensorOp = builder.create<bufferization::ToTensorOp>(
        loc, srcTensorType, memspaceCastOp.getResult(), true, true);

    attachTransferTags(convertLayoutOp, cubeBlockId, "CUBE", transferIndex);
    attachTransferTags(memspaceCastOp, cubeBlockId, "CUBE", transferIndex);
    attachTransferTags(toTensorOp, cubeBlockId, "CUBE", transferIndex);
    LOG_DEBUG("[toTensorOp]: " << *toTensorOp << "\n");
    sendOp = copyOp;
    receiveOp = toTensorOp;
    receiveValue = toTensorOp.getResult();
  }

  llvm::SmallVector<Operation *> users(srcValue.getUsers().begin(),
                                       srcValue.getUsers().end());
  for (Operation *user : users) {
    LOG_DEBUG("[v->c user]" << *user << "\n");
    auto userBlockIdOpt = CVPipeline::getOpBlockId(user);
    if (userBlockIdOpt && static_cast<int>(*userBlockIdOpt) == iniConsumerId) {
      user->replaceUsesOfWith(srcValue, receiveValue);
    }
  }
  if (consumedDataOp) {
    *consumedDataOp = receiveOp;
  }
  return sendOp;
}

Operation *InterCoreTransferAndSyncPass::insertCubeToVectorTransfer(
    OpBuilder &builder, Value srcValue, Operation *cubeEndOp,
    Operation *vectorStartOp, Location loc, int transferIndex,
    int iniConsumerId, Operation **consumedDataOp) {
  LOG_DEBUG("Inserting [Cube->Vector] transfer for value: " << srcValue
                                                            << "\n");
  auto srcTensorType = cast<RankedTensorType>(srcValue.getType());
  int64_t M = srcTensorType.getDimSize(0);
  int64_t N = srcTensorType.getDimSize(1);
  Type elemType = srcTensorType.getElementType();

  int cubeBlockId = static_cast<int>(
      CVPipeline::getOpBlockId(srcValue.getDefiningOp()).value_or(-1));
  int vecBlockId =
      static_cast<int>(CVPipeline::getOpBlockId(vectorStartOp).value_or(-1));

  auto [cubeAllocOp, vecAllocOp] = createTransferAllocs(
      builder, loc, {M, N}, elemType, hivm::AddressSpace::UB, cubeEndOp,
      vectorStartOp, cubeBlockId, vecBlockId, "CUBE", "VECTOR", transferIndex);

  FixpipeDMAModeAttr dmaModeAttr =
      FixpipeDMAModeAttr::get(builder.getContext(), FixpipeDMAMode::NZ2ND);
  auto fixpipeOp = builder.create<hivm::FixpipeOp>(
      loc, mlir::TypeRange{},    // No return value
      srcValue,                  // src
      cubeAllocOp->getResult(0), // dst
      mlir::ValueRange{}, dmaModeAttr, nullptr, nullptr, nullptr, nullptr,
      mlir::ArrayAttr{}, nullptr);
  attachTransferTags(fixpipeOp, cubeBlockId, "CUBE", transferIndex);
  LOG_DEBUG("[fixpipeOp]: " << *fixpipeOp << "\n");

  // Vector side: memspace_cast + to_tensor
  builder.setInsertionPoint(vectorStartOp);

  auto plainMemrefType = MemRefType::get({M, N}, elemType);
  auto memspaceCastOp = builder.create<memref::MemorySpaceCastOp>(
      loc, plainMemrefType, vecAllocOp->getResult(0));

  auto toTensorOp = builder.create<bufferization::ToTensorOp>(
      loc, srcTensorType, memspaceCastOp.getResult(), true, true);

  attachTransferTags(memspaceCastOp, vecBlockId, "VECTOR", transferIndex);
  attachTransferTags(toTensorOp, vecBlockId, "VECTOR", transferIndex);
  LOG_DEBUG("[toTensorOp]: " << *toTensorOp << "\n");

  llvm::SmallVector<Operation *> users(srcValue.getUsers().begin(),
                                       srcValue.getUsers().end());
  for (Operation *user : users) {
    LOG_DEBUG("[c->v user]" << *user << "\n");
    auto userBlockIdOpt = CVPipeline::getOpBlockId(user);
    if (userBlockIdOpt && static_cast<int>(*userBlockIdOpt) == iniConsumerId) {
      user->replaceUsesOfWith(srcValue, toTensorOp.getResult());
    }
  }
  if (consumedDataOp) {
    *consumedDataOp = toTensorOp;
  }
  return fixpipeOp;
}

TransferPipeConfig
InterCoreTransferAndSyncPass::getTransferPipeConfig(Operation *transferOp) {
  auto cubeCoreAttr =
      hivm::TCoreTypeAttr::get(module.getContext(), hivm::TCoreType::CUBE);
  auto vecCoreAttr =
      hivm::TCoreTypeAttr::get(module.getContext(), hivm::TCoreType::VECTOR);
  auto pipeFixAttr = PipeAttr::get(module.getContext(), hivm::PIPE::PIPE_FIX);
  auto pipeVAttr = PipeAttr::get(module.getContext(), hivm::PIPE::PIPE_V);
  auto pipeMte3Attr = PipeAttr::get(module.getContext(), hivm::PIPE::PIPE_MTE3);
  auto pipeMte1Attr = PipeAttr::get(module.getContext(), hivm::PIPE::PIPE_MTE1);
  auto pipeMAttr = PipeAttr::get(module.getContext(), hivm::PIPE::PIPE_M);
  auto pipeSAttr = PipeAttr::get(module.getContext(), hivm::PIPE::PIPE_S);
  TransferPipeConfig config;
  if (isa<hivm::FixpipeOp>(transferOp)) {
    config.forReadTPipe = pipeFixAttr;
    config.forReadPipe = pipeVAttr;
    config.forWriteTPipe = pipeVAttr;
    config.forWritePipe = pipeFixAttr;
    config.srcCoreAttr = cubeCoreAttr;
    config.dstCoreAttr = vecCoreAttr;
    config.srcCoreType = "CUBE";
    config.dstCoreType = "VECTOR";
  } else if (isa<hivm::CopyOp>(transferOp)) {
    config.forReadTPipe = pipeMte3Attr;
    config.forReadPipe = pipeMte1Attr;
    config.forWriteTPipe = pipeMAttr;
    config.forWritePipe = pipeMte3Attr;
    config.srcCoreAttr = vecCoreAttr;
    config.dstCoreAttr = cubeCoreAttr;
    config.srcCoreType = "VECTOR";
    config.dstCoreType = "CUBE";
  } else if (isa<LLVM::StoreOp>(transferOp)) {
    config.forReadTPipe = pipeVAttr;
    config.forReadPipe = pipeFixAttr;
    config.forWriteTPipe = pipeFixAttr;
    config.forWritePipe = pipeVAttr;
    config.srcCoreAttr = vecCoreAttr;
    config.dstCoreAttr = cubeCoreAttr;
    config.srcCoreType = "VECTOR";
    config.dstCoreType = "CUBE";
  }
  return config;
}

void InterCoreTransferAndSyncPass::insertInterCoreSync(
    OpBuilder &builder, Operation *transferOp, Operation *consumerStartOp,
    Operation *consumerEndOp, int flag, Location loc, int transferIndex,
    FlagIdReuseManager &flagIdReuseManager, Operation *consumedDataOp) {
  LOG_DEBUG("Inserting inter-core synchronization for transferOp: "
            << *transferOp << "\n");

  auto flagId = builder.getIntegerAttr(builder.getI64Type(), flag);

  int producerBlockId =
      static_cast<int>(CVPipeline::getOpBlockId(transferOp).value_or(-1));
  int consumerBlockId =
      static_cast<int>(CVPipeline::getOpBlockId(consumerStartOp).value_or(-1));

  Operation *mainLoopOp = findMainLoopforTransfer(transferOp, consumerStartOp);

  auto config = getTransferPipeConfig(transferOp);

  builder.setInsertionPointAfter(transferOp);
  auto setOpForRead = builder.create<SyncBlockSetOp>(
      loc, config.srcCoreAttr, config.forReadTPipe, config.forReadPipe, flagId);
  attachTransferTags(setOpForRead, producerBlockId, config.srcCoreType,
                     transferIndex);
  builder.setInsertionPoint(consumerStartOp);
  auto waitOpForRead = builder.create<SyncBlockWaitOp>(
      loc, config.dstCoreAttr, config.forReadTPipe, config.forReadPipe, flagId);
  attachTransferTags(waitOpForRead, consumerBlockId, config.dstCoreType,
                     transferIndex);

  if (mainLoopOp) {
    builder.setInsertionPoint(transferOp);
    auto waitOpForWrite = builder.create<SyncBlockWaitOp>(
        loc, config.srcCoreAttr, config.forWriteTPipe, config.forWritePipe,
        flagId);
    attachTransferTags(waitOpForWrite, producerBlockId, config.srcCoreType,
                       transferIndex);

    builder.setInsertionPointAfter(consumerEndOp);
    auto setOpForWrite = builder.create<SyncBlockSetOp>(
        loc, config.dstCoreAttr, config.forWriteTPipe, config.forWritePipe,
        flagId);
    attachTransferTags(setOpForWrite, consumerBlockId, config.dstCoreType,
                       transferIndex);

    builder.setInsertionPoint(mainLoopOp);
    auto setOpForStart = builder.create<SyncBlockSetOp>(
        loc, config.dstCoreAttr, config.forWriteTPipe, config.forWritePipe,
        flagId);
    builder.setInsertionPointAfter(mainLoopOp);
    auto waitOpForEnd = builder.create<SyncBlockWaitOp>(
        loc, config.srcCoreAttr, config.forWriteTPipe, config.forWritePipe,
        flagId);

    int startEndBlockId =
        static_cast<int>(CVPipeline::getOpBlockId(mainLoopOp).value_or(-1));
    attachTransferTags(setOpForStart, startEndBlockId, config.dstCoreType,
                       transferIndex);
    attachTransferTags(waitOpForEnd, startEndBlockId, config.srcCoreType,
                       transferIndex);

    attachAnalyzeFlagIdTag(setOpForRead);
    attachAnalyzeFlagIdTag(waitOpForRead);
    attachAnalyzeFlagIdTag(waitOpForWrite);
    attachAnalyzeFlagIdTag(setOpForWrite);
    attachAnalyzeFlagIdTag(setOpForStart);
    attachAnalyzeFlagIdTag(waitOpForEnd);
    // E2: register every set->wait pair of this transfer, not just the
    // loop start/end pair. Each pair is the only proof of cross-core
    // ordering for the sync ops it connects.
    flagIdReuseManager.insertRelationBetweenSetAndWait(setOpForRead,
                                                       waitOpForRead);
    flagIdReuseManager.insertRelationBetweenSetAndWait(setOpForWrite,
                                                       waitOpForWrite);
    flagIdReuseManager.insertRelationBetweenSetAndWait(setOpForStart,
                                                       waitOpForEnd);
    // E4: link the read-wait to the consumed data it guards so the sync
    // op is threaded into the downstream dataflow graph.
    flagIdReuseManager.insertRelationBetweenSetAndWait(waitOpForRead,
                                                       consumedDataOp);
    return;
  }
  attachAnalyzeFlagIdTag(setOpForRead);
  attachAnalyzeFlagIdTag(waitOpForRead);
  flagIdReuseManager.insertRelationBetweenSetAndWait(setOpForRead,
                                                     waitOpForRead);
  flagIdReuseManager.insertRelationBetweenSetAndWait(waitOpForRead,
                                                     consumedDataOp);
  return;
}

void InterCoreTransferAndSyncPass::insertMemDepSync(
    OpBuilder &builder, Operation *producerOp, Operation *consumerOp, int flag,
    Location loc, bool isCubeToVector, FlagIdReuseManager &flagIdReuseManager) {
  LOG_DEBUG("Inserting Memdep sync: "
            << (isCubeToVector ? "CUBE->VECTOR" : "VECTOR->CUBE")
            << ", flag = " << flag << "\n");

  // CUBE -> VECTOR: srcPipe = PIPE_FIX, srcCoreType = CUBE, dstCoreType =
  // VECTOR VECTOR -> CUBE: srcPipe = PIPE_MTE3, srcCoreType = VECTOR,
  // dstCoreType = CUBE
  hivm::PIPE srcPipe =
      isCubeToVector ? hivm::PIPE::PIPE_FIX : hivm::PIPE::PIPE_MTE3;
  hivm::TCoreType srcCoreType =
      isCubeToVector ? hivm::TCoreType::CUBE : hivm::TCoreType::VECTOR;
  hivm::TCoreType dstCoreType =
      isCubeToVector ? hivm::TCoreType::VECTOR : hivm::TCoreType::CUBE;
  hivm::PIPE dstPipe = hivm::PIPE::PIPE_MTE2;

  auto srcCoreAttr =
      hivm::TCoreTypeAttr::get(builder.getContext(), srcCoreType);
  auto dstCoreAttr =
      hivm::TCoreTypeAttr::get(builder.getContext(), dstCoreType);
  auto srcPipeAttr = PipeAttr::get(builder.getContext(), srcPipe);
  auto dstPipeAttr = PipeAttr::get(builder.getContext(), dstPipe);
  auto flagId = builder.getIntegerAttr(builder.getI64Type(), flag);

  builder.setInsertionPointAfter(producerOp);
  auto setOp = builder.create<SyncBlockSetOp>(loc, srcCoreAttr, srcPipeAttr,
                                              dstPipeAttr, flagId);

  builder.setInsertionPoint(consumerOp);
  auto waitOp = builder.create<SyncBlockWaitOp>(loc, dstCoreAttr, srcPipeAttr,
                                                dstPipeAttr, flagId);

  auto prodBlockIdOpt = CVPipeline::getOpBlockId(producerOp);
  auto consBlockIdOpt = CVPipeline::getOpBlockId(consumerOp);
  if (prodBlockIdOpt) {
    StringRef prodCoreType = isCubeToVector ? "CUBE" : "VECTOR";
    attachCommonTags(setOp, static_cast<int>(*prodBlockIdOpt), prodCoreType);
  }
  if (consBlockIdOpt) {
    StringRef consCoreType = isCubeToVector ? "VECTOR" : "CUBE";
    attachCommonTags(waitOp, static_cast<int>(*consBlockIdOpt), consCoreType);
  }
  attachAnalyzeFlagIdTag(setOp);
  attachAnalyzeFlagIdTag(waitOp);
  flagIdReuseManager.insertRelationBetweenSetAndWait(setOp, waitOp);
  LOG_DEBUG("[PIPE_MTE2 setOp]: " << *setOp << "\n");
  LOG_DEBUG("[PIPE_MTE2 waitOp]: " << *waitOp << "\n");
}

static bool isConcretePipe(hivm::PIPE pipe) {
  return pipe != hivm::PIPE::PIPE_UNASSIGNED && pipe != hivm::PIPE::PIPE_ALL &&
         pipe != hivm::PIPE::PIPE_NUM;
}

static std::optional<hivm::TCoreType> getAnalyzeCoreType(Operation *op) {
  if (auto coreAttr =
          op->getAttrOfType<hivm::TCoreTypeAttr>(hivm::TCoreTypeAttr::name)) {
    auto coreType = coreAttr.getTcoretype();
    if (coreType == hivm::TCoreType::CUBE ||
        coreType == hivm::TCoreType::VECTOR) {
      return coreType;
    }
  }

  auto coreStringAttr = op->getAttrOfType<StringAttr>(CVPipeline::kCoreType);
  if (!coreStringAttr) {
    return std::nullopt;
  }
  StringRef coreType = coreStringAttr.getValue();
  if (coreType == "CUBE") {
    return hivm::TCoreType::CUBE;
  }
  if (coreType == "VECTOR") {
    return hivm::TCoreType::VECTOR;
  }
  return std::nullopt;
}

static std::optional<hivm::AddressSpace> getMemRefAddressSpace(Type type) {
  auto memRefType = dyn_cast<MemRefType>(type);
  if (!memRefType) {
    return std::nullopt;
  }
  Attribute memorySpace = memRefType.getMemorySpace();
  if (!memorySpace) {
    return std::nullopt;
  }
  auto addressSpaceAttr = dyn_cast<hivm::AddressSpaceAttr>(memorySpace);
  if (!addressSpaceAttr) {
    return std::nullopt;
  }
  return addressSpaceAttr.getAddressSpace();
}

static std::optional<hivm::PIPE> getCopyPipeForAnalyze(hivm::CopyOp copyOp) {
  if (copyOp.hasPureBufferSemantics()) {
    return copyOp.getPipe();
  }

  auto srcAddressSpace = getMemRefAddressSpace(copyOp.getSrcOperandType());
  auto dstAddressSpace = getMemRefAddressSpace(copyOp.getDstOperandType());
  if (srcAddressSpace && dstAddressSpace) {
    if (*srcAddressSpace == hivm::AddressSpace::UB &&
        *dstAddressSpace == hivm::AddressSpace::UB) {
      return hivm::PIPE::PIPE_V;
    }
    if (*srcAddressSpace == hivm::AddressSpace::L0C &&
        *dstAddressSpace == hivm::AddressSpace::GM) {
      return hivm::PIPE::PIPE_FIX;
    }
    if (*srcAddressSpace == hivm::AddressSpace::GM &&
        *dstAddressSpace == hivm::AddressSpace::L1) {
      return hivm::PIPE::PIPE_MTE2;
    }
    if (*srcAddressSpace == hivm::AddressSpace::UB &&
        *dstAddressSpace == hivm::AddressSpace::L1) {
      return hivm::PIPE::PIPE_MTE3;
    }
  }

  // SplitDataflow inserts tensor-to-L1 copies before full bufferization. The
  // sync pair for this transfer uses MTE3 on the vector side.
  if (dstAddressSpace && *dstAddressSpace == hivm::AddressSpace::L1) {
    return hivm::PIPE::PIPE_MTE3;
  }
  return std::nullopt;
}

// V->C Transfer Logic
LogicalResult InterCoreTransferAndSyncPass::handleVectorToCube(
    OpBuilder &builder, DependencyInfo &dep,
    llvm::DenseMap<mlir::Value, mlir::Value> vecvalueMapping,
    llvm::DenseMap<mlir::Value, mlir::Value> cubeValueMapping,
    FlagIdManager &flagManager, FlagIdReuseManager &flagIdReuseManager) {
  mlir::Value srcValue = dep.value;
  auto it = cubeValueMapping.find(srcValue);
  if (it != cubeValueMapping.end()) {
    srcValue = it->second;
  }
  Location loc = dep.value.getLoc();
  // Step 1: Shape normalization (automatically insert slice)
  Value normalizedVal = vecvalueMapping[dep.value];

  // Get start/end operations for V/C blocks
  auto [prodStart, prodEnd] = getBlockStartEnd(dep.producerBlockId, module);
  auto [consStart, consEnd] = getBlockStartEnd(dep.consumerBlockId, module);

  Operation *consumedDataOp = nullptr;
  if (dep.consumerBlockId == dep.iniConsumerBlockId) {
    auto consumerPoint =
        analyzeConsumerReadInsertPoint(srcValue, dep.iniConsumerBlockId);
    consStart = consumerPoint;
  }
  LOG_DEBUG("after analyzeConsumerReadInsertPoint\n");
  Operation *transferOp = insertVectorToCubeTransfer(
      builder, srcValue, normalizedVal, prodEnd, consStart, loc, transferIndex,
      dep.iniConsumerBlockId, dep.isScaler, &consumedDataOp);

  int flagId = flagManager.acquireId(prodStart);
  auto [newProdStart, newProdEnd] =
      getBlockStartEnd(dep.producerBlockId, module);
  auto [newConsStart, newConsEnd] =
      getBlockStartEnd(dep.consumerBlockId, module);

  if (dep.consumerBlockId == dep.iniConsumerBlockId) {
    auto newconsumerPoint = getConsumerWaitPoint(transferIndex);
    newConsStart = newconsumerPoint;
  }

  insertInterCoreSync(builder, transferOp, newConsStart, newConsEnd, flagId,
                      loc, transferIndex, flagIdReuseManager, consumedDataOp);

  transferIndex++;
  LOG_DEBUG("Inserted V->C transfer and sync: block "
            << dep.producerBlockId << " -> block " << dep.consumerBlockId
            << "\n");
  return success();
}

// C->V Transfer Logic
LogicalResult InterCoreTransferAndSyncPass::handleCubeToVector(
    OpBuilder &builder, DependencyInfo &dep,
    llvm::DenseMap<mlir::Value, mlir::Value> cubeValueMapping,
    FlagIdManager &flagManager, FlagIdReuseManager &flagIdReuseManager) {
  mlir::Value srcValue = dep.value;
  auto it = cubeValueMapping.find(srcValue);
  if (it != cubeValueMapping.end()) {
    srcValue = it->second;
  }
  Location loc = srcValue.getLoc();
  auto [prodStart, prodEnd] =
      getBlockStartEnd(dep.producerBlockId, module); // C Block
  auto [consStart, consEnd] =
      getBlockStartEnd(dep.consumerBlockId, module); // V Block
  LOG_DEBUG("[newProdStart]" << *prodStart << "\n");
  LOG_DEBUG("[newProdEnd]" << *prodEnd << "\n");
  LOG_DEBUG("[newConsStart]" << *consStart << "\n");
  LOG_DEBUG("[newConsEnd]" << *consEnd << "\n");
  Operation *consumedDataOp = nullptr;
  Operation *transferOp = insertCubeToVectorTransfer(
      builder, srcValue, prodEnd, consStart, loc, transferIndex,
      dep.iniConsumerBlockId, &consumedDataOp);

  auto [newProdStart, newProdEnd] =
      getBlockStartEnd(dep.producerBlockId, module); // C Block
  auto [newConsStart, newConsEnd] =
      getBlockStartEnd(dep.consumerBlockId, module); // V Block
  int flagId = flagManager.acquireId(newProdStart);
  insertInterCoreSync(builder, transferOp, newConsStart, newConsEnd, flagId,
                      loc, transferIndex, flagIdReuseManager, consumedDataOp);

  transferIndex++;
  LOG_DEBUG("Inserted C->V transfer and sync: block "
            << dep.producerBlockId << " -> block " << dep.consumerBlockId
            << "\n");
  return success();
}

// Memory Dependency
LogicalResult InterCoreTransferAndSyncPass::handleMemoryDependency(
    OpBuilder &builder, DependencyInfo &dep, size_t depIndex,
    llvm::SmallVector<DependencyInfo> memDependencies,
    FlagIdManager &flagManager, FlagIdReuseManager &flagIdReuseManager) {
  LOG_DEBUG("Handling memory dependency...\n");

  // Get producer and consumer block start/end operations
  auto [prodStart, prodEnd] = getBlockStartEnd(dep.producerBlockId, module);
  auto [consStart, consEnd] = getBlockStartEnd(dep.consumerBlockId, module);

  if (!prodStart || !prodEnd || !consStart || !consEnd) {
    LOG_DEBUG("[ERROR] Failed to get block start/end operations.\n");
    return failure();
  }

  if (isOuterLayerDependency(depIndex, prodEnd, consStart, memDependencies)) {
    LOG_DEBUG("[MEMDEP] Skipping outer layer dependency: block "
              << dep.producerBlockId << " -> block " << dep.consumerBlockId
              << "\n");
    return success();
  }

  // Get flag ID
  int flagId = flagManager.acquireId(prodStart);

  // Determine sync direction: CUBE->VECTOR or VECTOR->CUBE
  bool isCubeToVector = (dep.type == DependencyType::CubeToVector);

  // Get location info
  Location loc = prodEnd->getLoc();

  // Insert Memdep sync
  insertMemDepSync(builder, prodEnd, consStart, flagId, loc, isCubeToVector,
                   flagIdReuseManager);

  transferIndex++;

  LOG_DEBUG("Inserted PIPE_MTE2 sync: block "
            << dep.producerBlockId << " -> block " << dep.consumerBlockId
            << ", flagId = " << flagId << "\n");

  return success();
}

llvm::SmallVector<mlir::Operation *>
InterCoreTransferAndSyncPass::insertAnalyzeFlagRelations(
    mlir::ModuleOp module, FlagIdReuseManager &flagIdReuseManager) {
  using OpVector = llvm::SmallVector<mlir::Operation *>;

  // E1 (per-pipe FIFO) is isolated per MLIR block: ops on one (core, pipe)
  llvm::DenseMap<Block *,
                 llvm::SmallDenseMap<hivm::TCoreType,
                                     llvm::SmallDenseMap<hivm::PIPE, OpVector>>>
      sequenceOpMap;
  llvm::DenseSet<mlir::Operation *> relationOpSet;
  llvm::SmallVector<mlir::Operation *> relationOps;
  llvm::SmallVector<mlir::Operation *> analyzeFlagIdOps;

  auto insertRelation = [&](Operation *before, Operation *after) {
    if (!before || !after || before == after) {
      return;
    }
    flagIdReuseManager.insertRelationBetweenSetAndWait(before, after);
  };

  auto noteRelationOp = [&](Operation *op) {
    if (!relationOpSet.insert(op).second) {
      return;
    }
    relationOps.push_back(op);
  };

  auto notePipeOp = [&](Operation *op, hivm::TCoreType coreType,
                        hivm::PIPE pipe) {
    if (!isConcretePipe(pipe)) {
      return;
    }
    if (Block *block = op->getBlock()) {
      sequenceOpMap[block][coreType][pipe].push_back(op);
    }
    noteRelationOp(op);
  };

  module.walk([&](mlir::Operation *op) {
    if (auto setOp = llvm::dyn_cast<hivm::SyncBlockSetOp>(op)) {
      auto coreAttr = setOp.getTcoreType();
      auto pipeAttr = setOp.getTpipeAttr();
      if (coreAttr && pipeAttr) {
        notePipeOp(op, coreAttr.getTcoretype(), pipeAttr.getPipe());
      }
      if (op->hasAttr(CVPipeline::kAnalyzeFlagId)) {
        analyzeFlagIdOps.push_back(op);
      }
      return;
    }

    if (auto waitOp = llvm::dyn_cast<hivm::SyncBlockWaitOp>(op)) {
      auto coreAttr = waitOp.getTcoreType();
      auto pipeAttr = waitOp.getPipeAttr();
      if (coreAttr && pipeAttr) {
        notePipeOp(op, coreAttr.getTcoretype(), pipeAttr.getPipe());
      }
      if (op->hasAttr(CVPipeline::kAnalyzeFlagId)) {
        analyzeFlagIdOps.push_back(op);
      }
      return;
    }

    auto coreType = getAnalyzeCoreType(op);
    if (!coreType) {
      return;
    }

    noteRelationOp(op);
    if (auto pipeOp = llvm::dyn_cast<hivm::OpPipeInterface>(op)) {
      if (auto copyOp = llvm::dyn_cast<hivm::CopyOp>(op)) {
        if (auto pipe = getCopyPipeForAnalyze(copyOp)) {
          notePipeOp(op, *coreType, *pipe);
        }
        return;
      }
      if (pipeOp.isMacroOp()) {
        notePipeOp(op, *coreType, pipeOp.getInPipe());
        notePipeOp(op, *coreType, pipeOp.getOutPipe());
        return;
      }
      notePipeOp(op, *coreType, pipeOp.getPipe());
    }
  });

  for (Operation *op : relationOps) {
    for (Value operand : op->getOperands()) {
      Operation *definingOp = operand.getDefiningOp();
      if (!definingOp) {
        if (auto blockArgument = dyn_cast<BlockArgument>(operand)) {
          definingOp = blockArgument.getOwner()->getParentOp();
        }
      }
      if (relationOpSet.contains(definingOp)) {
        insertRelation(definingOp, op);
      }
    }
  }

  // E1: per-block, per-(core, pipe) FIFO chain.
  for (auto &blockEntry : sequenceOpMap) {
    for (auto &coreEntry : blockEntry.second) {
      for (auto &pipeEntry : coreEntry.second) {
        auto &ops = pipeEntry.second;
        for (size_t i = 0; i + 1 < ops.size(); ++i) {
          insertRelation(ops[i], ops[i + 1]);
        }
      }
    }
  }
  return analyzeFlagIdOps;
}

void InterCoreTransferAndSyncPass::remapInterCoreTransferFlagIds(
    llvm::DenseMap<int, int> &remapResult) {
  module.walk([&](mlir::Operation *op) {
    if (!llvm::isa<hivm::SyncBlockSetOp>(op) &&
        !llvm::isa<hivm::SyncBlockWaitOp>(op)) {
      return;
    }
    bool trackedForReuse = op->hasAttr(CVPipeline::kAnalyzeFlagId);
    op->removeAttr(CVPipeline::kAnalyzeFlagId);
    if (!trackedForReuse || remapResult.empty()) {
      return;
    }
    if (auto intAttr = op->getAttrOfType<mlir::IntegerAttr>("static_flag_id")) {
      int flagId = static_cast<int>(intAttr.getInt());
      auto it = remapResult.find(flagId);
      if (it == remapResult.end()) {
        return;
      }
      auto newFlagAttr = mlir::IntegerAttr::get(intAttr.getType(), it->second);
      op->setAttr("static_flag_id", newFlagAttr);
    }
  });
}

void InterCoreTransferAndSyncPass::sortDependencies(
    llvm::SmallVector<DependencyInfo> &dependencies, mlir::ModuleOp module) {
  if (dependencies.size() <= 1) {
    return;
  }

  // Step 1: Walk the entire module and assign a monotonically increasing order
  //         to each operation, representing its position in the IR.
  llvm::DenseMap<mlir::Operation *, unsigned> opOrder;
  unsigned order = 0;
  module.walk([&](mlir::Operation *op) { opOrder[op] = order++; });

  // Step 2: Helper lambda — get the earliest user op of dep.value within the
  //         consumer compute block.
  auto getFirstConsumerOp =
      [&](const DependencyInfo &dep) -> mlir::Operation * {
    mlir::Operation *firstConsumer = nullptr;
    unsigned firstOrder = std::numeric_limits<unsigned>::max();
    for (auto *user : dep.value.getUsers()) {
      auto userBlockIdOpt = CVPipeline::getOpBlockId(user);
      if (userBlockIdOpt &&
          static_cast<int>(*userBlockIdOpt) == dep.consumerBlockId) {
        auto it = opOrder.find(user);
        if (it != opOrder.end() && it->second < firstOrder) {
          firstOrder = it->second;
          firstConsumer = user;
        }
      }
    }
    return firstConsumer;
  };

  // Step 3: Sort
  std::sort(dependencies.begin(), dependencies.end(),
            [&](const DependencyInfo &a, const DependencyInfo &b) {
              // the dependency whose consumer op appears earlier comes first.
              auto *aConsOp = getFirstConsumerOp(a);
              auto *bConsOp = getFirstConsumerOp(b);
              if (aConsOp && bConsOp) {
                unsigned aConsOpOrder = opOrder.lookup(aConsOp);
                unsigned bConsOpOrder = opOrder.lookup(bConsOp);
                if (aConsOpOrder != bConsOpOrder) {
                  return aConsOpOrder < bConsOpOrder;
                }
              }
              return false;
            });
}

// Main Processing
LogicalResult InterCoreTransferAndSyncPass::processDependencies(
    FlagIdManager &flagManager, FlagIdReuseManager &flagIdReuseManager) {
  LOG_DEBUG("Starting InterCoreTransferAndSyncPass processDependencies...\n");
  OpBuilder builder(module.getContext());

  auto &info = getAnalysis<DataDependencyInfo>();
  if (!info.isValid()) {
    LOG_DEBUG("Error: Data dependency analysis failed.\n");
    return failure();
  }

  llvm::SmallVector<DependencyInfo> &V2CDependencies =
      info.getV2CDependencies();
  sortDependencies(V2CDependencies, module);
  LOG_DEBUG("[DEBUG] V2CDependencies size: " << V2CDependencies.size() << "\n");
  for (size_t i = 0; i < V2CDependencies.size(); ++i) {
    auto &dep = V2CDependencies[i];
    LOG_DEBUG("[V2C-" << i << "] producerBlockId = " << dep.producerBlockId
                      << ", consumerBlockId = " << dep.consumerBlockId
                      << ", iniProducerBlockId = " << dep.iniProducerBlockId
                      << ", iniConsumerBlockId = " << dep.iniConsumerBlockId
                      << ", value = " << dep.value << "\n");
  }
  LOG_DEBUG("Step 1: Handle V->C dependencies\n");
  // Step 1: Handle V->C dependencies
  for (auto &dep : V2CDependencies) {
    if (!dep.isScaler) {
      Location loc = dep.value.getLoc();
      Nd2NzNormalize(builder, dep, loc);
    }
  }
  llvm::DenseMap<mlir::Value, mlir::Value> vecvalueMapping =
      getVecValueMapping();
  llvm::DenseMap<mlir::Value, mlir::Value> cubevalueMapping =
      getCubeValueMapping();
  for (auto &dep : V2CDependencies) {
    LOG_DEBUG("[V->C] producerBlockId = " << dep.producerBlockId
                                          << ", consumerBlockId = "
                                          << dep.consumerBlockId << "\n");
    if (failed(handleVectorToCube(builder, dep, vecvalueMapping,
                                  cubevalueMapping, flagManager,
                                  flagIdReuseManager))) {
      LOG_DEBUG("[ERROR] V->C failed! producerBlockId = "
                << dep.producerBlockId
                << ", consumerBlockId = " << dep.consumerBlockId << "\n");
      return failure();
    }
  }
  LOG_DEBUG("Completed V->C transfers and syncs.\n");

  llvm::SmallVector<DependencyInfo> &C2VDependencies =
      info.getC2VDependencies();
  sortDependencies(C2VDependencies, module);
  LOG_DEBUG("[DEBUG] C2VDependencies size: " << C2VDependencies.size() << "\n");
  // Step 2: Handle C->V dependencies
  for (auto &dep : C2VDependencies) {
    LOG_DEBUG("[C->V] producerBlockId = " << dep.producerBlockId
                                          << ", consumerBlockId = "
                                          << dep.consumerBlockId << "\n");
    if (failed(handleCubeToVector(builder, dep, cubevalueMapping, flagManager,
                                  flagIdReuseManager))) {
      LOG_DEBUG("[ERROR] C->V failed!  producerBlockId = "
                << dep.producerBlockId
                << ", consumerBlockId = " << dep.consumerBlockId << "\n");
      return failure();
    }
  }
  LOG_DEBUG("Completed C->V transfers and syncs.\n");

  llvm::SmallVector<DependencyInfo> &memDependencies =
      info.getMemoryDependencies();
  LOG_DEBUG("[DEBUG] MemoryDependencies size: " << memDependencies.size()
                                                << "\n");

  for (size_t i = 0; i < memDependencies.size(); ++i) {
    auto &dep = memDependencies[i];
    LOG_DEBUG("[MEMDEP] value = "
              << dep.value << " producerBlockId = " << dep.producerBlockId
              << ", consumerBlockId = " << dep.consumerBlockId << "\n");
    if (failed(handleMemoryDependency(builder, dep, i, memDependencies,
                                      flagManager, flagIdReuseManager))) {
      LOG_DEBUG("[ERROR] Memdep failed! producerBlockId = "
                << dep.producerBlockId
                << ", consumerBlockId = " << dep.consumerBlockId << "\n");
      return failure();
    }
  }
  LOG_DEBUG("Completed memory syncs.\n");
  LOG_DEBUG("=====================================================\n");

  if (!flagManager.checkCurrentId()) {
    llvm::SmallVector<mlir::Operation *> analyzeFlagIdOps =
        insertAnalyzeFlagRelations(module, flagIdReuseManager);
    DenseMap<int, int> remapResult =
        flagIdReuseManager.reuseInterCoreTransferFlagIds(analyzeFlagIdOps);
    remapInterCoreTransferFlagIds(remapResult);
  }

  LOG_DEBUG("InterCoreTransferAndSyncPass success!\n");

  return success();
}

// Declare dependent dialects
void InterCoreTransferAndSyncPass::getDependentDialects(
    DialectRegistry &registry) const {
  registry.insert<func::FuncDialect, arith::ArithDialect, linalg::LinalgDialect,
                  scf::SCFDialect, tensor::TensorDialect,
                  bufferization::BufferizationDialect, memref::MemRefDialect,
                  hivm::HIVMDialect, LLVM::LLVMDialect,
                  annotation::AnnotationDialect>();
}

// Pass Entry Point
void InterCoreTransferAndSyncPass::runOnOperation() {
  LOG_DEBUG("\n--- enter InterCoreTransferAndSyncPass --->\n");
  module = getOperation();

  if (CVPipeline::hasFallbackAttr(module)) {
    return;
  }

  // Phase 1: Initialize FlagIdManager as local variable
  FlagIdManager flagManager(module);
  FlagIdReuseManager flagIdReuseManager;

  // Phase 2: Execute transfer and sync insertion
  if (failed(processDependencies(flagManager, flagIdReuseManager))) {
    LOG_DEBUG("Error: Inter-core transfer and sync failed.\n");
    CVPipeline::setFallbackAttr(module, CVPipeline::ERRCODE_FAILED);
    return;
  }

  LOG_DEBUG("Module after InterCoreTransferAndSyncPass:\n" << module << "\n");

  LOG_DEBUG("--- exit InterCoreTransferAndSyncPass --->\n");
}

// Create the pass
namespace mlir {
namespace triton {
std::unique_ptr<OperationPass<ModuleOp>> createInterCoreTransferAndSyncPass() {
  return std::make_unique<InterCoreTransferAndSyncPass>();
}

void registerInterCoreTransferAndSyncPasses() {
  registerPass([]() -> std::unique_ptr<mlir::Pass> {
    return createInterCoreTransferAndSyncPass();
  });
}

} // namespace triton
} // namespace mlir
