INFO-FLOW: Workspace C:/vivado/avinav_mnist/solution1 opened at Wed Apr 24 01:43:24 +0530 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 98520}  {LUT 788160}    {FF 1576320} {DSP48E 4560}  {BRAM 2880} {URAM 640}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.129 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.133 sec.
Command     ap_source done; 0.138 sec.
Execute     set_part xcvu13p-flga2577-2-e 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu13p:-flga2577:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xcvu13p 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 216000} {LUT 1728000}   {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
Execute       get_default_platform 
Command     set_part done; 0.135 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 216000} {LUT 1728000}   {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.352 sec.
Execute   set_part xcvu13p-flga2577-2-e 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu13p:-flga2577:-2-e 
Execute       get_default_platform 
Execute       license_isbetapart xcvu13p 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 216000} {LUT 1728000}   {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'avinav_mnist/c_mnist.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling avinav_mnist/c_mnist.c as C
Execute       get_default_platform 
Execute       is_encrypted avinav_mnist/c_mnist.c 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "avinav_mnist/c_mnist.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  -o "C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E avinav_mnist/c_mnist.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c
Command       clang done; 0.93 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  "C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c"  -o "C:/vivado/avinav_mnist/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c -o C:/vivado/avinav_mnist/solution1/.autopilot/db/useless.bc
Command       clang done; 3.048 sec.
INFO-FLOW: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c std=gnu89 -directive=C:/vivado/avinav_mnist/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/vivado/avinav_mnist/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 2.39 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c std=gnu89 -directive=C:/vivado/avinav_mnist/solution1/solution1.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/vivado/avinav_mnist/solution1/solution1.json -quiet -fix-errors C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 2.322 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/vivado/avinav_mnist/solution1/.autopilot/db/xilinx-dataflow-lawyer.c_mnist.pp.0.c.diag.yml C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/vivado/avinav_mnist/solution1/.autopilot/db/xilinx-dataflow-lawyer.c_mnist.pp.0.c.out.log 2> C:/vivado/avinav_mnist/solution1/.autopilot/db/xilinx-dataflow-lawyer.c_mnist.pp.0.c.err.log 
Command       ap_eval done; 2.125 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 5.702 sec.
INFO-FLOW: tidy-3.1 time 10 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pragma.1.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 14.243 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pragma.1.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  -o "C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pragma.2.c" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pragma.1.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pragma.2.c
Command       clang done; 0.946 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pragma.2.c  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot -I C:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.bc
Command       clang done; 2.985 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.g.bc -hls-opt -except-internalize c_mnist -LC:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o C:/vivado/avinav_mnist/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.105 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 102.711 ; gain = 46.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 102.711 ; gain = 46.898
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/vivado/avinav_mnist/solution1/.autopilot/db/a.pp.bc -o C:/vivado/avinav_mnist/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.143 sec.
Execute         llvm-ld C:/vivado/avinav_mnist/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o C:/vivado/avinav_mnist/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.426 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top c_mnist -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/vivado/avinav_mnist/solution1/.autopilot/db/a.g.0.bc -o C:/vivado/avinav_mnist/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.157 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 132.863 ; gain = 77.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/vivado/avinav_mnist/solution1/.autopilot/db/a.g.1.bc -o C:/vivado/avinav_mnist/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.166 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/vivado/avinav_mnist/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/vivado/avinav_mnist/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 132.918 ; gain = 77.105
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/vivado/avinav_mnist/solution1/.autopilot/db/a.g.1.bc to C:/vivado/avinav_mnist/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/vivado/avinav_mnist/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/vivado/avinav_mnist/solution1/.autopilot/db/a.o.1.bc -o C:/vivado/avinav_mnist/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (avinav_mnist/c_mnist.c:185510) in function 'c_mnist' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (avinav_mnist/c_mnist.c:185472) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (avinav_mnist/c_mnist.c:185477) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (avinav_mnist/c_mnist.c:185504) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (avinav_mnist/c_mnist.c:185510) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (avinav_mnist/c_mnist.c:185525) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (avinav_mnist/c_mnist.c:185542) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (avinav_mnist/c_mnist.c:185548) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-8' (avinav_mnist/c_mnist.c:185572) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-10' (avinav_mnist/c_mnist.c:185594) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-11' (avinav_mnist/c_mnist.c:185611) in function 'c_mnist' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-12' (avinav_mnist/c_mnist.c:185617) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-13' (avinav_mnist/c_mnist.c:185656) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-15' (avinav_mnist/c_mnist.c:185679) in function 'c_mnist' partially with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'dropout_4_output.shape' (avinav_mnist/c_mnist.c:185535) automatically.
INFO: [XFORM 203-102] Partitioning array 'dropout_5_output.shape' (avinav_mnist/c_mnist.c:185604) automatically.
INFO: [XFORM 203-101] Partitioning array 'input_5_input.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_8_output.array' (avinav_mnist/c_mnist.c:185462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'flatten_4_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_6_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dense_7_output.array'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dropout_4_output.array' (avinav_mnist/c_mnist.c:185535) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'dropout_5_output.array' (avinav_mnist/c_mnist.c:185604) in dimension 1 with a cyclic factor 16.
Command         transform done; 0.951 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/vivado/avinav_mnist/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/vivado/avinav_mnist/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185679:36) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:12) in function 'c_mnist'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (avinav_mnist/c_mnist.c:185682:2) to (avinav_mnist/c_mnist.c:185679:30) in function 'c_mnist'... converting 19 basic blocks.
Command         transform done; 0.489 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 159.941 ; gain = 104.129
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build C:/vivado/avinav_mnist/solution1/.autopilot/db/a.o.2.bc -o C:/vivado/avinav_mnist/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (avinav_mnist/c_mnist.c:185513:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-7.1' (avinav_mnist/c_mnist.c:185581:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (avinav_mnist/c_mnist.c:185578:12) in function 'c_mnist'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-11.1' (avinav_mnist/c_mnist.c:185665:28) in function 'c_mnist' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-11' (avinav_mnist/c_mnist.c:185662:12) in function 'c_mnist'.
Command         transform done; 1.252 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 163.449 ; gain = 107.637
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.712 sec.
Command     elaborate done; 43.513 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'c_mnist' ...
Execute       ap_set_top_model c_mnist 
Execute       get_model_list c_mnist -filter all-wo-channel -topdown 
Execute       preproc_iomode -model c_mnist 
Execute       get_model_list c_mnist -filter all-wo-channel 
INFO-FLOW: Model list for configure: c_mnist
INFO-FLOW: Configuring Module : c_mnist ...
Execute       set_default_model c_mnist 
Execute       apply_spec_resource_limit c_mnist 
INFO-FLOW: Model list for preprocess: c_mnist
INFO-FLOW: Preprocessing Module: c_mnist ...
Execute       set_default_model c_mnist 
Execute       cdfg_preprocess -model c_mnist 
Execute       rtl_gen_preprocess c_mnist 
INFO-FLOW: Model list for synthesis: c_mnist
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model c_mnist 
Execute       schedule -model c_mnist 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.144 sec.
INFO: [HLS 200-111]  Elapsed time: 45.714 seconds; current allocated memory: 102.344 MB.
Execute       report -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 12 loops out of a total 15 loops have been pipelined in this design.
Command       report done; 0.544 sec.
Execute       db_write -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.sched.adb -f 
Command       db_write done; 0.265 sec.
INFO-FLOW: Finish scheduling c_mnist.
Execute       set_default_model c_mnist 
Execute       bind -model c_mnist 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=c_mnist
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 1.229 seconds; current allocated memory: 107.259 MB.
Execute       report -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.965 sec.
Execute       db_write -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.bind.adb -f 
Command       db_write done; 0.318 sec.
INFO-FLOW: Finish binding c_mnist.
Execute       get_model_list c_mnist -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess c_mnist 
INFO-FLOW: Model list for RTL generation: c_mnist
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'c_mnist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model c_mnist -vendor xilinx -mg_file C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/input_5_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'c_mnist/dense_8_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'c_mnist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_15' to 'c_mnist_flatten_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_14' to 'c_mnist_flatten_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_7' to 'c_mnist_flatten_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_6' to 'c_mnist_flatten_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_5' to 'c_mnist_flatten_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_4' to 'c_mnist_flatten_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_3' to 'c_mnist_flatten_4hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_2' to 'c_mnist_flatten_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_1' to 'c_mnist_flatten_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr' to 'c_mnist_flatten_4kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_13' to 'c_mnist_flatten_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_12' to 'c_mnist_flatten_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_11' to 'c_mnist_flatten_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_10' to 'c_mnist_flatten_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_9' to 'c_mnist_flatten_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_flatten_4_output_arr_8' to 'c_mnist_flatten_4qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array' to 'c_mnist_dense_6_orcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_1' to 'c_mnist_dense_6_osc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_2' to 'c_mnist_dense_6_otde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_3' to 'c_mnist_dense_6_oudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_4' to 'c_mnist_dense_6_ovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_5' to 'c_mnist_dense_6_owdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_6' to 'c_mnist_dense_6_oxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_7' to 'c_mnist_dense_6_oyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_8' to 'c_mnist_dense_6_ozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_9' to 'c_mnist_dense_6_oAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_10' to 'c_mnist_dense_6_oBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_11' to 'c_mnist_dense_6_oCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_12' to 'c_mnist_dense_6_oDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_13' to 'c_mnist_dense_6_oEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_14' to 'c_mnist_dense_6_oFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_output_array_15' to 'c_mnist_dense_6_oGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_bias_array' to 'c_mnist_dense_6_bHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_6_kernel_array' to 'c_mnist_dense_6_kIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array' to 'c_mnist_dense_7_oJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_1' to 'c_mnist_dense_7_oKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_2' to 'c_mnist_dense_7_oLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_3' to 'c_mnist_dense_7_oMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_4' to 'c_mnist_dense_7_oNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_5' to 'c_mnist_dense_7_oOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_6' to 'c_mnist_dense_7_oPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_7' to 'c_mnist_dense_7_oQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_8' to 'c_mnist_dense_7_oRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_9' to 'c_mnist_dense_7_oShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_10' to 'c_mnist_dense_7_oThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_11' to 'c_mnist_dense_7_oUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_12' to 'c_mnist_dense_7_oVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_13' to 'c_mnist_dense_7_oWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_14' to 'c_mnist_dense_7_oXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_output_array_15' to 'c_mnist_dense_7_oYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_kernel_array' to 'c_mnist_dense_7_kZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_7_bias_array' to 'c_mnist_dense_7_b0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_kernel_array' to 'c_mnist_dense_8_k1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dense_8_bias_array' to 'c_mnist_dense_8_b2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr' to 'c_mnist_dropout_43i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_1' to 'c_mnist_dropout_44jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_2' to 'c_mnist_dropout_45jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_3' to 'c_mnist_dropout_46jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_4' to 'c_mnist_dropout_47jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_5' to 'c_mnist_dropout_48jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_6' to 'c_mnist_dropout_49j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_7' to 'c_mnist_dropout_4bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_8' to 'c_mnist_dropout_4bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_9' to 'c_mnist_dropout_4bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_10' to 'c_mnist_dropout_4bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_11' to 'c_mnist_dropout_4bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_12' to 'c_mnist_dropout_4bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_13' to 'c_mnist_dropout_4bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_14' to 'c_mnist_dropout_4bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_4_output_arr_15' to 'c_mnist_dropout_4bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr' to 'c_mnist_dropout_5bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_1' to 'c_mnist_dropout_5bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_2' to 'c_mnist_dropout_5bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_3' to 'c_mnist_dropout_5bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_4' to 'c_mnist_dropout_5bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_5' to 'c_mnist_dropout_5bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_6' to 'c_mnist_dropout_5bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_7' to 'c_mnist_dropout_5bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_8' to 'c_mnist_dropout_5brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_9' to 'c_mnist_dropout_5bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_10' to 'c_mnist_dropout_5btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_11' to 'c_mnist_dropout_5bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_12' to 'c_mnist_dropout_5bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_13' to 'c_mnist_dropout_5bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_14' to 'c_mnist_dropout_5bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_dropout_5_output_arr_15' to 'c_mnist_dropout_5byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fadd_32ns_32ns_32_4_full_dsp_1' to 'c_mnist_fadd_32nsbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fmul_32ns_32ns_32_2_max_dsp_1' to 'c_mnist_fmul_32nsbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_fcmp_32ns_32ns_1_1_1' to 'c_mnist_fcmp_32nsbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'c_mnist_mux_1664_32_1_1' to 'c_mnist_mux_1664_bCo' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/input_5_input_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/input_5_input_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_ndim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_numel' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d0' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_address1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_we1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'c_mnist/dense_8_output_shape_d1' to 0.
WARNING: [RTGEN 206-101] Port 'c_mnist/dense_8_output_shape_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fadd_32nsbzo': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fcmp_32nsbBo': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_fmul_32nsbAo': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'c_mnist_mux_1664_bCo': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'c_mnist'.
Command       create_rtl_model done; 5.87 sec.
INFO: [HLS 200-111]  Elapsed time: 7.265 seconds; current allocated memory: 275.244 MB.
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute       gen_rtl c_mnist -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/vivado/avinav_mnist/solution1/syn/systemc/c_mnist -synmodules c_mnist 
Execute       gen_rtl c_mnist -istop -style xilinx -f -lang vhdl -o C:/vivado/avinav_mnist/solution1/syn/vhdl/c_mnist 
Command       gen_rtl done; 0.49 sec.
Execute       gen_rtl c_mnist -istop -style xilinx -f -lang vlog -o C:/vivado/avinav_mnist/solution1/syn/verilog/c_mnist 
Command       gen_rtl done; 0.269 sec.
Execute       export_constraint_db -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.constraint.tcl -f -tool general 
Execute       report -model c_mnist -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.design.xml -verbose -f -dv 
Command       report done; 0.468 sec.
Execute       report -model c_mnist -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.sdaccel.xml -verbose -f -sdaccel 
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.759 sec.
Execute       gen_tb_info c_mnist -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist -p C:/vivado/avinav_mnist/solution1/.autopilot/db 
Execute       report -model c_mnist -o C:/vivado/avinav_mnist/solution1/syn/report/c_mnist_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.303 sec.
Execute       report -model c_mnist -o C:/vivado/avinav_mnist/solution1/syn/report/c_mnist_csynth.xml -f -x 
Command       report done; 0.241 sec.
Execute       report -model c_mnist -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 6 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 10 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 1.216 sec.
Execute       db_write -model c_mnist -o C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.adb -f 
Command       db_write done; 0.73 sec.
Execute       sc_get_clocks c_mnist 
Execute       sc_get_portdomain c_mnist 
INFO-FLOW: Model list for RTL component generation: c_mnist
INFO-FLOW: Handling components in module [c_mnist] ... 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.compgen.tcl 
INFO-FLOW: Found component c_mnist_fadd_32nsbzo.
INFO-FLOW: Append model c_mnist_fadd_32nsbzo
INFO-FLOW: Found component c_mnist_fmul_32nsbAo.
INFO-FLOW: Append model c_mnist_fmul_32nsbAo
INFO-FLOW: Found component c_mnist_fcmp_32nsbBo.
INFO-FLOW: Append model c_mnist_fcmp_32nsbBo
INFO-FLOW: Found component c_mnist_mux_1664_bCo.
INFO-FLOW: Append model c_mnist_mux_1664_bCo
INFO-FLOW: Found component c_mnist_flatten_4bkb.
INFO-FLOW: Append model c_mnist_flatten_4bkb
INFO-FLOW: Found component c_mnist_dense_6_orcU.
INFO-FLOW: Append model c_mnist_dense_6_orcU
INFO-FLOW: Found component c_mnist_dense_6_bHfu.
INFO-FLOW: Append model c_mnist_dense_6_bHfu
INFO-FLOW: Found component c_mnist_dense_6_kIfE.
INFO-FLOW: Append model c_mnist_dense_6_kIfE
INFO-FLOW: Found component c_mnist_dense_7_kZio.
INFO-FLOW: Append model c_mnist_dense_7_kZio
INFO-FLOW: Found component c_mnist_dense_7_b0iy.
INFO-FLOW: Append model c_mnist_dense_7_b0iy
INFO-FLOW: Found component c_mnist_dense_8_k1iI.
INFO-FLOW: Append model c_mnist_dense_8_k1iI
INFO-FLOW: Found component c_mnist_dense_8_b2iS.
INFO-FLOW: Append model c_mnist_dense_8_b2iS
INFO-FLOW: Found component c_mnist_dropout_43i2.
INFO-FLOW: Append model c_mnist_dropout_43i2
Command       ap_source done; 0.322 sec.
INFO-FLOW: Append model c_mnist
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: c_mnist_fadd_32nsbzo c_mnist_fmul_32nsbAo c_mnist_fcmp_32nsbBo c_mnist_mux_1664_bCo c_mnist_flatten_4bkb c_mnist_dense_6_orcU c_mnist_dense_6_bHfu c_mnist_dense_6_kIfE c_mnist_dense_7_kZio c_mnist_dense_7_b0iy c_mnist_dense_8_k1iI c_mnist_dense_8_b2iS c_mnist_dropout_43i2 c_mnist
INFO-FLOW: To file: write model c_mnist_fadd_32nsbzo
INFO-FLOW: To file: write model c_mnist_fmul_32nsbAo
INFO-FLOW: To file: write model c_mnist_fcmp_32nsbBo
INFO-FLOW: To file: write model c_mnist_mux_1664_bCo
INFO-FLOW: To file: write model c_mnist_flatten_4bkb
INFO-FLOW: To file: write model c_mnist_dense_6_orcU
INFO-FLOW: To file: write model c_mnist_dense_6_bHfu
INFO-FLOW: To file: write model c_mnist_dense_6_kIfE
INFO-FLOW: To file: write model c_mnist_dense_7_kZio
INFO-FLOW: To file: write model c_mnist_dense_7_b0iy
INFO-FLOW: To file: write model c_mnist_dense_8_k1iI
INFO-FLOW: To file: write model c_mnist_dense_8_b2iS
INFO-FLOW: To file: write model c_mnist_dropout_43i2
INFO-FLOW: To file: write model c_mnist
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.138 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.143 sec.
Command       ap_source done; 0.143 sec.
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'c_mnist_flatten_4bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dense_6_orcU_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_bHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_6_kIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_kZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_7_b0iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_k1iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'c_mnist_dense_8_b2iS_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'c_mnist_dropout_43i2_ram (RAM)' using block RAMs.
Command       ap_source done; 86.762 sec.
Execute       get_config_sdx -target 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.12 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.122 sec.
Command       ap_source done; 0.123 sec.
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.compgen.tcl 
Command       ap_source done; 0.354 sec.
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.compgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute         source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Command       ap_source done; 0.742 sec.
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.compgen.tcl 
Command       ap_source done; 0.299 sec.
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.constraint.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.constraint.tcl 
Execute       sc_get_clocks c_mnist 
Execute       source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/impl/misc/c_mnist_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/impl/misc/c_mnist_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/vivado/avinav_mnist/solution1/impl/misc/c_mnist_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:46 ; elapsed = 00:02:36 . Memory (MB): peak = 710.941 ; gain = 655.129
INFO: [SYSC 207-301] Generating SystemC RTL for c_mnist.
INFO: [VHDL 208-304] Generating VHDL RTL for c_mnist.
INFO: [VLOG 209-307] Generating Verilog RTL for c_mnist.
Command     autosyn done; 111.896 sec.
Command   csynth_design done; 155.421 sec.
Command ap_source done; 155.882 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/vivado/avinav_mnist/solution1 opened at Wed Apr 24 01:49:31 +0530 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 98520}  {LUT 788160}    {FF 1576320} {DSP48E 4560}  {BRAM 2880} {URAM 640}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.122 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.253 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.267 sec.
Command     ap_source done; 0.268 sec.
Execute     set_part xcvu13p-flga2577-2-e 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu13p:-flga2577:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xcvu13p 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 216000} {LUT 1728000}   {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
Execute       get_default_platform 
Command     set_part done; 0.158 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 216000} {LUT 1728000}   {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.519 sec.
Execute   cosim_design -ldflags -Wl,--stack,16777216 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.146 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     is_encrypted C:/vivado/avinav_mnist/c_mnist_test_suite.c 
Execute     is_encrypted C:/vivado/avinav_mnist/include/k2c_tensor_include.h 
Execute     is_encrypted C:/vivado/avinav_mnist/c_mnist.h 
Execute     is_encrypted C:/vivado/avinav_mnist/c_mnist.c 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/vivado/avinav_mnist/c_mnist_test_suite.c C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist_test_suite.c_pre.c
INFO-FLOW: Marker-Pragma convertor: C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist_test_suite.c_pre.c C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist_test_suite.c_pre.c.line.c ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/c_mnist_test_suite.c_pre.c.tb.c.line ./sim/autowrap/testbench/c_mnist_test_suite.c_pre.c.tb.c ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/vivado/avinav_mnist/c_mnist.c C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist.c_pre.c
INFO-FLOW: Marker-Pragma convertor: C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist.c_pre.c C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist.c_pre.c.line.c ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/c_mnist.c_pre.c.tb.c.line ./sim/autowrap/testbench/c_mnist.c_pre.c.tb.c ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     get_default_platform 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.557 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace C:/vivado/avinav_mnist/solution1 opened at Wed Apr 24 06:49:36 +0530 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 98520}  {LUT 788160}    {FF 1576320} {DSP48E 4560}  {BRAM 2880} {URAM 640}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.176 sec.
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.103 sec.
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.262 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.28 sec.
Command     ap_source done; 0.286 sec.
Execute     set_part xcvu13p-flga2577-2-e 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu13p:-flga2577:-2-e 
Execute         get_default_platform 
Execute         license_isbetapart xcvu13p 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 216000} {LUT 1728000}   {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_hp.hlp 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       add_library done; 0.104 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
Execute       get_default_platform 
Command     set_part done; 0.168 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 216000} {LUT 1728000}   {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280}  
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.659 sec.
Execute   cosim_design -ldflags -Wl,--stack,16777216 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.117 sec.
Execute         source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     is_encrypted C:/vivado/avinav_mnist/c_mnist_test_suite.c 
Execute     is_encrypted C:/vivado/avinav_mnist/include/k2c_tensor_include.h 
Execute     is_encrypted C:/vivado/avinav_mnist/c_mnist.h 
Execute     is_encrypted C:/vivado/avinav_mnist/c_mnist.c 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/vivado/avinav_mnist/c_mnist_test_suite.c C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist_test_suite.c_pre.c
INFO-FLOW: Marker-Pragma convertor: C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist_test_suite.c_pre.c C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist_test_suite.c_pre.c.line.c ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/c_mnist_test_suite.c_pre.c.tb.c.line ./sim/autowrap/testbench/c_mnist_test_suite.c_pre.c.tb.c ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/vivado/avinav_mnist/c_mnist.c C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist.c_pre.c
INFO-FLOW: Marker-Pragma convertor: C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist.c_pre.c C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/c_mnist.c_pre.c.line.c ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: ./sim/autowrap/testbench/c_mnist.c_pre.c.tb.c.line ./sim/autowrap/testbench/c_mnist.c_pre.c.tb.c ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source C:/vivado/avinav_mnist/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     get_default_platform 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.299 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.rtl_wrap.cfg.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source C:/vivado/avinav_mnist/solution1/.autopilot/db/c_mnist.tbgen.tcl 
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 3816.54 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 3877.27 sec.
Command ap_source done; 3877.95 sec.
Execute cleanup_all 
