// alu.sv

module alu (
    input logic [31:0] a,
    input logic [31:0] b,
    input logic [3:0] alu_control,
    output logic [31:0] result,
    output logic zero
);

always_comb begin
    case (alu_control)
        4'b0000: result = a + b;                                        //ADD
        4'b0001: result = a - b;                                        //SUB
        4'b0010: result = a & b;                                        //AND
        4'b0011: result = a | b;                                        //OR
        4'b0100: result = a ^ b;                                        //XOR
        4'b0101: result = a << b[4:0];                                  //SLL
        4'b0110: result = a >> b[4:0];                                  //SRL
        4'b0111: result = $signed(a) >>> b[4:0];                        //SRA
        4'b1000: result = ($signed(a) < $signed(b)) ? 32'd1 : 32'd0;    //SLT
        4'b1001: result = (a < b) ? 32'd1: 32'd0;                       //SLTU
        default: result = 32'b0;
    endcase
end

//Zero flag - 1 when result is zero, used for branches
assign zero = (result == 32'b0) ? 1'b1 : 1'b0;

endmodule