{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701884275904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701884275904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 13:37:55 2023 " "Processing started: Wed Dec  6 13:37:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701884275904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884275904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off delaybeamformer -c delaybeamformer " "Command: quartus_map --read_settings_files=on --write_settings_files=off delaybeamformer -c delaybeamformer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884275904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701884276234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701884276234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullbeamformer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fullbeamformer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullbeamformer_tb " "Found entity 1: fullbeamformer_tb" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication.v 1 1 " "Found 1 design units, including 1 entities, in source file communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 communication " "Found entity 1: communication" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indexram.v 1 1 " "Found 1 design units, including 1 entities, in source file indexram.v" { { "Info" "ISGN_ENTITY_NAME" "1 indexram " "Found entity 1: indexram" {  } { { "indexram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/indexram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaybeamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file delaybeamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 delaybeamformer " "Found entity 1: delaybeamformer" {  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283611 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fullbeamformer.v(222) " "Verilog HDL information at fullbeamformer.v(222): always construct contains both blocking and non-blocking assignments" {  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 222 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701884283613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullbeamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file fullbeamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullbeamformer " "Found entity 1: fullbeamformer" {  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_ram " "Found entity 1: output_ram" {  } { { "output_ram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/output_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_filt.v" { { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt " "Found entity 1: BP_Filt" {  } { { "BP_Filt.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file bp_filt/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (bp_filt) " "Found design unit 1: dspba_library_package (bp_filt)" {  } { { "BP_Filt/dspba_library_package.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file bp_filt/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283928 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283928 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283928 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283928 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283928 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file bp_filt/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (bp_filt) " "Found design unit 1: auk_dspip_math_pkg_hpfir (bp_filt)" {  } { { "BP_Filt/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283929 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "BP_Filt/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file bp_filt/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (bp_filt) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (bp_filt)" {  } { { "BP_Filt/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283932 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283933 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283935 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "BP_Filt/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283936 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "BP_Filt/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_filt/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "BP_Filt/altera_avalon_sc_fifo.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/bp_filt_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/bp_filt_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BP_Filt_0002_rtl_core-normal " "Found design unit 1: BP_Filt_0002_rtl_core-normal" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283945 ""} { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt_0002_rtl_core " "Found entity 1: BP_Filt_0002_rtl_core" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/bp_filt_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/bp_filt_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BP_Filt_0002_ast-struct " "Found design unit 1: BP_Filt_0002_ast-struct" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283946 ""} { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt_0002_ast " "Found entity 1: BP_Filt_0002_ast" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/bp_filt_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/bp_filt_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BP_Filt_0002-syn " "Found design unit 1: BP_Filt_0002-syn" {  } { { "BP_Filt/BP_Filt_0002.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283947 ""} { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt_0002 " "Found entity 1: BP_Filt_0002" {  } { { "BP_Filt/BP_Filt_0002.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283947 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "brambeamformer.v(73) " "Verilog HDL information at brambeamformer.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701884283948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brambeamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file brambeamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 brambeamformer " "Found entity 1: brambeamformer" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalram.v 1 1 " "Found 1 design units, including 1 entities, in source file signalram.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalram " "Found entity 1: signalram" {  } { { "signalram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/signalram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalram_nomem.v 1 1 " "Found 1 design units, including 1 entities, in source file signalram_nomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalram_nomem " "Found entity 1: signalram_nomem" {  } { { "signalram_nomem.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/signalram_nomem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indexrom.v 1 1 " "Found 1 design units, including 1 entities, in source file indexrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 indexrom " "Found entity 1: indexrom" {  } { { "indexrom.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/indexrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartoutram.v 1 1 " "Found 1 design units, including 1 entities, in source file uartoutram.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartoutram " "Found entity 1: uartoutram" {  } { { "uartoutram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/uartoutram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainpll.v 1 1 " "Found 1 design units, including 1 entities, in source file mainpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainpll " "Found entity 1: mainpll" {  } { { "mainpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/mainpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884283954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884283954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_RXD communication.v(39) " "Verilog HDL Implicit Net warning at communication.v(39): created implicit net for \"UART_RXD\"" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX_DATA communication.v(40) " "Verilog HDL Implicit Net warning at communication.v(40): created implicit net for \"RX_DATA\"" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX_BUSY communication.v(41) " "Verilog HDL Implicit Net warning at communication.v(41): created implicit net for \"RX_BUSY\"" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284026 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_en communication.v(49) " "Verilog HDL Implicit Net warning at communication.v(49): created implicit net for \"wr_en\"" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fullbeamformer_tb " "Elaborating entity \"fullbeamformer_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701884284048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fullbeamformer_tb.v(99) " "Verilog HDL assignment warning at fullbeamformer_tb.v(99): truncated value with size 32 to match size of target (10)" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884284056 "|fullbeamformer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fullbeamformer_tb.v(147) " "Verilog HDL assignment warning at fullbeamformer_tb.v(147): truncated value with size 32 to match size of target (3)" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884284058 "|fullbeamformer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fullbeamformer_tb.v(150) " "Verilog HDL assignment warning at fullbeamformer_tb.v(150): truncated value with size 32 to match size of target (10)" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884284058 "|fullbeamformer_tb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledstatus fullbeamformer_tb.v(7) " "Output port \"ledstatus\" at fullbeamformer_tb.v(7) has no driver" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701884284059 "|fullbeamformer_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainpll mainpll:mainpll_inst " "Elaborating entity \"mainpll\" for hierarchy \"mainpll:mainpll_inst\"" {  } { { "fullbeamformer_tb.v" "mainpll_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mainpll:mainpll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mainpll:mainpll_inst\|altpll:altpll_component\"" {  } { { "mainpll.v" "altpll_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/mainpll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainpll:mainpll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"mainpll:mainpll_inst\|altpll:altpll_component\"" {  } { { "mainpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/mainpll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainpll:mainpll_inst\|altpll:altpll_component " "Instantiated megafunction \"mainpll:mainpll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mainpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mainpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284374 ""}  } { { "mainpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/mainpll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884284374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mainpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mainpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainpll_altpll " "Found entity 1: mainpll_altpll" {  } { { "db/mainpll_altpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/mainpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884284444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884284444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainpll_altpll mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated " "Elaborating entity \"mainpll_altpll\" for hierarchy \"mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullbeamformer fullbeamformer:fullbeamformer_inst " "Elaborating entity \"fullbeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\"" {  } { { "fullbeamformer_tb.v" "fullbeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 fullbeamformer.v(257) " "Verilog HDL assignment warning at fullbeamformer.v(257): truncated value with size 4 to match size of target (1)" {  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884284485 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalram fullbeamformer:fullbeamformer_inst\|signalram:in_signalram " "Elaborating entity \"signalram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\"" {  } { { "fullbeamformer.v" "in_signalram" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\"" {  } { { "signalram.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/signalram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\"" {  } { { "signalram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/signalram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file signals.mif " "Parameter \"init_file\" = \"signals.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884284693 ""}  } { { "signalram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/signalram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884284693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ei1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ei1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ei1 " "Found entity 1: altsyncram_8ei1" {  } { { "db/altsyncram_8ei1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_8ei1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884284752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884284752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ei1 fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\|altsyncram_8ei1:auto_generated " "Elaborating entity \"altsyncram_8ei1\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\|altsyncram_8ei1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884284753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\"" {  } { { "fullbeamformer.v" "channel1" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884285228 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BP_Filt fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt " "Elaborating entity \"BP_Filt\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\"" {  } { { "brambeamformer.v" "filt" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BP_Filt_0002 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst " "Elaborating entity \"BP_Filt_0002\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\"" {  } { { "BP_Filt.v" "bp_filt_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig BP_Filt_0002.vhd(54) " "Verilog HDL or VHDL warning at BP_Filt_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "BP_Filt/BP_Filt_0002.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701884285257 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|BP_Filt:filt|BP_Filt_0002:bp_filt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BP_Filt_0002_ast fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst " "Elaborating entity \"BP_Filt_0002_ast\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\"" {  } { { "BP_Filt/BP_Filt_0002.vhd" "BP_Filt_0002_ast_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285264 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core BP_Filt_0002_ast.vhd(210) " "VHDL Signal Declaration warning at BP_Filt_0002_ast.vhd(210): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_ast.vhd" 210 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701884285269 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|BP_Filt:filt|BP_Filt_0002:bp_filt_inst|BP_Filt_0002_ast:BP_Filt_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "sink" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "source" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "intf_ctrl" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BP_Filt_0002_rtl_core fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"BP_Filt_0002_rtl_core\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_ast.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12 " "Elaborating entity \"dspba_delay\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_phasedelay0_q_12" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_phasedelay0_q_13" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_17_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 986 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285772 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 986 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884285772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2eu " "Found entity 1: mult_2eu" {  } { { "db/mult_2eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/mult_2eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884285813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884285813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component\|mult_2eu:auto_generated " "Elaborating entity \"mult_2eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component\|mult_2eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_14_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285855 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884285855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_12_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1248 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285885 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1248 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884285885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6eu " "Found entity 1: mult_6eu" {  } { { "db/mult_6eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/mult_6eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884285919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884285919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\|mult_6eu:auto_generated " "Elaborating entity \"mult_6eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\|mult_6eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_11_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884285944 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884285944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4eu " "Found entity 1: mult_4eu" {  } { { "db/mult_4eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/mult_4eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884285978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884285978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component\|mult_4eu:auto_generated " "Elaborating entity \"mult_4eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component\|mult_4eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_9_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884285995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286003 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884286003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8eu " "Found entity 1: mult_8eu" {  } { { "db/mult_8eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/mult_8eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884286036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884286036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_8eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\|mult_8eu:auto_generated " "Elaborating entity \"mult_8eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\|mult_8eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_7_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1516 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286054 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1516 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884286054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_4_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1662 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286170 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1662 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884286170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_1_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1813 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286185 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1813 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884286185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo1_sym_add0_q_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo1_sym_add0_q_14\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "d_u0_m0_wo1_sym_add0_q_14" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo1_mtree_mult1_8_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2038 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286212 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2038 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884286212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5eu " "Found entity 1: mult_5eu" {  } { { "db/mult_5eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/mult_5eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884286246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884286246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component\|mult_5eu:auto_generated " "Elaborating entity \"mult_5eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component\|mult_5eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo1_mtree_mult1_3_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286270 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884286270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7eu " "Found entity 1: mult_7eu" {  } { { "db/mult_7eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/mult_7eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884286303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884286303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component\|mult_7eu:auto_generated " "Elaborating entity \"mult_7eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component\|mult_7eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo1_mtree_mult1_0_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2553 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286325 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2553 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884286325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3eu " "Found entity 1: mult_3eu" {  } { { "db/mult_3eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/mult_3eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884286358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884286358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component\|mult_3eu:auto_generated " "Elaborating entity \"mult_3eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component\|mult_3eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_16" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_rtl_core.vhd" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:2:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:2:outp_blk\"" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:2:outp_blk" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/BP_Filt/BP_Filt_0002_ast.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ram fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram " "Elaborating entity \"output_ram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\"" {  } { { "brambeamformer.v" "outram" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component\"" {  } { { "output_ram.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/output_ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component\"" {  } { { "output_ram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/output_ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 96 " "Parameter \"width_a\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286472 ""}  } { { "output_ram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/output_ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884286472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7g1 " "Found entity 1: altsyncram_d7g1" {  } { { "db/altsyncram_d7g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_d7g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884286517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884286517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7g1 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component\|altsyncram_d7g1:auto_generated " "Elaborating entity \"altsyncram_d7g1\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component\|altsyncram_d7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component\"" {  } { { "indexrom.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/indexrom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component\"" {  } { { "indexrom.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/indexrom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file indexes_1.mif " "Parameter \"init_file\" = \"indexes_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286582 ""}  } { { "indexrom.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/indexrom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884286582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8a1 " "Found entity 1: altsyncram_b8a1" {  } { { "db/altsyncram_b8a1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_b8a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884286619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884286619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8a1 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component\|altsyncram_b8a1:auto_generated " "Elaborating entity \"altsyncram_b8a1\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component\|altsyncram_b8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalram_nomem fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram " "Elaborating entity \"signalram_nomem\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\"" {  } { { "brambeamformer.v" "out_signalram" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\"" {  } { { "signalram_nomem.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/signalram_nomem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\"" {  } { { "signalram_nomem.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/signalram_nomem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884286668 ""}  } { { "signalram_nomem.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/signalram_nomem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884286668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6g1 " "Found entity 1: altsyncram_r6g1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_r6g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884286706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884286706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r6g1 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated " "Elaborating entity \"altsyncram_r6g1\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\"" {  } { { "fullbeamformer.v" "channel2" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286719 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884286721 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\"" {  } { { "fullbeamformer.v" "channel3" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884286909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884286911 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\"" {  } { { "fullbeamformer.v" "channel4" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884287084 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\"" {  } { { "fullbeamformer.v" "channel5" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884287261 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\"" {  } { { "fullbeamformer.v" "channel6" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884287440 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\"" {  } { { "fullbeamformer.v" "channel7" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884287624 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\"" {  } { { "fullbeamformer.v" "channel8" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884287796 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartoutram uartoutram:uartoutram_inst " "Elaborating entity \"uartoutram\" for hierarchy \"uartoutram:uartoutram_inst\"" {  } { { "fullbeamformer_tb.v" "uartoutram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884287974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uartoutram:uartoutram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\"" {  } { { "uartoutram.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/uartoutram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uartoutram:uartoutram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\"" {  } { { "uartoutram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/uartoutram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uartoutram:uartoutram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288026 ""}  } { { "uartoutram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/uartoutram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884288026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6g1 " "Found entity 1: altsyncram_q6g1" {  } { { "db/altsyncram_q6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_q6g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884288065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884288065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6g1 uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_q6g1:auto_generated " "Elaborating entity \"altsyncram_q6g1\" for hierarchy \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_q6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "communication communication:uart " "Elaborating entity \"communication\" for hierarchy \"communication:uart\"" {  } { { "fullbeamformer_tb.v" "uart" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288079 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TX_DATA communication.v(12) " "Verilog HDL warning at communication.v(12): object TX_DATA used but never assigned" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701884288080 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TX_START communication.v(13) " "Verilog HDL or VHDL warning at communication.v(13): object \"TX_START\" assigned a value but never read" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701884288080 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_addr_2 communication.v(17) " "Verilog HDL or VHDL warning at communication.v(17): object \"wr_addr_2\" assigned a value but never read" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701884288080 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_r communication.v(24) " "Verilog HDL or VHDL warning at communication.v(24): object \"out_r\" assigned a value but never read" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701884288080 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 communication.v(84) " "Verilog HDL assignment warning at communication.v(84): truncated value with size 32 to match size of target (8)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884288080 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 communication.v(85) " "Verilog HDL assignment warning at communication.v(85): truncated value with size 32 to match size of target (4)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884288081 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 communication.v(88) " "Verilog HDL assignment warning at communication.v(88): truncated value with size 32 to match size of target (4)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884288081 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 communication.v(91) " "Verilog HDL assignment warning at communication.v(91): truncated value with size 32 to match size of target (4)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884288081 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 communication.v(94) " "Verilog HDL assignment warning at communication.v(94): truncated value with size 32 to match size of target (4)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884288081 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 communication.v(95) " "Verilog HDL assignment warning at communication.v(95): truncated value with size 32 to match size of target (12)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884288081 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "TX_DATA\[7..0\] 0 communication.v(12) " "Net \"TX_DATA\[7..0\]\" at communication.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701884288083 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WSGN_SEARCH_FILE" "tx.v 1 1 " "Using design file tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "tx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884288099 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701884288099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX communication:uart\|TX:C1 " "Elaborating entity \"TX\" for hierarchy \"communication:uart\|TX:C1\"" {  } { { "communication.v" "C1" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TX_reg tx.v(12) " "Verilog HDL or VHDL warning at tx.v(12): object \"TX_reg\" assigned a value but never read" {  } { { "tx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/tx.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701884288100 "|fullbeamformer_tb|communication:uart|TX:C1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx.v(35) " "Verilog HDL assignment warning at tx.v(35): truncated value with size 32 to match size of target (4)" {  } { { "tx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/tx.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884288100 "|fullbeamformer_tb|communication:uart|TX:C1"}
{ "Warning" "WSGN_SEARCH_FILE" "rx.v 1 1 " "Using design file rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "rx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884288112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701884288112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX communication:uart\|RX:C2 " "Elaborating entity \"RX\" for hierarchy \"communication:uart\|RX:C2\"" {  } { { "communication.v" "C2" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 rx.v(25) " "Verilog HDL assignment warning at rx.v(25): truncated value with size 32 to match size of target (13)" {  } { { "rx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/rx.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884288114 "|fullbeamformer_tb|communication:uart|RX:C2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rx.v(33) " "Verilog HDL assignment warning at rx.v(33): truncated value with size 32 to match size of target (4)" {  } { { "rx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/rx.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701884288114 "|fullbeamformer_tb|communication:uart|RX:C2"}
{ "Warning" "WSGN_SEARCH_FILE" "dpram.v 1 1 " "Using design file dpram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DPRAM " "Found entity 1: DPRAM" {  } { { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884288126 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701884288126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPRAM communication:uart\|DPRAM:R1 " "Elaborating entity \"DPRAM\" for hierarchy \"communication:uart\|DPRAM:R1\"" {  } { { "communication.v" "R1" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component " "Instantiated megafunction \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288153 ""}  } { { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884288153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_elq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_elq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_elq1 " "Found entity 1: altsyncram_elq1" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884288190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884288190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_elq1 communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated " "Elaborating entity \"altsyncram_elq1\" for hierarchy \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288190 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opram.v 1 1 " "Using design file opram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OPRAM " "Found entity 1: OPRAM" {  } { { "opram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/opram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884288205 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701884288205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPRAM communication:uart\|OPRAM:R2 " "Elaborating entity \"OPRAM\" for hierarchy \"communication:uart\|OPRAM:R2\"" {  } { { "communication.v" "R2" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\"" {  } { { "opram.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/opram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\"" {  } { { "opram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/opram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component " "Instantiated megafunction \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288229 ""}  } { { "opram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/opram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884288229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7h1 " "Found entity 1: altsyncram_m7h1" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_m7h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884288264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884288264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7h1 communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated " "Elaborating entity \"altsyncram_m7h1\" for hierarchy \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_et72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_et72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_et72 " "Found entity 1: altsyncram_et72" {  } { { "db/altsyncram_et72.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_et72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884288309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884288309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_et72 communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|altsyncram_et72:altsyncram1 " "Elaborating entity \"altsyncram_et72\" for hierarchy \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|altsyncram_et72:altsyncram1\"" {  } { { "db/altsyncram_m7h1.tdf" "altsyncram1" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_m7h1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m7h1.tdf" "mgl_prim2" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_m7h1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_m7h1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 805306368 " "Parameter \"NODE_NAME\" = \"805306368\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701884288450 ""}  } { { "db/altsyncram_m7h1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_m7h1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701884288450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884288880 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "communication:uart\|rd_en " "Net \"communication:uart\|rd_en\" is missing source, defaulting to GND" {  } { { "communication.v" "rd_en" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701884289684 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1701884289684 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701884290236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.06.13:38:12 Progress: Loading sldf745af47/alt_sld_fab_wrapper_hw.tcl " "2023.12.06.13:38:12 Progress: Loading sldf745af47/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884292971 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884295234 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884295328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884298356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884298464 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884298575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884298702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884298715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884298715 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701884299405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf745af47/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf745af47/alt_sld_fab.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/ip/sldf745af47/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884299611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884299611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884299699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884299699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884299715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884299715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884299793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884299793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884299882 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884299882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884299882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701884299958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884299958 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[0\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[1\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[2\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[3\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[4\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[5\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[6\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[7\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[8\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[9\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[10\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[11\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[12\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[13\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[14\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[15\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/db/altsyncram_elq1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884302374 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701884302374 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701884302374 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701884319532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledstatus GND " "Pin \"ledstatus\" is stuck at GND" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/fullbeamformer_tb.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701884321525 "|fullbeamformer_tb|ledstatus"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701884321525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884323363 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "161 " "161 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701884334981 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701884335150 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1701884335150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/output_files/delaybeamformer.map.smsg " "Generated suppressed messages file D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6/output_files/delaybeamformer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884336780 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701884339979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701884339979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33574 " "Implemented 33574 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701884343443 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701884343443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31925 " "Implemented 31925 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701884343443 ""} { "Info" "ICUT_CUT_TM_RAMS" "1336 " "Implemented 1336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701884343443 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701884343443 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "304 " "Implemented 304 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701884343443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701884343443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5235 " "Peak virtual memory: 5235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701884343584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 13:39:03 2023 " "Processing ended: Wed Dec  6 13:39:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701884343584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701884343584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701884343584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701884343584 ""}
