
*** Running vivado
    with args -log dac.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dac.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dac.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 359.121 ; gain = 64.691
Command: synth_design -top dac -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15392 
WARNING: [Synth 8-1958] event expressions must result in a singular type [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:47]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.703 ; gain = 188.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dac' [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:51]
WARNING: [Synth 8-567] referenced signal 'h0' should be on the sensitivity list [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:47]
WARNING: [Synth 8-567] referenced signal 'h1' should be on the sensitivity list [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:47]
WARNING: [Synth 8-567] referenced signal 'h2' should be on the sensitivity list [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:47]
WARNING: [Synth 8-567] referenced signal 'h3' should be on the sensitivity list [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:47]
WARNING: [Synth 8-567] referenced signal 'h4' should be on the sensitivity list [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:47]
WARNING: [Synth 8-567] referenced signal 'h5' should be on the sensitivity list [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:47]
WARNING: [Synth 8-567] referenced signal 'h6' should be on the sensitivity list [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:47]
WARNING: [Synth 8-567] referenced signal 'h7' should be on the sensitivity list [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:47]
INFO: [Synth 8-6155] done synthesizing module 'dac' (1#1) [C:/Users/Praveen/Downloads/dac/dac.srcs/sources_1/new/dac.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 626.488 ; gain = 242.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 626.488 ; gain = 242.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 626.488 ; gain = 242.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 646.641 ; gain = 262.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 248   
+---Registers : 
	               20 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 248   
+---Registers : 
	               20 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1206.117 ; gain = 822.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1206.117 ; gain = 822.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 1206.117 ; gain = 822.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1206.117 ; gain = 822.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1206.117 ; gain = 822.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1206.117 ; gain = 822.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1206.117 ; gain = 822.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1206.117 ; gain = 822.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1206.117 ; gain = 822.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   773|
|3     |LUT1   |   208|
|4     |LUT2   |  2497|
|5     |LUT5   |    72|
|6     |LUT6   |  6127|
|7     |MUXF7  |  2677|
|8     |MUXF8  |  1287|
|9     |FDCE   |    16|
|10    |IBUF   |   130|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 13820|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1206.117 ; gain = 822.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1206.117 ; gain = 822.168
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1206.117 ; gain = 822.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dac' is not ideal for floorplanning, since the cellview 'dac' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1206.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:49 . Memory (MB): peak = 1206.117 ; gain = 846.996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1206.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Praveen/Downloads/dac/dac.runs/synth_1/dac.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1206.117 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file dac_utilization_synth.rpt -pb dac_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 23:45:06 2023...
