{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559390869831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559390869835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 01 15:37:49 2019 " "Processing started: Sat Jun 01 15:37:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559390869835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390869835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAD_VGA_Quartus -c CAD_VGA_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAD_VGA_Quartus -c CAD_VGA_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390869835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559390870408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559390870408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_square.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga_square.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Square-Behavioral " "Found design unit 1: VGA_Square-Behavioral" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390882881 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Square " "Found entity 1: VGA_Square" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390882881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390882881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_controller-Behavioral " "Found design unit 1: VGA_controller-Behavioral" {  } { { "VGA/VGA_controller.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390882883 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA/VGA_controller.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390882883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390882883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cad_vga_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cad_vga_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAD961Test-CAD961Test " "Found design unit 1: CAD961Test-CAD961Test" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390882886 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAD961Test " "Found entity 1: CAD961Test" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390882886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390882886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CAD961Test " "Elaborating entity \"CAD961Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559390882933 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR CAD_VGA_Quartus.vhd(41) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(41): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882938 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA CAD_VGA_Quartus.vhd(42) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(42): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882938 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N CAD_VGA_Quartus.vhd(43) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(43): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882938 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE CAD_VGA_Quartus.vhd(44) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(44): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882938 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK CAD_VGA_Quartus.vhd(45) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(45): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882938 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N CAD_VGA_Quartus.vhd(46) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(46): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882938 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM CAD_VGA_Quartus.vhd(48) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(48): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N CAD_VGA_Quartus.vhd(49) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(49): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM CAD_VGA_Quartus.vhd(50) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(50): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N CAD_VGA_Quartus.vhd(51) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(51): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK CAD_VGA_Quartus.vhd(54) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(54): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_ADC_CS_N CAD_VGA_Quartus.vhd(67) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(67): used implicit default value for signal \"MyLCDLT24_ADC_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_ADC_DCLK CAD_VGA_Quartus.vhd(68) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(68): used implicit default value for signal \"MyLCDLT24_ADC_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_ADC_DIN CAD_VGA_Quartus.vhd(69) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(69): used implicit default value for signal \"MyLCDLT24_ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_CS_N CAD_VGA_Quartus.vhd(72) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(72): used implicit default value for signal \"MyLCDLT24_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_D CAD_VGA_Quartus.vhd(73) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(73): used implicit default value for signal \"MyLCDLT24_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_LCD_ON CAD_VGA_Quartus.vhd(74) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(74): used implicit default value for signal \"MyLCDLT24_LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_RD_N CAD_VGA_Quartus.vhd(75) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(75): used implicit default value for signal \"MyLCDLT24_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_RESET_N CAD_VGA_Quartus.vhd(76) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(76): used implicit default value for signal \"MyLCDLT24_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_RS CAD_VGA_Quartus.vhd(77) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(77): used implicit default value for signal \"MyLCDLT24_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MyLCDLT24_WR_N CAD_VGA_Quartus.vhd(78) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(78): used implicit default value for signal \"MyLCDLT24_WR_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SWidth CAD_VGA_Quartus.vhd(151) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(151): used explicit default value for signal \"SWidth\" because signal was never assigned a value" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 151 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bHight CAD_VGA_Quartus.vhd(152) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(152): used explicit default value for signal \"bHight\" because signal was never assigned a value" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 152 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559390882939 "|CAD961Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGA_Control " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGA_Control\"" {  } { { "CAD_VGA_Quartus.vhd" "VGA_Control" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559390882941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Square VGA_Square:VGA_SQ " "Elaborating entity \"VGA_Square\" for hierarchy \"VGA_Square:VGA_SQ\"" {  } { { "CAD_VGA_Quartus.vhd" "VGA_SQ" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559390882943 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SquareXposition VGA_Square.vhd(44) " "VHDL Signal Declaration warning at VGA_Square.vhd(44): used explicit default value for signal \"SquareXposition\" because signal was never assigned a value" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559390882944 "|CAD961Test|VGA_Square:VGA_SQ"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "blockYposition VGA_Square.vhd(46) " "VHDL Signal Declaration warning at VGA_Square.vhd(46): used explicit default value for signal \"blockYposition\" because signal was never assigned a value" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559390882944 "|CAD961Test|VGA_Square:VGA_SQ"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "blockY2position VGA_Square.vhd(46) " "VHDL Signal Declaration warning at VGA_Square.vhd(46): used explicit default value for signal \"blockY2position\" because signal was never assigned a value" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559390882945 "|CAD961Test|VGA_Square:VGA_SQ"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ColorSelect VGA_Square.vhd(55) " "Verilog HDL or VHDL warning at VGA_Square.vhd(55): object \"ColorSelect\" assigned a value but never read" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559390882945 "|CAD961Test|VGA_Square:VGA_SQ"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SquareXMoveDir VGA_Square.vhd(59) " "VHDL Signal Declaration warning at VGA_Square.vhd(59): used explicit default value for signal \"SquareXMoveDir\" because signal was never assigned a value" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1559390882945 "|CAD961Test|VGA_Square:VGA_SQ"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "CAD_VGA_Quartus.vhd" "Mod0" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 210 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559390883652 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "CAD_VGA_Quartus.vhd" "Div0" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 211 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559390883652 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559390883652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 210 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559390883696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559390883696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559390883696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559390883696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559390883696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559390883696 ""}  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 210 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559390883696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/db/lpm_divide_uio.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390883753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390883753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390883772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390883772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390883856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390883856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390883890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390883890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559390883901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559390883901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559390883901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559390883901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559390883901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559390883901 ""}  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559390883901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/db/lpm_divide_bpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390883961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390883961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390883983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390883983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390884059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390884059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559390884099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559390884099 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "bidirectional pin \"SD_DATA\[0\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "bidirectional pin \"SD_DATA\[3\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/CAD_VGA_Quartus.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559390884598 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1559390884598 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[7\] VGA_Square:VGA_SQ\|pseudo_rand1\[7\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[7\]~1 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[7\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[7\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[7\]~1\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[6\] VGA_Square:VGA_SQ\|pseudo_rand1\[6\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[6\]~5 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[6\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[6\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[6\]~5\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[5\] VGA_Square:VGA_SQ\|pseudo_rand1\[5\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[5\]~9 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[5\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[5\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[5\]~9\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[4\] VGA_Square:VGA_SQ\|pseudo_rand1\[4\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[4\]~13 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[4\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[4\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[4\]~13\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[3\] VGA_Square:VGA_SQ\|pseudo_rand1\[3\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[3\]~17 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[3\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[3\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[3\]~17\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[2\] VGA_Square:VGA_SQ\|pseudo_rand1\[2\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[2\]~21 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[2\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[2\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[2\]~21\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[1\] VGA_Square:VGA_SQ\|pseudo_rand1\[1\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[1\]~25 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[1\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[1\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[1\]~25\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[0\] VGA_Square:VGA_SQ\|pseudo_rand1\[0\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[0\]~29 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[0\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[0\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[0\]~29\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[31\] VGA_Square:VGA_SQ\|pseudo_rand1\[31\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[31\]~33 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[31\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[31\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[31\]~33\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[21\] VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~37 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[21\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[21\]~37\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[30\] VGA_Square:VGA_SQ\|pseudo_rand1\[30\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[30\]~41 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[30\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[30\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[30\]~41\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[20\] VGA_Square:VGA_SQ\|pseudo_rand1\[20\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[20\]~45 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[20\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[20\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[20\]~45\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[29\] VGA_Square:VGA_SQ\|pseudo_rand1\[29\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[29\]~49 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[29\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[29\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[29\]~49\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[19\] VGA_Square:VGA_SQ\|pseudo_rand1\[19\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[19\]~53 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[19\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[19\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[19\]~53\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[28\] VGA_Square:VGA_SQ\|pseudo_rand1\[28\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[28\]~57 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[28\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[28\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[28\]~57\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[18\] VGA_Square:VGA_SQ\|pseudo_rand1\[18\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[18\]~61 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[18\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[18\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[18\]~61\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[27\] VGA_Square:VGA_SQ\|pseudo_rand1\[27\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[27\]~65 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[27\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[27\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[27\]~65\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[17\] VGA_Square:VGA_SQ\|pseudo_rand1\[17\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[17\]~69 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[17\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[17\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[17\]~69\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[26\] VGA_Square:VGA_SQ\|pseudo_rand1\[26\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[26\]~73 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[26\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[26\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[26\]~73\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[16\] VGA_Square:VGA_SQ\|pseudo_rand1\[16\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[16\]~77 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[16\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[16\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[16\]~77\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[25\] VGA_Square:VGA_SQ\|pseudo_rand1\[25\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[25\]~81 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[25\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[25\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[25\]~81\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[15\] VGA_Square:VGA_SQ\|pseudo_rand1\[15\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[15\]~85 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[15\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[15\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[15\]~85\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[24\] VGA_Square:VGA_SQ\|pseudo_rand1\[24\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[24\]~89 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[24\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[24\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[24\]~89\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[14\] VGA_Square:VGA_SQ\|pseudo_rand1\[14\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[14\]~93 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[14\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[14\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[14\]~93\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[23\] VGA_Square:VGA_SQ\|pseudo_rand1\[23\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[23\]~97 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[23\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[23\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[23\]~97\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[13\] VGA_Square:VGA_SQ\|pseudo_rand1\[13\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[13\]~101 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[13\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[13\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[13\]~101\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[22\] VGA_Square:VGA_SQ\|pseudo_rand1\[22\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[22\]~105 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[22\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[22\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[22\]~105\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[12\] VGA_Square:VGA_SQ\|pseudo_rand1\[12\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[12\]~109 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[12\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[12\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[12\]~109\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[11\] VGA_Square:VGA_SQ\|pseudo_rand1\[11\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[11\]~113 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[11\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[11\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[11\]~113\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[10\] VGA_Square:VGA_SQ\|pseudo_rand1\[10\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[10\]~117 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[10\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[10\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[10\]~117\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[9\] VGA_Square:VGA_SQ\|pseudo_rand1\[9\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[9\]~121 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[9\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[9\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[9\]~121\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "VGA_Square:VGA_SQ\|pseudo_rand1\[8\] VGA_Square:VGA_SQ\|pseudo_rand1\[8\]~_emulated VGA_Square:VGA_SQ\|pseudo_rand1\[8\]~125 " "Register \"VGA_Square:VGA_SQ\|pseudo_rand1\[8\]\" is converted into an equivalent circuit using register \"VGA_Square:VGA_SQ\|pseudo_rand1\[8\]~_emulated\" and latch \"VGA_Square:VGA_SQ\|pseudo_rand1\[8\]~125\"" {  } { { "VGA/VGA_Square.vhd" "" { Text "C:/Users/Cloner/Desktop/detail/CAD_VGA_Quartus/VGA/VGA_Square.vhd" 126 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1559390884625 "|CAD961Test|VGA_Square:VGA_SQ|pseudo_rand1[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1559390884625 ""}
