<profile>

<section name = "Vitis HLS Report for 'DebayerRatBorBatR'" level="0">
<item name = "Date">Thu May  8 10:10:42 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 2087412, 48.000 ns, 8.350 ms, 12, 2087412, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172">DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2, 8, 1928, 32.000 ns, 7.712 us, 8, 1928, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_585_1">11, 2087411, 11 ~ 1931, -, -, 1 ~ 1081, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 143, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 2298, 2196, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 89, -</column>
<column name="Register">-, -, 400, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">2, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172">DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2, 0, 0, 2298, 2196, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="lineBuffer_val_V_U">DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W, 4, 0, 0, 0, 1921, 30, 1, 57630</column>
<column name="lineBuffer_val_V_1_U">DebayerRatBorBatR_lineBuffer_val_V_RAM_AUTO_1R1W, 4, 0, 0, 0, 1921, 30, 1, 57630</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln585_fu_242_p2">+, 0, 0, 18, 11, 1</column>
<column name="loopHeight_fu_222_p2">+, 0, 0, 18, 11, 1</column>
<column name="out_y_i_fu_336_p2">+, 0, 0, 19, 12, 2</column>
<column name="y_4_fu_265_p2">+, 0, 0, 18, 11, 1</column>
<column name="cmp202_i_fu_325_p2">icmp, 0, 0, 11, 11, 1</column>
<column name="cmp58_i_fu_320_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln585_fu_260_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="red_i_fu_357_p2">icmp, 0, 0, 12, 15, 15</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="empty_127_fu_363_p3">select, 0, 0, 3, 1, 1</column>
<column name="empty_128_fu_372_p3">select, 0, 0, 3, 1, 3</column>
<column name="out_y_cast_i_fu_342_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_i_fu_351_p2">xor, 0, 0, 15, 15, 15</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="bayerPhase_c9_blk_n">9, 2, 1, 2</column>
<column name="bayerPhase_c_blk_n">9, 2, 1, 2</column>
<column name="imgG_read">9, 2, 1, 2</column>
<column name="imgRB_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="y_fu_74">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln585_reg_504">11, 0, 11, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp202_i_reg_602">1, 0, 1, 0</column>
<column name="cmp58_i_reg_597">1, 0, 1, 0</column>
<column name="empty_126_reg_592">1, 0, 1, 0</column>
<column name="empty_127_reg_622">1, 0, 2, 1</column>
<column name="empty_128_reg_627">1, 0, 2, 1</column>
<column name="grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_588_2_fu_172_ap_start_reg">1, 0, 1, 0</column>
<column name="loopHeight_reg_488">11, 0, 11, 0</column>
<column name="out_y_i_reg_607">12, 0, 12, 0</column>
<column name="p_0_0_01072_222972316_lcssa2353_i_fu_134">10, 0, 10, 0</column>
<column name="p_0_0_01072_222972316_lcssa2353_i_load_reg_587">10, 0, 10, 0</column>
<column name="p_0_0_01073_222952314_lcssa2351_i_fu_130">10, 0, 10, 0</column>
<column name="p_0_0_01073_222952314_lcssa2351_i_load_reg_582">10, 0, 10, 0</column>
<column name="p_0_0_01074_222932312_lcssa2349_i_fu_126">10, 0, 10, 0</column>
<column name="p_0_0_01074_222932312_lcssa2349_i_load_reg_577">10, 0, 10, 0</column>
<column name="p_0_0_0_0_010382303_lcssa2337_i_fu_102">10, 0, 10, 0</column>
<column name="p_0_0_0_0_010382303_lcssa2337_i_load_reg_547">10, 0, 10, 0</column>
<column name="p_0_0_0_0_010752214_lcssa2266_i_fu_78">10, 0, 10, 0</column>
<column name="p_0_0_0_0_010752214_lcssa2266_i_load_reg_517">10, 0, 10, 0</column>
<column name="p_0_0_0_0_01075_22244_lcssa2278_i_fu_90">10, 0, 10, 0</column>
<column name="p_0_0_0_0_01075_22244_lcssa2278_i_load_reg_532">10, 0, 10, 0</column>
<column name="p_0_1_0_0_010392305_lcssa2339_i_fu_106">10, 0, 10, 0</column>
<column name="p_0_1_0_0_010392305_lcssa2339_i_load_reg_552">10, 0, 10, 0</column>
<column name="p_0_1_0_0_010762217_lcssa2268_i_fu_82">10, 0, 10, 0</column>
<column name="p_0_1_0_0_010762217_lcssa2268_i_load_reg_522">10, 0, 10, 0</column>
<column name="p_0_1_0_0_01076_22247_lcssa2280_i_fu_94">10, 0, 10, 0</column>
<column name="p_0_1_0_0_01076_22247_lcssa2280_i_load_reg_537">10, 0, 10, 0</column>
<column name="p_0_2_0_0_010402307_lcssa2341_i_fu_110">10, 0, 10, 0</column>
<column name="p_0_2_0_0_010402307_lcssa2341_i_load_reg_557">10, 0, 10, 0</column>
<column name="p_0_2_0_0_010772220_lcssa2270_i_fu_86">10, 0, 10, 0</column>
<column name="p_0_2_0_0_010772220_lcssa2270_i_load_reg_527">10, 0, 10, 0</column>
<column name="p_0_2_0_0_01077_22250_lcssa2282_i_fu_98">10, 0, 10, 0</column>
<column name="p_0_2_0_0_01077_22250_lcssa2282_i_load_reg_542">10, 0, 10, 0</column>
<column name="p_lcssa23092343_i_fu_114">10, 0, 10, 0</column>
<column name="p_lcssa23092343_i_load_reg_562">10, 0, 10, 0</column>
<column name="p_lcssa23102345_i_fu_118">10, 0, 10, 0</column>
<column name="p_lcssa23102345_i_load_reg_567">10, 0, 10, 0</column>
<column name="p_lcssa23112347_i_fu_122">10, 0, 10, 0</column>
<column name="p_lcssa23112347_i_load_reg_572">10, 0, 10, 0</column>
<column name="red_i_reg_617">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln577_1_i_reg_498">15, 0, 15, 0</column>
<column name="x_phase_reg_493">1, 0, 1, 0</column>
<column name="xor_i_reg_612">15, 0, 15, 0</column>
<column name="y_fu_74">11, 0, 11, 0</column>
<column name="zext_ln585_reg_509">11, 0, 12, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, DebayerRatBorBatR, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DebayerRatBorBatR, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DebayerRatBorBatR, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, DebayerRatBorBatR, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DebayerRatBorBatR, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, DebayerRatBorBatR, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DebayerRatBorBatR, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DebayerRatBorBatR, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, DebayerRatBorBatR, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, DebayerRatBorBatR, return value</column>
<column name="imgG_dout">in, 30, ap_fifo, imgG, pointer</column>
<column name="imgG_num_data_valid">in, 2, ap_fifo, imgG, pointer</column>
<column name="imgG_fifo_cap">in, 2, ap_fifo, imgG, pointer</column>
<column name="imgG_empty_n">in, 1, ap_fifo, imgG, pointer</column>
<column name="imgG_read">out, 1, ap_fifo, imgG, pointer</column>
<column name="imgRB_din">out, 30, ap_fifo, imgRB, pointer</column>
<column name="imgRB_num_data_valid">in, 2, ap_fifo, imgRB, pointer</column>
<column name="imgRB_fifo_cap">in, 2, ap_fifo, imgRB, pointer</column>
<column name="imgRB_full_n">in, 1, ap_fifo, imgRB, pointer</column>
<column name="imgRB_write">out, 1, ap_fifo, imgRB, pointer</column>
<column name="height">in, 11, ap_stable, height, scalar</column>
<column name="width">in, 11, ap_stable, width, scalar</column>
<column name="bayerPhase_c9_dout">in, 16, ap_fifo, bayerPhase_c9, pointer</column>
<column name="bayerPhase_c9_num_data_valid">in, 2, ap_fifo, bayerPhase_c9, pointer</column>
<column name="bayerPhase_c9_fifo_cap">in, 2, ap_fifo, bayerPhase_c9, pointer</column>
<column name="bayerPhase_c9_empty_n">in, 1, ap_fifo, bayerPhase_c9, pointer</column>
<column name="bayerPhase_c9_read">out, 1, ap_fifo, bayerPhase_c9, pointer</column>
<column name="bayerPhase_c_din">out, 16, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_num_data_valid">in, 2, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_fifo_cap">in, 2, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_full_n">in, 1, ap_fifo, bayerPhase_c, pointer</column>
<column name="bayerPhase_c_write">out, 1, ap_fifo, bayerPhase_c, pointer</column>
</table>
</item>
</section>
</profile>
