--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.847 ns
From           : SW8
To             : LCD_Display:inst1|CLK_COUNT_400HZ[0]
From Clock     : 
To Clock       : CLK_48Mhz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.564 ns
From           : LCD_Display:inst1|LCD_E
To             : LCD_E
From Clock     : CLK_48Mhz
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.780 ns
From           : SW8
To             : LCD_Display:inst1|CHAR_COUNT[4]
From Clock     : 
To Clock       : CLK_48Mhz
Failed Paths   : 0

Type           : Clock Setup: 'CLK_48Mhz'
Slack          : N/A
Required Time  : None
Actual Time    : 127.88 MHz ( period = 7.820 ns )
From           : LCD_Display:inst1|CLK_COUNT_400HZ[8]
To             : LCD_Display:inst1|CLK_COUNT_400HZ[9]
From Clock     : CLK_48Mhz
To Clock       : CLK_48Mhz
Failed Paths   : 0

Type           : Clock Setup: 'SW4'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 275.03 MHz ( period = 3.636 ns )
From           : lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_ia7:auto_generated|safe_q[1]
To             : lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_ia7:auto_generated|safe_q[6]
From Clock     : SW4
To Clock       : SW4
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

