<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
ML605.ucf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.15 2011-06-20, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="4">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="5">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="6">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="7">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_125&quot; = PERIOD &quot;clk_125_eth&quot; 7900 ps HIGH 50%;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X3Y18.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="11" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X4Y22.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="12" type="MINPERIOD" name="Trper_CLKA" slack="5.400" period="7.900" constraintValue="7.900" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X3Y21.CLKARDCLKL" clockNet="clk_125_eth"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X91Y82.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.225</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.740</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X91Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y82.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.369</twRouteDel><twTotDel>0.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X91Y82.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X91Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y82.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.000" period="5.000" constraintValue="5.000" deviceLimit="5.000" freqLimit="200.000" physResource="E2M/delayCtrl0_MapLib_replicate6/REFCLK" logResource="E2M/delayCtrl0_MapLib_replicate6/REFCLK" locationPin="IDELAYCTRL_X2Y1.REFCLK" clockNet="clk_200"/><twPinLimit anchorID="20" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clkBPLL/CLKIN1" logResource="clkBPLL/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clk_200"/><twPinLimit anchorID="21" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clkBPLL/CLKIN1" logResource="clkBPLL/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="clk_200"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_USER_INTERFACE&quot; = PERIOD &quot;clk_user_interface&quot; 5888 ps HIGH 50%;" ScopeName="">TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.500</twMinPer></twConstHead><twPinLimitRpt anchorID="23"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="24" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X3Y18.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="25" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X4Y22.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="26" type="MINPERIOD" name="Trper_CLKB" slack="3.388" period="5.888" constraintValue="5.888" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X3Y21.CLKBWRCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_clk_o&quot; = PERIOD &quot;sysACE_clk_o&quot; 30.200 ns HIGH 50%;" ScopeName="">TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="28"><twPinLimitBanner>Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="29" type="MINPERIOD" name="Trper_CLKB" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK" logResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK" locationPin="RAMB18_X4Y32.RDCLK" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="30" type="MINPERIOD" name="Trper_CLKB" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK" logResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK" locationPin="RAMB18_X4Y14.WRCLK" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="31" type="MINHIGHPULSE" name="Trpw" slack="29.368" period="30.200" constraintValue="15.100" deviceLimit="0.416" physResource="E2M/EC/sysACE_MPADD&lt;5&gt;/SR" logResource="E2M/EC/sysACE_MPADD_2/SR" locationPin="SLICE_X94Y62.SR" clockNet="E2M/EC/sysACEreset"/></twPinLimitRpt></twConst><twConst anchorID="32" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_WE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPWE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.106</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (AL14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>18.334</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twTotPathDel>5.106</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>AL14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.529</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>AL14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.240</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>2.529</twRouteDel><twTotDel>5.106</twTotDel><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (AL14.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="35"><twSlack>2.447</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X90Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>AL14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>AL14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.161</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>1.259</twLogDel><twRouteDel>1.188</twRouteDel><twTotDel>2.447</twTotDel><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="36" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_OE&quot; = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPOE&quot; 23.44ns DATAPATHONLY;" ScopeName="">TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.869</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (AL15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>18.571</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twTotPathDel>4.869</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X86Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>AL15.O</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.290</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>AL15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.242</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.579</twLogDel><twRouteDel>2.290</twRouteDel><twTotDel>4.869</twTotDel><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (AL15.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="39"><twSlack>2.121</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X86Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>AL15.O</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>AL15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.163</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>1.261</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>2.121</twTotDel><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="40" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_sysACE_MPDATAIN&quot; = FROM &quot;sysACE_MPDATA&quot; TO &quot;sysACE_clk_o&quot; 3.16ns DATAPATHONLY;" ScopeName="">TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP         &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMaxDel>3.184</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI9), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>-0.024</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;9&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.184</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;9&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AP19.PAD</twSrcSite><twPathDel><twSite>AP19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>sysACE_MPDATA&lt;9&gt;</twComp><twBEL>sysACE_MPDATA&lt;9&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B9/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.493</twLogDel><twRouteDel>1.691</twRouteDel><twTotDel>3.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathFromToDelay"><twSlack>-0.003</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AL18.PAD</twSrcSite><twPathDel><twSite>AL18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>sysACE_MPDATA&lt;12&gt;</twComp><twBEL>sysACE_MPDATA&lt;12&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B12/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.516</twLogDel><twRouteDel>1.647</twRouteDel><twTotDel>3.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI8), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathFromToDelay"><twSlack>0.046</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;8&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twTotPathDel>3.114</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;8&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AH22.PAD</twSrcSite><twPathDel><twSite>AH22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>sysACE_MPDATA&lt;8&gt;</twComp><twBEL>sysACE_MPDATA&lt;8&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B8/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.698</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>1.698</twRouteDel><twTotDel>3.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP
        &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="47"><twSlack>0.642</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;5&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;5&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AH15.PAD</twSrcSite><twPathDel><twSite>AH15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>sysACE_MPDATA&lt;5&gt;</twComp><twBEL>sysACE_MPDATA&lt;5&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B5/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.125</twLogDel><twRouteDel>0.517</twRouteDel><twTotDel>0.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI10), 1 path
</twPathRptBanner><twRacePath anchorID="48"><twSlack>0.656</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AJ15.PAD</twSrcSite><twPathDel><twSite>AJ15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>sysACE_MPDATA&lt;10&gt;</twComp><twBEL>sysACE_MPDATA&lt;10&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B10/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.133</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>0.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI4), 1 path
</twPathRptBanner><twRacePath anchorID="49"><twSlack>0.663</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;4&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysACE_MPDATA&lt;4&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twDest><twLogLvls>1</twLogLvls><twSrcSite>AG16.PAD</twSrcSite><twPathDel><twSite>AG16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>sysACE_MPDATA&lt;4&gt;</twComp><twBEL>sysACE_MPDATA&lt;4&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B4/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y14.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y14.WRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twLogDel>0.121</twLogDel><twRouteDel>0.542</twRouteDel><twTotDel>0.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="50" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_single_clk_ref_gtx&quot; = PERIOD &quot;emac_single_clk_ref_gtx&quot; 8 ns HIGH 50 %;" ScopeName="">TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP &quot;emac_single_clk_ref_gtx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="51"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP &quot;emac_single_clk_ref_gtx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_emac_single_clk_phy_rx&quot; = PERIOD &quot;emac_single_clk_phy_rx&quot; 7.5 ns HIGH 50 %;" ScopeName="">TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns         HIGH 50%;</twConstName><twItemCnt>1833</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>380</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.951</twMinPer></twConstHead><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (SLICE_X120Y118.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.549</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.847</twTotPathDel><twClkSkew dest = "0.952" src = "1.021">0.069</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X118Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X118Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.141</twLogDel><twRouteDel>1.706</twRouteDel><twTotDel>2.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.686</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.710</twTotPathDel><twClkSkew dest = "0.952" src = "1.021">0.069</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X118Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X118Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.141</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.689</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>2.707</twTotPathDel><twClkSkew dest = "0.952" src = "1.021">0.069</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X118Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X118Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.141</twLogDel><twRouteDel>1.566</twRouteDel><twTotDel>2.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (SLICE_X120Y118.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.589</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.807</twTotPathDel><twClkSkew dest = "0.952" src = "1.021">0.069</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X118Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X118Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>1.706</twRouteDel><twTotDel>2.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.726</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.670</twTotPathDel><twClkSkew dest = "0.952" src = "1.021">0.069</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X118Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X118Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.729</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>2.667</twTotPathDel><twClkSkew dest = "0.952" src = "1.021">0.069</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X118Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X118Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>1.101</twLogDel><twRouteDel>1.566</twRouteDel><twTotDel>2.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="144" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (SLICE_X120Y118.CIN), 144 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.614</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.782</twTotPathDel><twClkSkew dest = "0.952" src = "1.021">0.069</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X118Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X118Y119.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>1.706</twRouteDel><twTotDel>2.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.751</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.645</twTotPathDel><twClkSkew dest = "0.952" src = "1.021">0.069</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X118Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X118Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.754</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>2.642</twTotPathDel><twClkSkew dest = "0.952" src = "1.021">0.069</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X118Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X118Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X121Y117.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;0&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X121Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y116.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y117.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y117.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X120Y118.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X120Y118.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>1.566</twRouteDel><twTotDel>2.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0 (SLICE_X126Y110.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twDest><twTotPathDel>0.071</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X127Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X127Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe&lt;1&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.049</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0_rstpot</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.049</twRouteDel><twTotDel>0.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_0 (SLICE_X118Y114.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_0</twDest><twTotPathDel>0.128</twTotPathDel><twClkSkew dest = "0.065" src = "0.053">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X118Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y114.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.102</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y114.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_0</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.102</twRouteDel><twTotDel>0.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_1 (SLICE_X118Y114.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_1</twDest><twTotPathDel>0.128</twTotPathDel><twClkSkew dest = "0.065" src = "0.053">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X118Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y114.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.102</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y114.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_1</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.102</twRouteDel><twTotDel>0.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP &quot;emac_single_clk_phy_rx&quot; 7.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA" slack="5.278" period="7.500" constraintValue="7.500" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL" locationPin="RAMB36_X6Y23.CLKARDCLKL" clockNet="GMII_RX_CLK_0_BUFGP"/><twPinLimit anchorID="79" type="MINLOWPULSE" name="Tmpw" slack="5.800" period="7.500" constraintValue="3.750" deviceLimit="0.850" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe&lt;1&gt;/CLK" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK" locationPin="SLICE_X132Y104.CLK" clockNet="GMII_RX_CLK_0_BUFGP"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Tmpw" slack="5.800" period="7.500" constraintValue="3.750" deviceLimit="0.850" physResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe&lt;1&gt;/CLK" logResource="E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK" locationPin="SLICE_X132Y104.CLK" clockNet="GMII_RX_CLK_0_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="81" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_rd_to_wr&quot; = FROM &quot;tx_fifo_rd_to_wr&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="82" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_wr_to_rd&quot; = FROM &quot;tx_fifo_wr_to_rd&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="83" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_meta_protect&quot; = FROM &quot;tx_metastable&quot; 5 ns DATAPATHONLY;" ScopeName="">TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;</twConstName><twItemCnt>146</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>58</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.855</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (SLICE_X153Y83.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>3.145</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twDest><twTotPathDel>1.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X144Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y83.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y83.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y83.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>1.204</twRouteDel><twTotDel>1.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X140Y85.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>3.254</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y83.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>3.310</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.690</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y84.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;5&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.927</twLogDel><twRouteDel>0.763</twRouteDel><twTotDel>1.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>3.437</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.563</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.009</twLogDel><twRouteDel>0.554</twRouteDel><twTotDel>1.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>64.6</twPctLog><twPctRoute>35.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (SLICE_X140Y85.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>3.294</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.706</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y83.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;1&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>3.350</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.650</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y84.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;5&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.887</twLogDel><twRouteDel>0.763</twRouteDel><twTotDel>1.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>3.477</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y83.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y83.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut&lt;0&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y85.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>0.554</twRouteDel><twTotDel>1.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync (SLICE_X141Y81.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="98"><twSlack>0.114</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X141Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X141Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X141Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X141Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync (SLICE_X143Y101.DX), 1 path
</twPathRptBanner><twRacePath anchorID="99"><twSlack>0.193</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X144Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X144Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y101.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X143Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4 (SLICE_X140Y84.CIN), 8 paths
</twPathRptBanner><twRacePath anchorID="100"><twSlack>0.237</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y83.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y83.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y84.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="101"><twSlack>0.262</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y83.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y84.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4</twBEL></twPathDel><twLogDel>0.112</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="102"><twSlack>0.286</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X142Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y83.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y83.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X140Y84.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy&lt;7&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4</twBEL></twPathDel><twLogDel>0.091</twLogDel><twRouteDel>0.195</twRouteDel><twTotDel>0.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="103" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_fifo_addr&quot; = FROM &quot;tx_addr_rd&quot; TO &quot;tx_addr_wr&quot; 10 ns;" ScopeName="">TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;         10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.190</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10 (SLICE_X142Y82.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>8.810</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>0.917</twTotPathDel><twClkSkew dest = "1.484" src = "1.693">0.209</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.565</twRouteDel><twTotDel>0.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X142Y82.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>8.862</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twTotPathDel>0.865</twTotPathDel><twClkSkew dest = "1.484" src = "1.693">0.209</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y82.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X142Y82.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>8.866</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>0.861</twTotPathDel><twClkSkew dest = "1.484" src = "1.693">0.209</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y82.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.509</twRouteDel><twTotDel>0.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X142Y80.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="110"><twSlack>0.082</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twClkSkew dest = "0.482" src = "0.448">0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.107</twRouteDel><twTotDel>0.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X142Y80.CX), 1 path
</twPathRptBanner><twRacePath anchorID="111"><twSlack>0.082</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twClkSkew dest = "0.482" src = "0.448">0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y80.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.107</twRouteDel><twTotDel>0.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>7.8</twPctLog><twPctRoute>92.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X142Y80.DX), 1 path
</twPathRptBanner><twRacePath anchorID="112"><twSlack>0.132</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twClkSkew dest = "0.482" src = "0.448">0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X145Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y80.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>5.4</twPctLog><twPctRoute>94.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="113" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_wr_to_rd&quot; = FROM &quot;rx_fifo_wr_to_rd&quot; TO &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;emac_single_clk_ref_gtx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="114" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_fifo_rd_to_wr&quot; = FROM &quot;rx_fifo_rd_to_wr&quot; TO &quot;emac_single_clk_phy_rx&quot;  8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;emac_single_clk_phy_rx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.939</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 (SLICE_X116Y119.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>7.061</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twDest><twTotPathDel>0.939</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X117Y119.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y119.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y119.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>0.504</twRouteDel><twTotDel>0.939</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9 (SLICE_X116Y119.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathFromToDelay"><twSlack>7.162</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twDest><twTotPathDel>0.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X117Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y119.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y119.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.486</twRouteDel><twTotDel>0.838</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (SLICE_X117Y116.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathFromToDelay"><twSlack>7.163</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twDest><twTotPathDel>0.837</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X117Y117.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y116.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y116.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>0.381</twRouteDel><twTotDel>0.837</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;emac_single_clk_phy_rx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5 (SLICE_X117Y118.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="121"><twSlack>0.114</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X117Y117.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y118.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y118.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.114</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0 (SLICE_X117Y116.AX), 1 path
</twPathRptBanner><twRacePath anchorID="122"><twSlack>0.115</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X117Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y116.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y116.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.093</twRouteDel><twTotDel>0.115</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (SLICE_X117Y116.CX), 1 path
</twPathRptBanner><twRacePath anchorID="123"><twSlack>0.116</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X117Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;5&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y116.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X117Y116.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.116</twTotDel><twDestClk twEdge ="twRising">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="124" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_rx_meta_protect&quot; = FROM &quot;rx_metastable&quot; 5 ns;" ScopeName="">TS_rx_meta_protect = MAXDELAY FROM TIMEGRP &quot;rx_metastable&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.914</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync (SLICE_X123Y110.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathFromToDelay"><twSlack>4.086</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twDest><twTotPathDel>0.777</twTotPathDel><twClkSkew dest = "0.946" src = "1.019">0.073</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X119Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X119Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y110.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y110.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X118Y119.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>4.119</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10</twDest><twTotPathDel>0.779</twTotPathDel><twClkSkew dest = "0.957" src = "1.024">0.067</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y119.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y119.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y119.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X118Y119.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathFromToDelay"><twSlack>4.124</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twDest><twTotPathDel>0.774</twTotPathDel><twClkSkew dest = "0.957" src = "1.024">0.067</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X116Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X116Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y119.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y119.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>0.774</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP &quot;rx_metastable&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X118Y118.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="131"><twSlack>0.116</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5</twDest><twClkSkew dest = "0.473" src = "0.437">0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X117Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y118.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y118.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>5.9</twPctLog><twPctRoute>94.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X118Y118.DX), 1 path
</twPathRptBanner><twRacePath anchorID="132"><twSlack>0.117</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twDest><twClkSkew dest = "0.473" src = "0.437">0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X117Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y118.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y118.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>5.9</twPctLog><twPctRoute>94.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X118Y118.AX), 1 path
</twPathRptBanner><twRacePath anchorID="133"><twSlack>0.120</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4</twDest><twClkSkew dest = "0.473" src = "0.437">0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X117Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y118.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y118.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.147</twRouteDel><twTotDel>0.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>5.8</twPctLog><twPctRoute>94.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="134" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC &quot;TS_tx_max_output_1&quot; = FROM &quot;tx_max_output&quot; TO &quot;tx_max_output_target&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP         &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>42500</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>569</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.892</twMaxDel></twConstHead><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_49 (SLICE_X97Y89.C2), 25 paths
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathFromToDelay"><twSlack>1.108</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_10</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_49</twDest><twTotPathDel>6.892</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_10</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_49</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X114Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X114Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_read_len_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>E2M/EC/tx_read_len&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y89.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_49</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]18</twBEL><twBEL>E2M/EC/tx_packet_payload_49</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>5.974</twRouteDel><twTotDel>6.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathFromToDelay"><twSlack>1.142</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_8</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_49</twDest><twTotPathDel>6.858</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_8</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_49</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X115Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X115Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_read_len_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>E2M/EC/tx_read_len&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y89.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_49</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]18</twBEL><twBEL>E2M/EC/tx_packet_payload_49</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>5.984</twRouteDel><twTotDel>6.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathFromToDelay"><twSlack>1.391</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_9</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_49</twDest><twTotPathDel>6.609</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_9</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_49</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X115Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X115Y123.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_read_len_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y123.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y91.D2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y91.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]11</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y89.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]1</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_packet_payload_49</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[49]18</twBEL><twBEL>E2M/EC/tx_packet_payload_49</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>5.735</twRouteDel><twTotDel>6.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_src_add_45 (SLICE_X107Y72.D2), 25 paths
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathFromToDelay"><twSlack>1.351</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_10</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_45</twDest><twTotPathDel>6.649</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_10</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_45</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X114Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X114Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_read_len_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>E2M/EC/tx_read_len&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y72.D2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.416</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;45&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT3</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_45</twBEL></twPathDel><twLogDel>0.847</twLogDel><twRouteDel>5.802</twRouteDel><twTotDel>6.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathFromToDelay"><twSlack>1.385</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_8</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_45</twDest><twTotPathDel>6.615</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_8</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_45</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X115Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X115Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_read_len_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>E2M/EC/tx_read_len&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y72.D2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.416</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;45&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT3</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_45</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>5.812</twRouteDel><twTotDel>6.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathFromToDelay"><twSlack>1.634</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_9</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_45</twDest><twTotPathDel>6.366</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_9</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_45</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X115Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X115Y123.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_read_len_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y123.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y72.D2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.416</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;45&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT3</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_45</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>5.563</twRouteDel><twTotDel>6.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_src_add_23 (SLICE_X101Y68.A1), 25 paths
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathFromToDelay"><twSlack>1.376</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_10</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_23</twDest><twTotPathDel>6.624</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_10</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_23</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X114Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X114Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_read_len_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>E2M/EC/tx_read_len&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;26&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT25</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_23</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>5.774</twRouteDel><twTotDel>6.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathFromToDelay"><twSlack>1.410</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_8</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_23</twDest><twTotPathDel>6.590</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_8</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_23</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X115Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X115Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_read_len_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>E2M/EC/tx_read_len&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;26&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT25</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_23</twBEL></twPathDel><twLogDel>0.806</twLogDel><twRouteDel>5.784</twRouteDel><twTotDel>6.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathFromToDelay"><twSlack>1.659</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_9</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_23</twDest><twTotPathDel>6.341</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_read_len_9</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_23</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X115Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X115Y123.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_read_len_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y123.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>E2M/EC/_n3280&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT13</twComp><twBEL>E2M/EC/_n3280&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X109Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/_n3280</twComp></twPathDel><twPathDel><twSite>SLICE_X109Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[10]12</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y68.A1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;26&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT25</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_23</twBEL></twPathDel><twLogDel>0.806</twLogDel><twRouteDel>5.535</twRouteDel><twTotDel>6.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP &quot;tx_max_output&quot; TO TIMEGRP
        &quot;tx_max_output_target&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_3 (SLICE_X102Y106.C5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="153"><twSlack>0.111</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_3</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_3</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X102Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;4&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT108</twBEL><twBEL>E2M/EC/tx_header_buffer_len_3</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_7 (SLICE_X102Y107.C5), 1 path
</twPathRptBanner><twRacePath anchorID="154"><twSlack>0.111</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_7</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_7</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X102Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y107.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.072</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT147</twBEL><twBEL>E2M/EC/tx_header_buffer_len_7</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_9 (SLICE_X102Y103.A5), 1 path
</twPathRptBanner><twRacePath anchorID="155"><twSlack>0.112</twSlack><twSrc BELType="FF">E2M/EC/tx_header_buffer_len_9</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/tx_header_buffer_len_9</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X102Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X102Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;11&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X102Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;11&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT165</twBEL><twBEL>E2M/EC/tx_header_buffer_len_9</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.073</twRouteDel><twTotDel>0.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="156" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC &quot;TS_userRunClearToggle&quot; = FROM &quot;userRunClearTogUS&quot; TO &quot;userRunClearTogCS&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP         &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.105</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X88Y130.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathFromToDelay"><twSlack>6.895</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twTotPathDel>1.105</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X93Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset_glue_rst</twBEL><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.367</twLogDel><twRouteDel>0.738</twRouteDel><twTotDel>1.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X89Y130.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathFromToDelay"><twSlack>6.932</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twTotPathDel>1.068</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X93Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y130.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_glue_set</twBEL><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.410</twLogDel><twRouteDel>0.658</twRouteDel><twTotDel>1.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP
        &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X89Y130.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="161"><twSlack>0.378</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X93Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y130.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y130.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide_glue_set</twBEL><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.335</twRouteDel><twTotDel>0.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X88Y130.A5), 1 path
</twPathRptBanner><twRacePath anchorID="162"><twSlack>0.386</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X93Y125.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y130.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset_glue_rst</twBEL><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>5.7</twPctLog><twPctRoute>94.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="163" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG&quot; = FROM &quot;hard_reset&quot; TO FFS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>8975</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3065</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.492</twMaxDel></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_30 (SLICE_X122Y85.B2), 5 paths
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathFromToDelay"><twSlack>0.508</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_30</twDest><twTotPathDel>7.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X4Y14.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X4Y14.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y106.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.375</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y88.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;28&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;32&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT186</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_30</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>6.495</twRouteDel><twTotDel>7.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathFromToDelay"><twSlack>2.944</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_30</twDest><twTotPathDel>5.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y102.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;31</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.854</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;211</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;28&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;32&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT186</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_30</twBEL></twPathDel><twLogDel>0.629</twLogDel><twRouteDel>4.427</twRouteDel><twTotDel>5.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>3.591</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_30</twDest><twTotPathDel>4.409</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;28&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y85.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;32&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT186</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_30</twBEL></twPathDel><twLogDel>0.501</twLogDel><twRouteDel>3.908</twRouteDel><twTotDel>4.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_38 (SLICE_X113Y86.B1), 5 paths
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathFromToDelay"><twSlack>0.527</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_38</twDest><twTotPathDel>7.473</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_38</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X4Y14.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X4Y14.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y106.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.375</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y88.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;28&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT106</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_38</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>6.434</twRouteDel><twTotDel>7.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>2.963</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_38</twDest><twTotPathDel>5.037</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_38</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y102.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;31</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.854</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;211</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;28&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT106</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_38</twBEL></twPathDel><twLogDel>0.671</twLogDel><twRouteDel>4.366</twRouteDel><twTotDel>5.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>3.610</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_38</twDest><twTotPathDel>4.390</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_38</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;28&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y86.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X113Y86.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;39&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT106</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_38</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>3.847</twRouteDel><twTotDel>4.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_dest_add_36 (SLICE_X122Y87.D1), 5 paths
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>0.635</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_36</twDest><twTotPathDel>7.365</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_36</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X4Y14.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>RAMB18_X4Y14.EMPTY</twSite><twDelType>Trcko_EMPTY</twDelType><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y106.D4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.375</twDelInfo><twComp>E2M/EC/fromSysACEFifoEmpty</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;1&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y88.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.231</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;40&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;28&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;36&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT126</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_36</twBEL></twPathDel><twLogDel>0.997</twLogDel><twRouteDel>6.368</twRouteDel><twTotDel>7.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>3.071</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_36</twDest><twTotPathDel>4.929</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_36</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.684</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y102.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;31</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;2111</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.854</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT&lt;56&gt;211</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;28&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;36&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT126</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_36</twBEL></twPathDel><twLogDel>0.629</twLogDel><twRouteDel>4.300</twRouteDel><twTotDel>4.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>3.718</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_dest_add_36</twDest><twTotPathDel>4.282</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_dest_add_36</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o11221</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.478</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_PWR_21_o_Mux_659_o1122</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;28&gt;</twComp><twBEL>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>E2M/EC/rx_state_rx_state[4]_tx_header_buffer_dest_add[47]_wide_mux_525_OUT&lt;0&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_dest_add&lt;36&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_668_OUT126</twBEL><twBEL>E2M/EC/tx_header_buffer_dest_add_36</twBEL></twPathDel><twLogDel>0.501</twLogDel><twRouteDel>3.781</twRouteDel><twTotDel>4.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay (SLICE_X122Y110.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="182"><twSlack>0.105</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X123Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y110.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y110.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>8.6</twPctLog><twPctRoute>91.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/fifoToSysACERead (SLICE_X91Y64.A5), 1 path
</twPathRptBanner><twRacePath anchorID="183"><twSlack>0.109</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="FF">E2M/EC/fifoToSysACERead</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='FF'>E2M/EC/fifoToSysACERead</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X91Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X91Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X91Y64.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.056</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/sysACE_state[2]_fifoToSysACERead_Select_820_o1</twBEL><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twLogDel>0.042</twLogDel><twRouteDel>0.067</twRouteDel><twTotDel>0.109</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int (SLICE_X118Y107.A5), 1 path
</twPathRptBanner><twRacePath anchorID="184"><twSlack>0.112</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X118Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X118Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state[2]_GND_18_o_Select_29_o1</twBEL><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.073</twRouteDel><twTotDel>0.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="185" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG2&quot; = FROM &quot;hard_reset&quot; TO RAMS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;RAMS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>577</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>395</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.369</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y34.WEAU0), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathFromToDelay"><twSlack>0.631</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>7.369</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y118.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y34.WEAU0</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.595</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y34.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>6.321</twRouteDel><twTotDel>7.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y34.WEAU1), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathFromToDelay"><twSlack>0.631</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>7.369</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y118.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y34.WEAU1</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.595</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y34.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>6.321</twRouteDel><twTotDel>7.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X2Y34.WEAU2), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathFromToDelay"><twSlack>0.631</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType="RAM">E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twTotPathDel>7.369</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twSrc><twDest BELType='RAM'>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp><twBEL>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>79</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y118.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013</twComp><twBEL>E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y34.WEAU2</twSite><twDelType>net</twDelType><twFanCnt>256</twFanCnt><twDelInfo twEdge="twRising">4.595</twDelInfo><twComp>E2M/EC/GND_20_o_GND_20_o_AND_58_o</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y34.CLKARDCLKU</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twComp><twBEL>E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>6.321</twRouteDel><twTotDel>7.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;RAMS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X7Y16.ADDRARDADDRL5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="192"><twSlack>0.223</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y16.ADDRARDADDRL5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X7Y16.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.222</twRouteDel><twTotDel>0.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>0.4</twPctLog><twPctRoute>99.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X7Y16.ADDRARDADDRU5), 1 path
</twPathRptBanner><twRacePath anchorID="193"><twSlack>0.224</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y16.ADDRARDADDRU5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X7Y16.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.223</twRouteDel><twTotDel>0.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>0.4</twPctLog><twPctRoute>99.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X7Y16.ADDRARDADDRU7), 1 path
</twPathRptBanner><twRacePath anchorID="194"><twSlack>0.232</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_4</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_4</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X143Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X7Y16.ADDRARDADDRU7</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X7Y16.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twComp><twBEL>E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.231</twRouteDel><twTotDel>0.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>0.4</twPctLog><twPctRoute>99.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="195" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC &quot;TS_hard_reset_IG3&quot; = FROM &quot;hard_reset&quot; TO CPUS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;CPUS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.885</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXDV), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>3.115</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>4.885</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y48.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXDV</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.051</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_VALID</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>0.834</twLogDel><twRouteDel>4.051</twRouteDel><twTotDel>4.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD1), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>3.169</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>4.831</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y50.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;1&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.321</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>3.321</twRouteDel><twTotDel>4.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD0), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>3.256</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twTotPathDel>4.744</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y49.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;0&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.234</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>3.234</twRouteDel><twTotDel>4.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;CPUS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="202"><twSlack>0.720</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X109Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X109Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACGTXCLK</twSite><twDelType>Tmacrem_RESET</twDelType><twDelInfo twEdge="twRising">-0.312</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.214</twLogDel><twRouteDel>0.934</twRouteDel><twTotDel>0.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>-29.7</twPctLog><twPctRoute>129.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="203"><twSlack>0.720</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_12</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="34" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/delayCtrl0Reset_12</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X109Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X109Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp><twBEL>E2M/delayCtrl0Reset_12</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.RESET</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN</twSite><twDelType>Tmacrem_RESET</twDelType><twDelInfo twEdge="twRising">-0.312</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.214</twLogDel><twRouteDel>0.934</twRouteDel><twTotDel>0.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twDestClk><twPctLog>-29.7</twPctLog><twPctRoute>129.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD6), 1 path
</twPathRptBanner><twRacePath anchorID="204"><twSlack>1.584</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y60.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.626</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twRising">-0.250</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>1.626</twRouteDel><twTotDel>1.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.7</twPctLog><twPctRoute>102.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD7), 1 path
</twPathRptBanner><twRacePath anchorID="205"><twSlack>1.586</twSlack><twSrc BELType="FF">E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twSrc><twDest BELType="CPU">E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twSrc><twDest BELType='CPU'>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X2Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X2Y61.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;7&gt;</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMACRXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>TEMAC_X0Y0.PHYEMACRXCLK</twSite><twDelType>Tmacckd_RXD</twDelType><twDelInfo twEdge="twRising">-0.250</twDelInfo><twComp>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twComp><twBEL>E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>1.628</twRouteDel><twTotDel>1.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">GMII_RX_CLK_0_BUFGP</twDestClk><twPctLog>-2.6</twPctLog><twPctRoute>102.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="206" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;</twConstName><twItemCnt>93192</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5159</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.492</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunClearToggleControllerSide_0 (SLICE_X100Y117.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.131</twSlack><twSrc BELType="FF">E2M/EC/userRunClearToggle</twSrc><twDest BELType="FF">E2M/EC/userRunClearToggleControllerSide_0</twDest><twTotPathDel>1.469</twTotPathDel><twClkSkew dest = "3.076" src = "3.292">0.216</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/userRunClearToggle</twSrc><twDest BELType='FF'>E2M/EC/userRunClearToggleControllerSide_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X86Y126.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/userRunClearToggle</twComp><twBEL>E2M/EC/userRunClearToggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>E2M/EC/userRunClearToggle</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y117.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>E2M/EC/userRunClearToggleControllerSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunClearToggleControllerSide_0</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>1.117</twRouteDel><twTotDel>1.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="502" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_read_len_5 (SLICE_X112Y121.C2), 502 paths
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.508</twSlack><twSrc BELType="FF">E2M/EC/tx_state_FSM_FFd1</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_5</twDest><twTotPathDel>7.322</twTotPathDel><twClkSkew dest = "1.495" src = "1.601">0.106</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_state_FSM_FFd1</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X106Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X106Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd1</twComp><twBEL>E2M/EC/tx_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y93.B2</twSite><twDelType>net</twDelType><twFanCnt>268</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>E2M/EC/tx_state&lt;1&gt;</twComp><twBEL>E2M/EC/tx_state_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y124.C2</twSite><twDelType>net</twDelType><twFanCnt>242</twFanCnt><twDelInfo twEdge="twRising">2.505</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]13</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y124.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_readback_after_execute</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT1111</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y121.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;5&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y121.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_read_len&lt;5&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT124</twBEL><twBEL>E2M/EC/tx_read_len_5</twBEL></twPathDel><twLogDel>0.880</twLogDel><twRouteDel>6.442</twRouteDel><twTotDel>7.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.543</twSlack><twSrc BELType="FF">E2M/EC/tx_state_FSM_FFd2</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_5</twDest><twTotPathDel>7.289</twTotPathDel><twClkSkew dest = "1.495" src = "1.599">0.104</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_state_FSM_FFd2</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X106Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X106Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd2</twComp><twBEL>E2M/EC/tx_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y93.B3</twSite><twDelType>net</twDelType><twFanCnt>234</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>E2M/EC/tx_state&lt;1&gt;</twComp><twBEL>E2M/EC/tx_state_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y124.C2</twSite><twDelType>net</twDelType><twFanCnt>242</twFanCnt><twDelInfo twEdge="twRising">2.505</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]13</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y124.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_readback_after_execute</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT1111</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y121.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;5&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y121.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_read_len&lt;5&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT124</twBEL><twBEL>E2M/EC/tx_read_len_5</twBEL></twPathDel><twLogDel>0.869</twLogDel><twRouteDel>6.420</twRouteDel><twTotDel>7.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.781</twSlack><twSrc BELType="FF">E2M/EC/tx_state_FSM_FFd3</twSrc><twDest BELType="FF">E2M/EC/tx_read_len_5</twDest><twTotPathDel>7.055</twTotPathDel><twClkSkew dest = "1.495" src = "1.595">0.100</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/tx_state_FSM_FFd3</twSrc><twDest BELType='FF'>E2M/EC/tx_read_len_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X106Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X106Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd3</twComp><twBEL>E2M/EC/tx_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y93.B5</twSite><twDelType>net</twDelType><twFanCnt>269</twFanCnt><twDelInfo twEdge="twRising">1.157</twDelInfo><twComp>E2M/EC/tx_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>E2M/EC/tx_state&lt;1&gt;</twComp><twBEL>E2M/EC/tx_state_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X115Y124.C2</twSite><twDelType>net</twDelType><twFanCnt>242</twFanCnt><twDelInfo twEdge="twRising">2.505</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]13</twComp></twPathDel><twPathDel><twSite>SLICE_X115Y124.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_readback_after_execute</twComp><twBEL>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>E2M/EC/Mmux_rx_state[4]_tx_read_len[15]_wide_mux_549_OUT1111</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT121</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT111</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y121.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT122</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_read_len&lt;5&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y121.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT123</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>E2M/EC/tx_read_len&lt;5&gt;</twComp><twBEL>E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_665_OUT124</twBEL><twBEL>E2M/EC/tx_read_len_5</twBEL></twPathDel><twLogDel>0.879</twLogDel><twRouteDel>6.176</twRouteDel><twTotDel>7.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="211" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_save_dest_add_8 (SLICE_X117Y84.CE), 211 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.540</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_17</twSrc><twDest BELType="FF">E2M/EC/tx_save_dest_add_8</twDest><twTotPathDel>7.238</twTotPathDel><twClkSkew dest = "1.473" src = "1.631">0.158</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/rx_mem_length_17</twSrc><twDest BELType='FF'>E2M/EC/tx_save_dest_add_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X95Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X95Y125.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;19&gt;</twComp><twBEL>E2M/EC/rx_mem_length_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y121.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;2</twComp><twBEL>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd8</twComp><twBEL>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd9</twComp><twBEL>E2M/EC/_n4139&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y99.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.699</twDelInfo><twComp>E2M/EC/_n4139&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state__n4278_inv</twComp><twBEL>E2M/EC/rx_state__n4278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/rx_state__n4278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;19&gt;</twComp><twBEL>E2M/EC/rx_state__n4278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y87.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/rx_state__n4278_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;19&gt;</twComp><twBEL>E2M/EC/rx_state__n4278_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>E2M/EC/_n4278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_save_dest_add_8</twBEL></twPathDel><twLogDel>1.063</twLogDel><twRouteDel>6.175</twRouteDel><twTotDel>7.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.711</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_28</twSrc><twDest BELType="FF">E2M/EC/tx_save_dest_add_8</twDest><twTotPathDel>7.069</twTotPathDel><twClkSkew dest = "1.473" src = "1.629">0.156</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/rx_mem_length_28</twSrc><twDest BELType='FF'>E2M/EC/tx_save_dest_add_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X95Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X95Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;31&gt;</twComp><twBEL>E2M/EC/rx_mem_length_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;4</twComp><twBEL>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd8</twComp><twBEL>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd9</twComp><twBEL>E2M/EC/_n4139&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y99.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.699</twDelInfo><twComp>E2M/EC/_n4139&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state__n4278_inv</twComp><twBEL>E2M/EC/rx_state__n4278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/rx_state__n4278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;19&gt;</twComp><twBEL>E2M/EC/rx_state__n4278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y87.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/rx_state__n4278_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;19&gt;</twComp><twBEL>E2M/EC/rx_state__n4278_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>E2M/EC/_n4278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_save_dest_add_8</twBEL></twPathDel><twLogDel>1.063</twLogDel><twRouteDel>6.006</twRouteDel><twTotDel>7.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.718</twSlack><twSrc BELType="FF">E2M/EC/rx_mem_length_27</twSrc><twDest BELType="FF">E2M/EC/tx_save_dest_add_8</twDest><twTotPathDel>7.061</twTotPathDel><twClkSkew dest = "1.473" src = "1.630">0.157</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/rx_mem_length_27</twSrc><twDest BELType='FF'>E2M/EC/tx_save_dest_add_8</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X95Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X95Y127.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;27&gt;</twComp><twBEL>E2M/EC/rx_mem_length_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y122.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.005</twDelInfo><twComp>E2M/EC/rx_mem_length&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;4</twComp><twBEL>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd8</twComp><twBEL>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>E2M/EC/rx_mem_length[31]_GND_20_o_equal_253_o</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state_FSM_FFd9</twComp><twBEL>E2M/EC/_n4139&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y99.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.699</twDelInfo><twComp>E2M/EC/_n4139&lt;1&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y99.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/rx_state__n4278_inv</twComp><twBEL>E2M/EC/rx_state__n4278_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/rx_state__n4278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;19&gt;</twComp><twBEL>E2M/EC/rx_state__n4278_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X116Y87.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>E2M/EC/rx_state__n4278_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X116Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;19&gt;</twComp><twBEL>E2M/EC/rx_state__n4278_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>E2M/EC/_n4278_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>E2M/EC/tx_save_dest_add&lt;11&gt;</twComp><twBEL>E2M/EC/tx_save_dest_add_8</twBEL></twPathDel><twLogDel>1.063</twLogDel><twRouteDel>5.998</twRouteDel><twTotDel>7.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/rx_header_buffer_dest_add_29 (SLICE_X123Y79.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">E2M/EC/rx_header_buffer_dest_add_21</twSrc><twDest BELType="FF">E2M/EC/rx_header_buffer_dest_add_29</twDest><twTotPathDel>0.118</twTotPathDel><twClkSkew dest = "0.754" src = "0.647">-0.107</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/rx_header_buffer_dest_add_21</twSrc><twDest BELType='FF'>E2M/EC/rx_header_buffer_dest_add_29</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X123Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/EC/rx_header_buffer_dest_add&lt;23&gt;</twComp><twBEL>E2M/EC/rx_header_buffer_dest_add_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y79.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>E2M/EC/rx_header_buffer_dest_add&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>E2M/EC/rx_header_buffer_dest_add&lt;31&gt;</twComp><twBEL>E2M/EC/rx_header_buffer_dest_add_29</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/rx_header_buffer_dest_add_30 (SLICE_X123Y79.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">E2M/EC/rx_header_buffer_dest_add_22</twSrc><twDest BELType="FF">E2M/EC/rx_header_buffer_dest_add_30</twDest><twTotPathDel>0.118</twTotPathDel><twClkSkew dest = "0.754" src = "0.647">-0.107</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/rx_header_buffer_dest_add_22</twSrc><twDest BELType='FF'>E2M/EC/rx_header_buffer_dest_add_30</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X123Y80.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/EC/rx_header_buffer_dest_add&lt;23&gt;</twComp><twBEL>E2M/EC/rx_header_buffer_dest_add_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y79.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>E2M/EC/rx_header_buffer_dest_add&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>E2M/EC/rx_header_buffer_dest_add&lt;31&gt;</twComp><twBEL>E2M/EC/rx_header_buffer_dest_add_30</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/rx_header_buffer_dest_add_28 (SLICE_X123Y79.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">E2M/EC/rx_header_buffer_dest_add_20</twSrc><twDest BELType="FF">E2M/EC/rx_header_buffer_dest_add_28</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew dest = "0.754" src = "0.647">-0.107</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>E2M/EC/rx_header_buffer_dest_add_20</twSrc><twDest BELType='FF'>E2M/EC/rx_header_buffer_dest_add_28</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X123Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/EC/rx_header_buffer_dest_add&lt;23&gt;</twComp><twBEL>E2M/EC/rx_header_buffer_dest_add_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y79.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>E2M/EC/rx_header_buffer_dest_add&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X123Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>E2M/EC/rx_header_buffer_dest_add&lt;31&gt;</twComp><twBEL>E2M/EC/rx_header_buffer_dest_add_28</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125_eth</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="227"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="228" type="MINPERIOD" name="Trper_CLKA" slack="5.500" period="8.000" constraintValue="8.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X3Y18.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="229" type="MINPERIOD" name="Trper_CLKA" slack="5.500" period="8.000" constraintValue="8.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X4Y22.CLKARDCLKL" clockNet="clk_125_eth"/><twPinLimit anchorID="230" type="MINPERIOD" name="Trper_CLKA" slack="5.500" period="8.000" constraintValue="8.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL" locationPin="RAMB36_X3Y21.CLKARDCLKL" clockNet="clk_125_eth"/></twPinLimitRpt></twConst><twConst anchorID="231" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC &quot;TS_CLK_200&quot; = PERIOD &quot;clk_200&quot; 5000 ps HIGH 50%;" ScopeName="">TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /         0.833333333 HIGH 50%;</twConstName><twItemCnt>11782</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3292</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.838</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_max_output_address_4 (SLICE_X93Y113.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType="FF">E2M/EC/tx_max_output_address_4</twDest><twTotPathDel>1.599</twTotPathDel><twClkSkew dest = "3.090" src = "3.253">0.163</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType='FF'>E2M/EC/tx_max_output_address_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp><twBEL>E2M/EC/resetMaxOutputAddress</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_4</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.967</twRouteDel><twTotDel>1.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.000">clk_user_interface</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_max_output_address_5 (SLICE_X93Y113.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType="FF">E2M/EC/tx_max_output_address_5</twDest><twTotPathDel>1.599</twTotPathDel><twClkSkew dest = "3.090" src = "3.253">0.163</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType='FF'>E2M/EC/tx_max_output_address_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp><twBEL>E2M/EC/resetMaxOutputAddress</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_5</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.967</twRouteDel><twTotDel>1.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.000">clk_user_interface</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_max_output_address_6 (SLICE_X93Y113.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType="FF">E2M/EC/tx_max_output_address_6</twDest><twTotPathDel>1.599</twTotPathDel><twClkSkew dest = "3.090" src = "3.253">0.163</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.107" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.184</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>E2M/EC/resetMaxOutputAddress</twSrc><twDest BELType='FF'>E2M/EC/tx_max_output_address_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X101Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp><twBEL>E2M/EC/resetMaxOutputAddress</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>E2M/EC/resetMaxOutputAddress</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>E2M/EC/tx_max_output_address&lt;7&gt;</twComp><twBEL>E2M/EC/tx_max_output_address_6</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.967</twRouteDel><twTotDel>1.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.000">clk_user_interface</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /
        0.833333333 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y20.ADDRBWRADDRL5), 1 path
</twPathRptBanner><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="FF">tm/register32Address_0</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.210</twTotPathDel><twClkSkew dest = "0.611" src = "0.466">-0.145</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/register32Address_0</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X98Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/register32Address&lt;3&gt;</twComp><twBEL>tm/register32Address_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y20.ADDRBWRADDRL5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.209</twDelInfo><twComp>tm/register32Address&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y20.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.209</twRouteDel><twTotDel>0.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y20.ADDRBWRADDRL6), 1 path
</twPathRptBanner><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="FF">tm/register32Address_1</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.211</twTotPathDel><twClkSkew dest = "0.611" src = "0.466">-0.145</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/register32Address_1</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X98Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/register32Address&lt;3&gt;</twComp><twBEL>tm/register32Address_1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y20.ADDRBWRADDRL6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>tm/register32Address&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y20.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y20.ADDRBWRADDRU5), 1 path
</twPathRptBanner><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="FF">tm/register32Address_0</twSrc><twDest BELType="RAM">E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.211</twTotPathDel><twClkSkew dest = "0.611" src = "0.466">-0.145</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>tm/register32Address_0</twSrc><twDest BELType='RAM'>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X98Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>tm/register32Address&lt;3&gt;</twComp><twBEL>tm/register32Address_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y20.ADDRBWRADDRU5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>tm/register32Address&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y20.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.097</twDelInfo><twComp>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twComp><twBEL>E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.001</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">clk_user_interface</twDestClk><twPctLog>0.5</twPctLog><twPctRoute>99.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="244"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /
        0.833333333 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="245" type="MINPERIOD" name="Trper_CLKB" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X3Y18.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="246" type="MINPERIOD" name="Trper_CLKB" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X4Y22.CLKBWRCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="247" type="MINPERIOD" name="Trper_CLKB" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" logResource="E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL" locationPin="RAMB36_X3Y21.CLKBWRCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="248"><twConstRollup name="TS_CLK_200" fullName="TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="5.000" actualRollup="4.865" errors="0" errorRollup="0" items="1" itemsRollup="104974"/><twConstRollup name="TS_clk_125_eth_i" fullName="TS_clk_125_eth_i = PERIOD TIMEGRP &quot;clk_125_eth_i&quot; TS_CLK_200 / 0.625 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.492" actualRollup="N/A" errors="0" errorRollup="0" items="93192" itemsRollup="0"/><twConstRollup name="TS_clk_user_interface_i" fullName="TS_clk_user_interface_i = PERIOD TIMEGRP &quot;clk_user_interface_i&quot; TS_CLK_200 /         0.833333333 HIGH 50%;" type="child" depth="1" requirement="6.000" prefType="period" actual="5.838" actualRollup="N/A" errors="0" errorRollup="0" items="11782" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="249">1</twUnmetConstCnt><twDataSheet anchorID="250" twNameLen="17"><twSUH2ClkList anchorID="251" twDestWidth="17" twPhaseWidth="19"><twDest>sysACE_CLK</twDest><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.731</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.625</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.626</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.689</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.576</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.832</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.873</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.857</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.914</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.737</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.747</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.738</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;8&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.499</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.404</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;9&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.296</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;10&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.839</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.895</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;11&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.478</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.408</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;12&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.388</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.346</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;13&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.742</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.804</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;14&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.417</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.365</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;15&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.509</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.445</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="252" twDestWidth="11" twPhaseWidth="19"><twSrc>sysACE_CLK</twSrc><twClk2Out  twOutPad = "sysACE_MPOE" twMinTime = "4.174" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.787" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysACE_MPWE" twMinTime = "4.499" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.023" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="253" twDestWidth="8"><twDest>CLK_200N</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>7.492</twRiseRise><twRiseFall>4.129</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>7.492</twRiseRise><twRiseFall>4.129</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="254" twDestWidth="8"><twDest>CLK_200P</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>7.492</twRiseRise><twRiseFall>4.129</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>7.492</twRiseRise><twRiseFall>4.129</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="255" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>3.788</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>3.788</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>4.885</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="256" twDestWidth="10"><twDest>sysACE_CLK</twDest><twClk2SU><twSrc>CLK_200N</twSrc><twRiseRise>5.039</twRiseRise></twClk2SU><twClk2SU><twSrc>CLK_200P</twSrc><twRiseRise>5.039</twRiseRise></twClk2SU><twClk2SU><twSrc>sysACE_CLK</twSrc><twRiseRise>4.220</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="257"><twErrCnt>2</twErrCnt><twScore>27</twScore><twSetupScore>27</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>159077</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>16281</twConnCnt></twConstCov><twStats anchorID="258"><twMinPer>7.492</twMinPer><twFootnote number="1" /><twMaxFreq>133.476</twMaxFreq><twMaxFromToDel>7.492</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Jun 16 20:45:23 2013 </twTimestamp></twFoot><twClientInfo anchorID="259"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 673 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
