# 5-stages-pipelined-mips-processor
This is a simple five stage pipelined MIPS processor simulator written in C for personal future reference.

pipelined MIPS Review Slide from Cornell CS 3410:
https://www.cs.cornell.edu/courses/cs3410/2012sp/lecture/09-pipelined-cpu-i-g.pdf
