#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Jun 11 20:22:08 2017
# Process ID: 27386
# Current directory: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1
# Command line: vivado -log hdmi_vga_vb_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_vb_0_0.tcl
# Log file: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/hdmi_vga_vb_0_0.vds
# Journal file: /home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source hdmi_vga_vb_0_0.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml:
 Pin Map file does not provide LOC constraints for shield_dp0_dp9_tri_i_0COMP : digilentinc.com:arty-s7-50:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml
Command: synth_design -top hdmi_vga_vb_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27391 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.738 ; gain = 145.086 ; free physical = 1807 ; free virtual = 4169
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vb_0_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/synth/hdmi_vga_vb_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'vb' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:23]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'delay_5_3' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/synth/delay_5_3.v:56]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_5_3' (2#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/synth/delay_5_3.v:56]
INFO: [Synth 8-638] synthesizing module 'matrix_row' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/cb_row.v:23]
INFO: [Synth 8-638] synthesizing module 'mul_8u_11s' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/synth/mul_8u_11s.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/synth/mul_8u_11s.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/synth/mul_8u_11s.vhd:71]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/synth/mul_8u_11s.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'mul_8u_11s' (8#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/synth/mul_8u_11s.vhd:68]
INFO: [Synth 8-638] synthesizing module 'delay_3_8' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_3_8/synth/delay_3_8.v:56]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (8#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_3_8' (9#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_3_8/synth/delay_3_8.v:56]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (8) of module 'delay_3_8' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/cb_row.v:56]
INFO: [Synth 8-638] synthesizing module 'sum_10s_10s' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_10s_10s/synth/sum_10s_10s.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_10s_10s/synth/sum_10s_10s.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'sum_10s_10s' (16#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_10s_10s/synth/sum_10s_10s.vhd:69]
WARNING: [Synth 8-689] width (11) of port connection 'B' does not match port width (10) of module 'sum_10s_10s' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/cb_row.v:59]
INFO: [Synth 8-638] synthesizing module 'sum_11s_11s' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/synth/sum_11s_11s.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/synth/sum_11s_11s.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'sum_11s_11s' (17#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/synth/sum_11s_11s.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'matrix_row' (18#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/cb_row.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr' (19#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr_0' (20#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'binarisation_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/synth/binarisation_0.v:56]
INFO: [Synth 8-638] synthesizing module 'binarisation' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/src/binarisation.v:23]
INFO: [Synth 8-256] done synthesizing module 'binarisation' (21#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/src/binarisation.v:23]
INFO: [Synth 8-256] done synthesizing module 'binarisation_0' (22#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/binarisation_0/synth/binarisation_0.v:56]
INFO: [Synth 8-638] synthesizing module 'draw_shape_0' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/synth/draw_shape_0.v:56]
INFO: [Synth 8-638] synthesizing module 'draw_shape' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/draw_shape.v:3]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (22#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (22#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized3' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized3' (22#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized4' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized4' (22#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized5' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized5' (22#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/delay_5_3/src/delay.v:23]
INFO: [Synth 8-638] synthesizing module 'sub_11u_11u' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/sub_11u_11u/synth/sub_11u_11u.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/sub_11u_11u/synth/sub_11u_11u.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'sub_11u_11u' (23#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/sub_11u_11u/synth/sub_11u_11u.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mul_12s_12s' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/mul_12s_12s/synth/mul_12s_12s.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/mul_12s_12s/synth/mul_12s_12s.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/mul_12s_12s/synth/mul_12s_12s.vhd:71]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/mul_12s_12s/synth/mul_12s_12s.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'mul_12s_12s' (25#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/mul_12s_12s/synth/mul_12s_12s.vhd:68]
INFO: [Synth 8-638] synthesizing module 'add_24u_24u' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/add_24u_24u/synth/add_24u_24u.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/add_24u_24u/synth/add_24u_24u.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'add_24u_24u' (26#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/add_24u_24u/synth/add_24u_24u.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'draw_shape' (27#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/src/draw_shape.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_shape_0' (28#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/draw_shape_0/synth/draw_shape_0.v:56]
INFO: [Synth 8-638] synthesizing module 'multiplexer' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/synth/multiplexer.v:56]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/src/mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux' (29#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/src/mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'multiplexer' (30#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/src/multiplexer/synth/multiplexer.v:56]
WARNING: [Synth 8-3848] Net mux_pixel_in[4] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:86]
WARNING: [Synth 8-3848] Net mux_pixel_in[5] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:86]
WARNING: [Synth 8-3848] Net mux_pixel_in[6] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:86]
WARNING: [Synth 8-3848] Net mux_pixel_in[7] in module/entity vb does not have driver. [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:86]
INFO: [Synth 8-256] done synthesizing module 'vb' (31#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:23]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vb_0_0' (32#1) [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vb_0_0/synth/hdmi_vga_vb_0_0.v:56]
WARNING: [Synth 8-3331] design mux has unconnected port clk
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized13 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized13 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized13 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized11 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized11 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized11 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[11]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[10]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[9]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[8]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[7]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[6]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[5]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[4]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[3]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[2]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[1]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port b[0]
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized7 has unconnected port sinit
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized9 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized9 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized9 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized7 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized7 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized7 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized5 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized5 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized5 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized5 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized5 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized5 has unconnected port sinit
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized5 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized5 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized5 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized3 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized5 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized5 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized5 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized5 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized5 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized5 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized5 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized5 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized5 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized5 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized5 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized5 has unconnected port C_IN
WARNING: [Synth 8-3331] design mult_gen_v12_0_12_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_12_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized1 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized1 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized1 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized1 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized1 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized1 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized1 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized1 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized1 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized3 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized3 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized3 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized3 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized3 has unconnected port C_IN
WARNING: [Synth 8-3331] design binarisation has unconnected port clk
WARNING: [Synth 8-3331] design binarisation has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design binarisation has unconnected port pixel_in[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1137.207 ; gain = 205.555 ; free physical = 1739 ; free virtual = 4104
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin multi:in[191] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[190] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[189] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[188] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[187] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[186] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[185] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[184] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[183] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[182] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[181] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[180] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[179] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[178] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[177] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[176] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[175] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[174] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[173] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[172] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[171] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[170] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[169] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[168] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[167] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[166] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[165] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[164] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[163] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[162] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[161] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[160] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[159] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[158] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[157] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[156] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[155] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[154] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[153] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[152] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[151] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[150] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[149] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[148] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[147] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[146] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[145] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[144] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[143] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[142] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[141] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[140] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[139] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[138] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[137] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[136] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[135] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[134] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[133] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[132] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[131] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[130] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[129] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[128] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[127] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[126] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[125] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[124] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[123] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[122] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[121] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[120] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[119] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[118] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[117] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[116] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[115] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[114] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[113] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[112] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[111] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[110] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[109] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[108] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[107] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[106] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[105] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[104] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[103] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[102] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[101] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[100] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[99] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[98] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[97] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:in[96] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:h_sync_in[7] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:h_sync_in[6] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:h_sync_in[5] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
WARNING: [Synth 8-3295] tying undriven pin multi:h_sync_in[4] to constant 0 [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.srcs/sources_1/bd/hdmi_vga/ipshared/9e6a/src/vb.v:92]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1137.207 ; gain = 205.555 ; free physical = 1739 ; free virtual = 4104
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 786 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 156 instances were transformed.
  MULT_AND => LUT2: 156 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1415.566 ; gain = 0.000 ; free physical = 1589 ; free virtual = 3953
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1415.566 ; gain = 483.914 ; free physical = 1589 ; free virtual = 3953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1415.566 ; gain = 483.914 ; free physical = 1589 ; free virtual = 3953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/binarisation. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ds/inst/sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ds/inst/x_mul. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ds/inst/x_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ds/inst/y_mul. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ds/inst/y_sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/multi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/cb_1_cb_2_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/cb_3_sum_128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/cb_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/delay. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/mul1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/mul2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cb_row/mul3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/cb_1_cb_2_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/cb_3_sum_128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/cb_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/delay. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/mul1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/mul2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/cr_row/mul3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/m18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/cb_1_cb_2_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/cb_3_sum_128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/cb_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/delay. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/mul1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/mul2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr/inst/y_row/mul3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1415.566 ; gain = 483.914 ; free physical = 1589 ; free virtual = 3953
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1415.566 ; gain = 483.914 ; free physical = 1574 ; free virtual = 3939
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/y_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'mul_12s_12s:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][15]' (FDR) to 'mul_12s_12s:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'mul_12s_12s:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][15]' (FDR) to 'mul_12s_12s:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'mul_12s_12s:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][16]' (FDR) to 'mul_12s_12s:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'mul_12s_12s:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][20]' (FDR) to 'mul_12s_12s:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'mul_12s_12s:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][16]' (FDR) to 'mul_12s_12s:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][15]'
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]) is unused and will be removed from module mult_gen_v12_0_12_viv__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1415.566 ; gain = 483.914 ; free physical = 1549 ; free virtual = 3914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1415.566 ; gain = 483.914 ; free physical = 1489 ; free virtual = 3855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1416.566 ; gain = 484.914 ; free physical = 1490 ; free virtual = 3855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/x_pos_reg[10]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_reg[9]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_reg[8]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_reg[7]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_reg[6]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[0][10]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[0][9]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[0][8]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[0][7]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[0][6]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[1][10]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[1][9]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[1][8]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[1][7]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[1][6]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[2][10]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[2][9]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[2][8]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[2][7]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[2][6]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[3][10]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[3][9]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[3][8]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[3][7]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[3][6]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[4][10]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[4][9]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[4][8]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[4][7]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[4][6]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[5][10]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[5][9]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[5][8]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[5][7]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[5][6]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[6][10]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[6][9]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[6][8]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[6][7]) is unused and will be removed from module draw_shape_0.
INFO: [Synth 8-3332] Sequential element (inst/x_pos_del/delay_line_reg[6][6]) is unused and will be removed from module draw_shape_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1436.598 ; gain = 504.945 ; free physical = 1469 ; free virtual = 3835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1436.598 ; gain = 504.945 ; free physical = 1470 ; free virtual = 3835
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1436.598 ; gain = 504.945 ; free physical = 1470 ; free virtual = 3835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1436.598 ; gain = 504.945 ; free physical = 1470 ; free virtual = 3835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1436.598 ; gain = 504.945 ; free physical = 1470 ; free virtual = 3835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1436.598 ; gain = 504.945 ; free physical = 1470 ; free virtual = 3835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1436.598 ; gain = 504.945 ; free physical = 1470 ; free virtual = 3835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    44|
|2     |DSP48E1  |     9|
|3     |LUT1     |    12|
|4     |LUT2     |   317|
|5     |LUT3     |    39|
|6     |LUT4     |   164|
|7     |LUT5     |     9|
|8     |LUT6     |    65|
|9     |MULT_AND |   154|
|10    |MUXCY    |   302|
|11    |MUXF7    |    27|
|12    |SRL16E   |    73|
|13    |XORCY    |   327|
|14    |FDRE     |   661|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1436.598 ; gain = 504.945 ; free physical = 1470 ; free virtual = 3835
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1436.598 ; gain = 146.496 ; free physical = 1469 ; free virtual = 3834
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1436.605 ; gain = 504.953 ; free physical = 1471 ; free virtual = 3836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 258 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 104 instances
  MULT_AND => LUT2: 154 instances

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 211 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1436.605 ; gain = 437.449 ; free physical = 1470 ; free virtual = 3836
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/hdmi_vga_vb_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 160 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/tor-wizyjny/tor-wizyjny.runs/hdmi_vga_vb_0_0_synth_1/hdmi_vga_vb_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1460.609 ; gain = 0.000 ; free physical = 1465 ; free virtual = 3834
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 20:23:19 2017...
