// generated by newgenasym  Wed Jul 14 15:38:31 2010


module sim900 (adc, cts, dbg_rxd, dbg_txd, dcd, disp_clk, disp_cs,
        \disp_d/c , disp_data, dsr, dtr, gnd_0, gnd_1, gnd_10, gnd_11,
        gnd_12, gnd_13, gnd_14, gnd_2, gnd_3, gnd_4, gnd_5, gnd_6,
        gnd_7, gnd_8, gnd_9, \gpio1/kbr4 , \gpio10/kbc0 , gpio11,
        gpio12, \gpio2/kbr3 , \gpio3/kbr2 , \gpio4/kbr1 , \gpio5/kbr0 ,
        \gpio6/kbc4 , \gpio7/kbc3 , \gpio8/kbc2 , \gpio9/kbc1 , linein_l,
        linein_r, \mic* , mic_p, netlight, nreset, pmw1, pwm2, pwrkey,
        pwrkey_out, rf_ant, ri, rts, rxd, scl, sda, sim_clk, sim_data,
        sim_presence, sim_rst, sim_vdd, \spk* , spk_p, status, txd,
        vbat_0, vbat_1, vbat_2, vdd_ext, vrtc);
    inout adc;
    inout cts;
    inout dbg_rxd;
    inout dbg_txd;
    inout dcd;
    inout disp_clk;
    inout disp_cs;
    inout \disp_d/c ;
    inout disp_data;
    inout dsr;
    inout dtr;
    inout gnd_0;
    inout gnd_1;
    inout gnd_10;
    inout gnd_11;
    inout gnd_12;
    inout gnd_13;
    inout gnd_14;
    inout gnd_2;
    inout gnd_3;
    inout gnd_4;
    inout gnd_5;
    inout gnd_6;
    inout gnd_7;
    inout gnd_8;
    inout gnd_9;
    inout \gpio1/kbr4 ;
    inout \gpio10/kbc0 ;
    inout gpio11;
    inout gpio12;
    inout \gpio2/kbr3 ;
    inout \gpio3/kbr2 ;
    inout \gpio4/kbr1 ;
    inout \gpio5/kbr0 ;
    inout \gpio6/kbc4 ;
    inout \gpio7/kbc3 ;
    inout \gpio8/kbc2 ;
    inout \gpio9/kbc1 ;
    inout linein_l;
    inout linein_r;
    inout \mic* ;
    inout mic_p;
    inout netlight;
    inout nreset;
    inout pmw1;
    inout pwm2;
    inout pwrkey;
    inout pwrkey_out;
    inout rf_ant;
    inout ri;
    inout rts;
    inout rxd;
    inout scl;
    inout sda;
    inout sim_clk;
    inout sim_data;
    inout sim_presence;
    inout sim_rst;
    inout sim_vdd;
    inout \spk* ;
    inout spk_p;
    inout status;
    inout txd;
    inout vbat_0;
    inout vbat_1;
    inout vbat_2;
    inout vdd_ext;
    inout vrtc;


    initial
        begin
        end

endmodule
