$date
	Thu Jun 26 17:38:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_siso $end
$var wire 1 ! serial_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ serial_in $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ serial_in $end
$var reg 1 ! serial_out $end
$var reg 4 % shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
1#
0"
0!
$end
#10
1"
#20
0"
1$
0#
#30
b1 %
1"
#40
0"
0$
#50
b10 %
1"
#60
0"
1$
#70
b101 %
1"
#80
0"
#90
1!
b1011 %
1"
#100
0"
#110
0!
b111 %
1"
#120
0"
#130
1!
b1111 %
1"
#140
0"
