/nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_21_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/axi_lite_a32_d32/results_dir/axi_lite_a32_d32/run_1/synth_1_1/synthesis/axi_lite_a32_d32_post_synth.eblif --output axi_lite_a32_d32_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/axi_lite_a32_d32/results_dir/axi_lite_a32_d32/run_1/synth_1_1/synthesis/config.json
