digraph "CFG for '_Z11kRgb2CIELabP13__hip_textureP13__hip_surfaceii' function" {
	label="CFG for '_Z11kRgb2CIELabP13__hip_textureP13__hip_surfaceii' function";

	Node0x53b6dd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp slt i32 %13, %2\l  %23 = icmp slt i32 %21, %3\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %110\l|{<s0>T|<s1>F}}"];
	Node0x53b6dd0:s0 -> Node0x53ba1c0;
	Node0x53b6dd0:s1 -> Node0x53ba250;
	Node0x53ba1c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%25:\l25:                                               \l  %26 = sitofp i32 %13 to float\l  %27 = sitofp i32 %21 to float\l  %28 = bitcast %struct.__hip_texture addrspace(1)* %0 to i32 addrspace(1)*\l  %29 = addrspacecast i32 addrspace(1)* %28 to i32 addrspace(4)*\l  %30 = getelementptr inbounds i32, i32 addrspace(4)* %29, i64 12\l  %31 = getelementptr inbounds i32, i32 addrspace(4)* %29, i64 10\l  %32 = load i32, i32 addrspace(4)* %31, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %33 = uitofp i32 %32 to float\l  %34 = getelementptr inbounds i32, i32 addrspace(4)* %29, i64 2\l  %35 = load i32, i32 addrspace(4)* %34, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %36 = lshr i32 %35, 14\l  %37 = and i32 %36, 16383\l  %38 = add nuw nsw i32 %37, 1\l  %39 = uitofp i32 %38 to float\l  %40 = load i32, i32 addrspace(4)* %30, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %41 = and i32 %40, 32768\l  %42 = icmp eq i32 %41, 0\l  %43 = select i1 %42, float %33, float 1.000000e+00\l  %44 = select i1 %42, float %39, float 1.000000e+00\l  %45 = getelementptr inbounds i32, i32 addrspace(4)* %29, i64 14\l  %46 = load i32, i32 addrspace(4)* %45, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %47 = and i32 %46, 1048576\l  %48 = icmp eq i32 %47, 0\l  %49 = bitcast i32 addrspace(4)* %30 to \<4 x i32\> addrspace(4)*\l  %50 = load \<4 x i32\>, \<4 x i32\> addrspace(4)* %49, align 16, !tbaa !11,\l... !amdgpu.noclobber !5\l  %51 = bitcast %struct.__hip_texture addrspace(1)* %0 to \<8 x i32\>\l... addrspace(1)*\l  %52 = addrspacecast \<8 x i32\> addrspace(1)* %51 to \<8 x i32\> addrspace(4)*\l  %53 = load \<8 x i32\>, \<8 x i32\> addrspace(4)* %52, align 32, !tbaa !11,\l... !amdgpu.noclobber !5\l  %54 = tail call float @llvm.amdgcn.rcp.f32(float %44)\l  %55 = fmul float %44, %27\l  %56 = tail call float @llvm.floor.f32(float %55)\l  %57 = fmul float %54, %56\l  %58 = select i1 %48, float %57, float %27\l  %59 = tail call float @llvm.amdgcn.rcp.f32(float %43)\l  %60 = fmul float %43, %26\l  %61 = tail call float @llvm.floor.f32(float %60)\l  %62 = fmul float %59, %61\l  %63 = select i1 %48, float %62, float %26\l  %64 = tail call \<4 x float\> @llvm.amdgcn.image.sample.lz.2d.v4f32.f32(i32\l... 15, float %63, float %58, \<8 x i32\> %53, \<4 x i32\> %50, i1 false, i32 0, i32\l... 0)\l  %65 = bitcast \<4 x float\> %64 to \<16 x i8\>\l  %66 = extractelement \<16 x i8\> %65, i64 0\l  %67 = extractelement \<16 x i8\> %65, i64 4\l  %68 = extractelement \<16 x i8\> %65, i64 8\l  %69 = extractelement \<16 x i8\> %65, i64 12\l  %70 = uitofp i8 %66 to float\l  %71 = uitofp i8 %67 to float\l  %72 = uitofp i8 %68 to float\l  %73 = insertelement \<4 x float\> poison, float %70, i64 0\l  %74 = insertelement \<4 x float\> %73, float %71, i64 1\l  %75 = insertelement \<4 x float\> %74, float %72, i64 2\l  %76 = uitofp i8 %69 to float\l  %77 = insertelement \<4 x float\> %75, float %76, i64 3\l  %78 = shl nsw i32 %13, 4\l  %79 = bitcast %struct.__hip_surface addrspace(1)* %1 to i32 addrspace(1)*\l  %80 = addrspacecast i32 addrspace(1)* %79 to i32 addrspace(4)*\l  %81 = getelementptr inbounds i32, i32 addrspace(4)* %80, i64 8\l  %82 = load i32, i32 addrspace(4)* %81, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %83 = getelementptr inbounds i32, i32 addrspace(4)* %80, i64 9\l  %84 = load i32, i32 addrspace(4)* %83, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %85 = icmp eq i32 %82, 4\l  br i1 %85, label %86, label %88\l|{<s0>T|<s1>F}}"];
	Node0x53ba1c0:s0 -> Node0x53bf5a0;
	Node0x53ba1c0:s1 -> Node0x53bf630;
	Node0x53bf5a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%86:\l86:                                               \l  %87 = sdiv i32 %78, 3\l  br label %93\l}"];
	Node0x53bf5a0 -> Node0x53bf800;
	Node0x53bf630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%88:\l88:                                               \l  %89 = sext i32 %82 to i64\l  %90 = getelementptr inbounds [16 x i32], [16 x i32] addrspace(4)*\l... @_ZZL17__hipGetPixelAddriiiE9FormatLUT, i64 0, i64 %89\l  %91 = load i32, i32 addrspace(4)* %90, align 4, !tbaa !12\l  %92 = ashr i32 %78, %91\l  br label %93\l}"];
	Node0x53bf630 -> Node0x53bf800;
	Node0x53bf800 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%93:\l93:                                               \l  %94 = phi i32 [ %87, %86 ], [ %92, %88 ]\l  %95 = sext i32 %84 to i64\l  %96 = lshr i64 4176, %95\l  %97 = and i64 %96, 1\l  %98 = icmp eq i64 %97, 0\l  br i1 %98, label %101, label %99\l|{<s0>T|<s1>F}}"];
	Node0x53bf800:s0 -> Node0x53bff40;
	Node0x53bf800:s1 -> Node0x53bff90;
	Node0x53bff90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%99:\l99:                                               \l  %100 = sdiv i32 %94, 3\l  br label %105\l}"];
	Node0x53bff90 -> Node0x53c0160;
	Node0x53bff40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%101:\l101:                                              \l  %102 = getelementptr inbounds [20 x i32], [20 x i32] addrspace(4)*\l... @_ZZL17__hipGetPixelAddriiiE8OrderLUT, i64 0, i64 %95\l  %103 = load i32, i32 addrspace(4)* %102, align 4, !tbaa !12\l  %104 = ashr i32 %94, %103\l  br label %105\l}"];
	Node0x53bff40 -> Node0x53c0160;
	Node0x53c0160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%105:\l105:                                              \l  %106 = phi i32 [ %100, %99 ], [ %104, %101 ]\l  %107 = bitcast %struct.__hip_surface addrspace(1)* %1 to \<8 x i32\>\l... addrspace(1)*\l  %108 = addrspacecast \<8 x i32\> addrspace(1)* %107 to \<8 x i32\> addrspace(4)*\l  %109 = load \<8 x i32\>, \<8 x i32\> addrspace(4)* %108, align 32, !tbaa !11,\l... !amdgpu.noclobber !5\l  tail call void @llvm.amdgcn.image.store.2d.v4f32.i32(\<4 x float\> %77, i32\l... 15, i32 %106, i32 %21, \<8 x i32\> %109, i32 0, i32 0)\l  br label %110\l}"];
	Node0x53c0160 -> Node0x53ba250;
	Node0x53ba250 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%110:\l110:                                              \l  ret void\l}"];
}
