Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 22:44:29 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_execute/post_route_timing.rpt
| Design       : a25_execute
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
status_bits_mode_rds_oh_reg[2]/C
                               o_copro_write_data_reg[21]/D   -0.275        
status_bits_mode_rds_oh_reg[2]/C
                               o_write_data_reg[23]/D         -0.268        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_firq_reg[27]/D
                                                              -0.258        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r5_reg[10]/D   -0.257        
status_bits_mode_rds_oh_reg[2]/C
                               o_write_data_reg[24]/D         -0.246        
status_bits_mode_rds_oh_reg[2]/C
                               o_write_data_reg[10]/D         -0.243        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r8_firq_reg[27]/D
                                                              -0.238        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_reg[31]/D  -0.227        
status_bits_mode_rds_oh_reg[2]/C
                               status_bits_flags_reg[2]/D     -0.215        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r3_reg[10]/D   -0.208        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r13_reg[31]/D  -0.205        
status_bits_mode_rds_oh_reg[2]/C
                               o_copro_write_data_reg[24]/D   -0.197        
status_bits_mode_rds_oh_reg[2]/C
                               o_write_data_reg[21]/D         -0.195        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r9_firq_reg[30]/D
                                                              -0.188        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r12_reg[30]/D  -0.184        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_irq_reg[11]/D
                                                              -0.173        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r7_reg[31]/D   -0.172        
status_bits_mode_rds_oh_reg[2]/C
                               o_write_data_reg[25]/D         -0.170        
status_bits_mode_rds_oh_reg[2]/C
                               o_write_data_reg[16]/D         -0.166        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r1_reg[27]/D   -0.166        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r1_reg[31]/D   -0.166        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_irq_reg[31]/D
                                                              -0.165        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_svc_reg[31]/D
                                                              -0.160        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r5_reg[31]/D   -0.158        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r1_reg[10]/D   -0.154        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r8_reg[31]/D   -0.146        
status_bits_mode_rds_oh_reg[2]/C
                               o_copro_write_data_reg[25]/D   -0.145        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r9_reg[30]/D   -0.139        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r13_reg[30]/D  -0.139        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r6_reg[27]/D   -0.135        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r8_firq_reg[30]/D
                                                              -0.133        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r9_reg[27]/D   -0.132        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r10_firq_reg[24]/D
                                                              -0.131        
status_bits_mode_rds_oh_reg[2]/C
                               o_write_data_reg[17]/D         -0.131        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r6_reg[31]/D   -0.131        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r6_reg[21]/D   -0.127        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_reg[27]/D  -0.126        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r11_reg[28]/D  -0.126        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r8_reg[27]/D   -0.125        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_svc_reg[28]/D
                                                              -0.123        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r5_reg[13]/D   -0.122        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r9_firq_reg[11]/D
                                                              -0.119        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r5_reg[30]/D   -0.119        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r4_reg[27]/D   -0.117        
status_bits_mode_rds_oh_reg[2]/C
                               o_copro_write_data_reg[14]/D   -0.117        
status_bits_mode_rds_oh_reg[2]/C
                               o_write_data_reg[9]/D          -0.115        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r13_irq_reg[11]/D
                                                              -0.114        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r12_reg[27]/D  -0.114        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r8_firq_reg[31]/D
                                                              -0.114        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r7_reg[11]/D   -0.109        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r9_firq_reg[31]/D
                                                              -0.105        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r9_firq_reg[24]/D
                                                              -0.104        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r7_reg[24]/D   -0.100        
status_bits_mode_rds_oh_reg[2]/C
                               o_write_data_reg[14]/D         -0.099        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r12_firq_reg[13]/D
                                                              -0.095        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r3_reg[29]/D   -0.094        
status_bits_mode_rds_oh_reg[2]/C
                               o_write_data_reg[19]/D         -0.094        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r5_reg[28]/D   -0.092        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r7_reg[27]/D   -0.089        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r8_reg[26]/D   -0.089        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_svc_reg[17]/D
                                                              -0.085        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_firq_reg[10]/D
                                                              -0.080        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_irq_reg[13]/D
                                                              -0.079        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r10_reg[28]/D  -0.079        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r12_firq_reg[30]/D
                                                              -0.079        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r9_reg[20]/D   -0.078        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_svc_reg[13]/D
                                                              -0.078        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r10_firq_reg[10]/D
                                                              -0.075        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r9_firq_reg[17]/D
                                                              -0.075        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r6_reg[29]/D   -0.072        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r9_firq_reg[10]/D
                                                              -0.072        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r7_reg[10]/D   -0.070        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r2_reg[16]/D   -0.068        
status_bits_mode_rds_oh_reg[2]/C
                               o_copro_write_data_reg[9]/D    -0.066        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r14_svc_reg[30]/D
                                                              -0.065        
load_rd_r_reg[0]/C             u_register_bank/r2_reg[8]/D    -0.064        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r1_reg[16]/D   -0.062        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r3_reg[28]/D   -0.061        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r11_firq_reg[24]/D
                                                              -0.061        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r8_reg[17]/D   -0.060        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r9_firq_reg[27]/D
                                                              -0.058        
load_rd_r_reg[0]/C             u_register_bank/r4_reg[8]/D    -0.058        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r3_reg[11]/D   -0.057        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r12_firq_reg[23]/D
                                                              -0.057        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r0_reg[10]/D   -0.055        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r3_reg[31]/D   -0.052        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r8_reg[10]/D   -0.051        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r8_reg[30]/D   -0.049        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r13_svc_reg[23]/D
                                                              -0.048        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r10_reg[11]/D  -0.046        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r8_firq_reg[11]/D
                                                              -0.045        
status_bits_mode_rds_oh_reg[2]/C
                               o_copro_write_data_reg[10]/D   -0.043        
status_bits_mode_rds_oh_reg[2]/C
                               o_write_data_reg[18]/D         -0.043        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r12_firq_reg[10]/D
                                                              -0.042        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r13_svc_reg[10]/D
                                                              -0.041        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r13_irq_reg[13]/D
                                                              -0.040        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r9_reg[28]/D   -0.039        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r2_reg[29]/D   -0.038        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r12_reg[11]/D  -0.038        
status_bits_mode_rds_oh_reg[2]/C
                               u_register_bank/r13_firq_reg[13]/D
                                                              -0.038        



