Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 26 09:51:10 2026
| Host         : FY-6302-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                        1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree      2           
TIMING-6   Critical Warning  No common primary clock between related clocks          3           
TIMING-7   Critical Warning  No common node between related clocks                   3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin               1           
DPIR-1     Warning           Asynchronous driver check                               12          
TIMING-18  Warning           Missing input or output delay                           14          
XDCB-5     Warning           Runtime inefficient way to find pin objects             13          
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  2           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.117        0.000                      0                  447        0.169        0.000                      0                  447        2.000        0.000                       0                   207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
DAC_Clk                          {0.000 5.000}        10.000          100.000         
  ZmodDAC_ClkIO                  {0.000 5.000}        10.000          100.000         
  ZmodDAC_ClkIn                  {0.000 5.000}        10.000          100.000         
DAC_InIO_Clk                     {2.500 7.500}        10.000          100.000         
sys_clk                          {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {2.500 7.500}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DAC_Clk                                                                                                                                                                            4.500        0.000                       0                     4  
DAC_InIO_Clk                           4.765        0.000                      0                   68        0.230        0.000                      0                   68        4.500        0.000                       0                    61  
sys_clk                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.620        0.000                      0                  201        0.169        0.000                      0                  201        4.500        0.000                       0                   136  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
DAC_InIO_Clk                   ZmodDAC_ClkIO                        1.117        0.000                      0                   14        0.890        0.000                      0                   14  
DAC_InIO_Clk                   ZmodDAC_ClkIn                        1.160        0.000                      0                   14        0.848        0.000                      0                   14  
clk_out1_design_1_clk_wiz_0_0  DAC_InIO_Clk                         3.524        0.000                      0                   12        4.754        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              DAC_Clk                        DAC_Clk                              7.138        0.000                      0                    2        0.726        0.000                      0                    2  
**async_default**              DAC_InIO_Clk                   DAC_InIO_Clk                         6.754        0.000                      0                   41        0.865        0.000                      0                   41  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        6.176        0.000                      0                  109        0.656        0.000                      0                  109  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         DAC_Clk                        DAC_Clk                        
(none)                         DAC_InIO_Clk                   DAC_InIO_Clk                   
(none)                         clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         DAC_Clk                                                       
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DAC_Clk
  To Clock:  DAC_Clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DAC_Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/ZmodAWGController_0/U0/DAC_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X1Y24   design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X1Y22   design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y22  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y22  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y22  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y22  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y22  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y22  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y22  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y22  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y22  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y22  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  DAC_InIO_Clk
  To Clock:  DAC_InIO_Clk

Setup :            0  Failing Endpoints,  Worst Slack        4.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.221ns  (logic 0.419ns (34.329%)  route 0.802ns (65.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 4.364 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDCE (Prop_fdce_C_Q)         0.419     4.783 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/Q
                         net (fo=2, routed)           0.802     5.585    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[8]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.894    10.349    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.208ns  (logic 0.419ns (34.672%)  route 0.789ns (65.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 4.367 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.867     4.367    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y21        FDCE (Prop_fdce_C_Q)         0.419     4.786 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/Q
                         net (fo=2, routed)           0.789     5.575    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[3]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.897    10.346    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.212ns  (logic 0.419ns (34.579%)  route 0.793ns (65.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 4.363 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.419     4.782 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/Q
                         net (fo=2, routed)           0.793     5.575    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[5]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.895    10.348    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.209ns  (logic 0.419ns (34.665%)  route 0.790ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 4.363 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDCE (Prop_fdce_C_Q)         0.419     4.782 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/Q
                         net (fo=2, routed)           0.790     5.572    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[6]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.894    10.349    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.199ns  (logic 0.419ns (34.951%)  route 0.780ns (65.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 4.367 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.867     4.367    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDCE (Prop_fdce_C_Q)         0.419     4.786 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/Q
                         net (fo=2, routed)           0.780     5.566    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[0]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.897    10.346    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.200ns  (logic 0.419ns (34.906%)  route 0.781ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 4.363 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.419     4.782 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/Q
                         net (fo=2, routed)           0.781     5.563    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[9]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.897    10.346    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.199ns  (logic 0.419ns (34.939%)  route 0.780ns (65.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 4.363 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDCE (Prop_fdce_C_Q)         0.419     4.782 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/Q
                         net (fo=2, routed)           0.780     5.562    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[11]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.897    10.346    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (34.990%)  route 0.778ns (65.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 4.364 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDCE (Prop_fdce_C_Q)         0.419     4.783 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/Q
                         net (fo=2, routed)           0.778     5.561    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[7]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.897    10.346    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.346    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.235ns  (logic 0.456ns (36.918%)  route 0.779ns (63.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 4.363 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.456     4.819 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/Q
                         net (fo=2, routed)           0.779     5.598    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[4]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722    10.521    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -5.598    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.965%)  route 0.778ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 14.200 - 12.500 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 4.363 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.456     4.819 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/Q
                         net (fo=2, routed)           0.778     5.597    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[10]
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700    14.200    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    DSP48_X4Y9           DSP48E1                                      r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
                         clock pessimism              0.115    14.315    
                         clock uncertainty           -0.071    14.243    
    DSP48_X4Y9           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722    10.521    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  4.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.498%)  route 0.149ns (44.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 3.131 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDCE (Prop_fdce_C_Q)         0.141     3.272 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/Q
                         net (fo=2, routed)           0.149     3.421    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[1]
    SLICE_X106Y21        LUT6 (Prop_lut6_I1_O)        0.045     3.466 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.466    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[3]_i_1__0_n_0
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]/C
                         clock pessimism             -0.256     3.144    
    SLICE_X106Y21        FDCE (Hold_fdce_C_D)         0.092     3.236    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.447%)  route 0.156ns (45.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 3.131 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDCE (Prop_fdce_C_Q)         0.141     3.272 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/Q
                         net (fo=2, routed)           0.156     3.427    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[2]
    SLICE_X106Y21        LUT6 (Prop_lut6_I1_O)        0.045     3.472 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.472    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[4]_i_1__0_n_0
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]/C
                         clock pessimism             -0.256     3.144    
    SLICE_X106Y21        FDCE (Hold_fdce_C_D)         0.092     3.236    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.575%)  route 0.125ns (35.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 3.129 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y23        FDCE (Prop_fdce_C_Q)         0.128     3.257 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/Q
                         net (fo=2, routed)           0.125     3.381    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[11]
    SLICE_X107Y22        LUT6 (Prop_lut6_I1_O)        0.099     3.480 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.480    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[13]_i_1__0_n_0
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/C
                         clock pessimism             -0.255     3.144    
    SLICE_X107Y22        FDCE (Hold_fdce_C_D)         0.091     3.235    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.632ns = ( 3.132 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.632     3.132    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X111Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y22        FDCE (Prop_fdce_C_Q)         0.141     3.273 r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/Q
                         net (fo=32, routed)          0.167     3.439    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]_0
    SLICE_X110Y22        LUT4 (Prop_lut4_I2_O)        0.045     3.484 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[11]_i_1/O
                         net (fo=1, routed)           0.000     3.484    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[11]_i_1_n_0
    SLICE_X110Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X110Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/C
                         clock pessimism             -0.255     3.145    
    SLICE_X110Y22        FDCE (Hold_fdce_C_D)         0.091     3.236    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.595%)  route 0.168ns (47.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.632ns = ( 3.132 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.632     3.132    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X111Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y22        FDCE (Prop_fdce_C_Q)         0.141     3.273 r  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/Q
                         net (fo=32, routed)          0.168     3.440    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]_0
    SLICE_X110Y22        LUT4 (Prop_lut4_I2_O)        0.045     3.485 r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     3.485    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut[2]_i_1_n_0
    SLICE_X110Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X110Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]/C
                         clock pessimism             -0.255     3.145    
    SLICE_X110Y22        FDCE (Hold_fdce_C_D)         0.092     3.237    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.345ns  (logic 0.226ns (65.511%)  route 0.119ns (34.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 3.131 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDCE (Prop_fdce_C_Q)         0.128     3.259 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/Q
                         net (fo=2, routed)           0.119     3.378    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[8]
    SLICE_X106Y22        LUT6 (Prop_lut6_I1_O)        0.098     3.476 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.476    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[10]_i_1__0_n_0
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/C
                         clock pessimism             -0.268     3.131    
    SLICE_X106Y22        FDCE (Hold_fdce_C_D)         0.092     3.223    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.121%)  route 0.209ns (52.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 3.129 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDCE (Prop_fdce_C_Q)         0.141     3.270 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/Q
                         net (fo=2, routed)           0.209     3.478    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[10]
    SLICE_X106Y22        LUT6 (Prop_lut6_I1_O)        0.045     3.523 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.523    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[12]_i_1__0_n_0
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/C
                         clock pessimism             -0.255     3.144    
    SLICE_X106Y22        FDCE (Hold_fdce_C_D)         0.092     3.236    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.232%)  route 0.156ns (40.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 3.131 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y21        FDCE (Prop_fdce_C_Q)         0.128     3.259 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/Q
                         net (fo=2, routed)           0.156     3.415    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[3]
    SLICE_X106Y21        LUT6 (Prop_lut6_I1_O)        0.099     3.514 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.514    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[5]_i_1__0_n_0
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]/C
                         clock pessimism             -0.269     3.131    
    SLICE_X106Y21        FDCE (Hold_fdce_C_D)         0.092     3.223    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.697%)  route 0.173ns (43.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns = ( 3.400 - 2.500 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 3.131 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDCE (Prop_fdce_C_Q)         0.128     3.259 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/Q
                         net (fo=2, routed)           0.173     3.432    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[0]
    SLICE_X106Y21        LUT6 (Prop_lut6_I1_O)        0.099     3.531 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.531    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[2]_i_1__0_n_0
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.900     3.400    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]/C
                         clock pessimism             -0.256     3.144    
    SLICE_X106Y21        FDCE (Hold_fdce_C_D)         0.091     3.235    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.262%)  route 0.163ns (41.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 3.131 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDCE (Prop_fdce_C_Q)         0.128     3.259 r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/Q
                         net (fo=2, routed)           0.163     3.421    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/Q[7]
    SLICE_X106Y22        LUT6 (Prop_lut6_I1_O)        0.099     3.520 r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.520    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut[9]_i_1__0_n_0
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/C
                         clock pessimism             -0.268     3.131    
    SLICE_X106Y22        FDCE (Hold_fdce_C_D)         0.092     3.223    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DAC_InIO_Clk
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y8     design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y9     design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibMult0/CLK
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y28   design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y1    design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y2    design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y9    design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y10   design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y26   design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y35   design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X1Y29   design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X111Y22  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X111Y22  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y21  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y21  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y21  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y21  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X111Y22  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X111Y22  design_1_i/ZmodAWGController_0/U0/cCalibDataOut_reg[15]_i_2/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y21  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y21  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X106Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y23  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y21  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X107Y21  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCmdCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.145ns (26.561%)  route 3.166ns (73.439%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.881    -0.775    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCmdCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y6         FDCE (Prop_fdce_C_Q)         0.478    -0.297 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCmdCnt_reg[2]/Q
                         net (fo=24, routed)          1.039     0.741    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[3]_0[2]
    SLICE_X109Y8         LUT6 (Prop_lut6_I1_O)        0.295     1.036 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_4/O
                         net (fo=1, routed)           1.078     2.115    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_4_n_0
    SLICE_X109Y8         LUT6 (Prop_lut6_I1_O)        0.124     2.239 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_2/O
                         net (fo=2, routed)           0.646     2.884    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_2_n_0
    SLICE_X109Y9         LUT2 (Prop_lut2_I1_O)        0.124     3.008 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[13]_i_7/O
                         net (fo=1, routed)           0.403     3.411    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[13]_i_7_n_0
    SLICE_X109Y9         LUT6 (Prop_lut6_I0_O)        0.124     3.535 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000     3.535    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst_n_12
    SLICE_X109Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.698     8.589    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
                         clock pessimism              0.609     9.198    
                         clock uncertainty           -0.072     9.126    
    SLICE_X109Y9         FDCE (Setup_fdce_C_D)        0.029     9.155    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCmdCnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.015ns (25.852%)  route 2.911ns (74.148%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.881    -0.775    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCmdCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y6         FDCE (Prop_fdce_C_Q)         0.478    -0.297 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCmdCnt_reg[2]/Q
                         net (fo=24, routed)          1.039     0.741    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[3]_0[2]
    SLICE_X109Y8         LUT6 (Prop_lut6_I1_O)        0.295     1.036 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_4/O
                         net (fo=1, routed)           1.078     2.115    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_4_n_0
    SLICE_X109Y8         LUT6 (Prop_lut6_I1_O)        0.124     2.239 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_2/O
                         net (fo=2, routed)           0.412     2.650    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_2_n_0
    SLICE_X109Y10        LUT2 (Prop_lut2_I1_O)        0.118     2.768 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[5]_i_1/O
                         net (fo=1, routed)           0.382     3.151    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst_n_11
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.698     8.589    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/C
                         clock pessimism              0.609     9.198    
                         clock uncertainty           -0.072     9.126    
    SLICE_X108Y10        FDCE (Setup_fdce_C_D)       -0.218     8.908    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -3.151    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.890ns (22.979%)  route 2.983ns (77.021%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.880    -0.776    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDCE (Prop_fdce_C_Q)         0.518    -0.258 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/Q
                         net (fo=8, routed)           0.936     0.678    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]
    SLICE_X112Y9         LUT6 (Prop_lut6_I2_O)        0.124     0.802 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter[3]_i_3/O
                         net (fo=2, routed)           0.812     1.613    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter[3]_i_3_n_0
    SLICE_X112Y8         LUT6 (Prop_lut6_I3_O)        0.124     1.737 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_2/O
                         net (fo=1, routed)           0.655     2.392    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_2_n_0
    SLICE_X113Y8         LUT6 (Prop_lut6_I0_O)        0.124     2.516 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_1/O
                         net (fo=7, routed)           0.580     3.097    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_1_n_0
    SLICE_X113Y8         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.701     8.592    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y8         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[0]/C
                         clock pessimism              0.608     9.200    
                         clock uncertainty           -0.072     9.128    
    SLICE_X113Y8         FDPE (Setup_fdpe_C_CE)      -0.205     8.923    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.890ns (22.979%)  route 2.983ns (77.021%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.880    -0.776    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDCE (Prop_fdce_C_Q)         0.518    -0.258 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/Q
                         net (fo=8, routed)           0.936     0.678    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]
    SLICE_X112Y9         LUT6 (Prop_lut6_I2_O)        0.124     0.802 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter[3]_i_3/O
                         net (fo=2, routed)           0.812     1.613    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter[3]_i_3_n_0
    SLICE_X112Y8         LUT6 (Prop_lut6_I3_O)        0.124     1.737 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_2/O
                         net (fo=1, routed)           0.655     2.392    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_2_n_0
    SLICE_X113Y8         LUT6 (Prop_lut6_I0_O)        0.124     2.516 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_1/O
                         net (fo=7, routed)           0.580     3.097    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_1_n_0
    SLICE_X113Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.701     8.592    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]/C
                         clock pessimism              0.608     9.200    
                         clock uncertainty           -0.072     9.128    
    SLICE_X113Y8         FDCE (Setup_fdce_C_CE)      -0.205     8.923    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[2]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.890ns (22.979%)  route 2.983ns (77.021%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.880    -0.776    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9         FDCE (Prop_fdce_C_Q)         0.518    -0.258 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/Q
                         net (fo=8, routed)           0.936     0.678    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]
    SLICE_X112Y9         LUT6 (Prop_lut6_I2_O)        0.124     0.802 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter[3]_i_3/O
                         net (fo=2, routed)           0.812     1.613    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter[3]_i_3_n_0
    SLICE_X112Y8         LUT6 (Prop_lut6_I3_O)        0.124     1.737 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_2/O
                         net (fo=1, routed)           0.655     2.392    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_2_n_0
    SLICE_X113Y8         LUT6 (Prop_lut6_I0_O)        0.124     2.516 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_1/O
                         net (fo=7, routed)           0.580     3.097    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_1_n_0
    SLICE_X113Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.701     8.592    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[3]/C
                         clock pessimism              0.608     9.200    
                         clock uncertainty           -0.072     9.128    
    SLICE_X113Y8         FDCE (Setup_fdce_C_CE)      -0.205     8.923    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.429ns (36.612%)  route 2.474ns (63.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.419    -0.355 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           0.860     0.505    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/Q[0]
    SLICE_X113Y7         LUT4 (Prop_lut4_I0_O)        0.324     0.829 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4/O
                         net (fo=4, routed)           0.849     1.678    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4_n_0
    SLICE_X113Y8         LUT5 (Prop_lut5_I0_O)        0.360     2.038 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4/O
                         net (fo=1, routed)           0.433     2.471    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4_n_0
    SLICE_X113Y8         LUT6 (Prop_lut6_I2_O)        0.326     2.797 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1/O
                         net (fo=5, routed)           0.331     3.129    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1_n_0
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700     8.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/C
                         clock pessimism              0.608     9.199    
                         clock uncertainty           -0.072     9.127    
    SLICE_X112Y9         FDCE (Setup_fdce_C_CE)      -0.169     8.958    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.429ns (36.612%)  route 2.474ns (63.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.419    -0.355 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           0.860     0.505    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/Q[0]
    SLICE_X113Y7         LUT4 (Prop_lut4_I0_O)        0.324     0.829 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4/O
                         net (fo=4, routed)           0.849     1.678    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4_n_0
    SLICE_X113Y8         LUT5 (Prop_lut5_I0_O)        0.360     2.038 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4/O
                         net (fo=1, routed)           0.433     2.471    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4_n_0
    SLICE_X113Y8         LUT6 (Prop_lut6_I2_O)        0.326     2.797 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1/O
                         net (fo=5, routed)           0.331     3.129    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1_n_0
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700     8.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/C
                         clock pessimism              0.608     9.199    
                         clock uncertainty           -0.072     9.127    
    SLICE_X112Y9         FDCE (Setup_fdce_C_CE)      -0.169     8.958    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.429ns (36.612%)  route 2.474ns (63.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.419    -0.355 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           0.860     0.505    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/Q[0]
    SLICE_X113Y7         LUT4 (Prop_lut4_I0_O)        0.324     0.829 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4/O
                         net (fo=4, routed)           0.849     1.678    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4_n_0
    SLICE_X113Y8         LUT5 (Prop_lut5_I0_O)        0.360     2.038 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4/O
                         net (fo=1, routed)           0.433     2.471    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4_n_0
    SLICE_X113Y8         LUT6 (Prop_lut6_I2_O)        0.326     2.797 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1/O
                         net (fo=5, routed)           0.331     3.129    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1_n_0
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700     8.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/C
                         clock pessimism              0.608     9.199    
                         clock uncertainty           -0.072     9.127    
    SLICE_X112Y9         FDCE (Setup_fdce_C_CE)      -0.169     8.958    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.429ns (36.612%)  route 2.474ns (63.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.419    -0.355 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           0.860     0.505    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/Q[0]
    SLICE_X113Y7         LUT4 (Prop_lut4_I0_O)        0.324     0.829 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4/O
                         net (fo=4, routed)           0.849     1.678    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4_n_0
    SLICE_X113Y8         LUT5 (Prop_lut5_I0_O)        0.360     2.038 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4/O
                         net (fo=1, routed)           0.433     2.471    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4_n_0
    SLICE_X113Y8         LUT6 (Prop_lut6_I2_O)        0.326     2.797 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1/O
                         net (fo=5, routed)           0.331     3.129    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1_n_0
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700     8.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/C
                         clock pessimism              0.608     9.199    
                         clock uncertainty           -0.072     9.127    
    SLICE_X112Y9         FDCE (Setup_fdce_C_CE)      -0.169     8.958    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.429ns (36.612%)  route 2.474ns (63.388%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.419    -0.355 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           0.860     0.505    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/Q[0]
    SLICE_X113Y7         LUT4 (Prop_lut4_I0_O)        0.324     0.829 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4/O
                         net (fo=4, routed)           0.849     1.678    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState[6]_i_4_n_0
    SLICE_X113Y8         LUT5 (Prop_lut5_I0_O)        0.360     2.038 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4/O
                         net (fo=1, routed)           0.433     2.471    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_4_n_0
    SLICE_X113Y8         LUT6 (Prop_lut6_I2_O)        0.326     2.797 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1/O
                         net (fo=5, routed)           0.331     3.129    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter[4]_i_1_n_0
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.700     8.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/C
                         clock pessimism              0.608     9.199    
                         clock uncertainty           -0.072     9.127    
    SLICE_X112Y9         FDCE (Setup_fdce_C_CE)      -0.169     8.958    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  5.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.691%)  route 0.103ns (42.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y9         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/Q
                         net (fo=33, routed)          0.103    -0.288    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg_n_0_[3]
    SLICE_X109Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.911    -0.769    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X109Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/C
                         clock pessimism              0.237    -0.532    
    SLICE_X109Y9         FDCE (Hold_fdce_C_D)         0.075    -0.457    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629    -0.543    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X108Y23        FDSE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y23        FDSE (Prop_fdse_C_Q)         0.164    -0.379 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.312    design_1_i/prbs_axis_master_32_0/U0/u_gen/p_0_in_0[1]
    SLICE_X108Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X108Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[1]/C
                         clock pessimism              0.240    -0.543    
    SLICE_X108Y23        FDRE (Hold_fdre_C_D)         0.060    -0.483    design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y7         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.267    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[6]
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[6]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X111Y8         FDCE (Hold_fdce_C_D)         0.072    -0.443    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[6]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.628    -0.544    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X109Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.272    design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg_n_0_[0]
    SLICE_X108Y24        LUT4 (Prop_lut4_I3_O)        0.048    -0.224 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt[3]_i_2_n_0
    SLICE_X108Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X108Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[3]/C
                         clock pessimism              0.253    -0.531    
    SLICE_X108Y24        FDRE (Hold_fdre_C_D)         0.131    -0.400    design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y7         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/Q
                         net (fo=2, routed)           0.123    -0.267    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[0]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X111Y8         FDCE (Hold_fdce_C_D)         0.070    -0.445    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.641    -0.531    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y7         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[4]/Q
                         net (fo=2, routed)           0.123    -0.267    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[4]
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y8         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[4]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X111Y8         FDCE (Hold_fdce_C_D)         0.070    -0.445    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdData_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.206%)  route 0.157ns (45.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.640    -0.532    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X109Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y7         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxVector_reg[15]/Q
                         net (fo=1, routed)           0.157    -0.234    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/p_1_in_0
    SLICE_X112Y6         LUT6 (Prop_lut6_I0_O)        0.045    -0.189 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxData_i_1/O
                         net (fo=1, routed)           0.000    -0.189    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxData_i_1_n_0
    SLICE_X112Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.913    -0.767    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg/C
                         clock pessimism              0.275    -0.492    
    SLICE_X112Y6         FDCE (Hold_fdce_C_D)         0.121    -0.371    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sTxData_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.628    -0.544    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X109Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.272    design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg_n_0_[0]
    SLICE_X108Y24        LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt[1]_i_1_n_0
    SLICE_X108Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X108Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[1]/C
                         clock pessimism              0.253    -0.531    
    SLICE_X108Y24        FDRE (Hold_fdre_C_D)         0.120    -0.411    design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629    -0.543    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X108Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y23        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[6]/Q
                         net (fo=2, routed)           0.073    -0.322    design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr[6]
    SLICE_X109Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.897    -0.783    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X109Y23        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[7]/C
                         clock pessimism              0.253    -0.530    
    SLICE_X109Y23        FDRE (Hold_fdre_C_D)         0.022    -0.508    design_1_i/prbs_axis_master_32_0/U0/u_gen/lfsr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.628    -0.544    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X109Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y24        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.268    design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg_n_0_[0]
    SLICE_X108Y24        LUT3 (Prop_lut3_I1_O)        0.045    -0.223 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt[2]_i_1_n_0
    SLICE_X108Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X108Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[2]/C
                         clock pessimism              0.253    -0.531    
    SLICE_X108Y24        FDRE (Hold_fdre_C_D)         0.121    -0.410    design_1_i/prbs_axis_master_32_0/U0/u_gen/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y16    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X113Y4     design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X107Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y9     design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y9     design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y9     design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y16    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y16    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y4     design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y4     design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X107Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X107Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y9     design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y9     design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y16    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X112Y16    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y4     design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y4     design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X107Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X107Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y9     design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y9     design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y10    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  DAC_InIO_Clk
  To Clock:  ZmodDAC_ClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[2]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.123ns  (logic 3.122ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 4.398 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.898     4.398    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y35         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         ODDR (Prop_oddr_C_Q)         0.472     4.870 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.871    dZmodDAC_Data_0_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         2.650     7.521 r  dZmodDAC_Data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.521    dZmodDAC_Data_0[2]
    AB22                                                              r  dZmodDAC_Data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[13]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.111ns  (logic 3.110ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y10         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[13]
    V13                  OBUF (Prop_obuf_I_O)         2.638     7.512 r  dZmodDAC_Data_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.512    dZmodDAC_Data_0[13]
    V13                                                               r  dZmodDAC_Data_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[0]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.119ns  (logic 3.118ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.888ns = ( 4.388 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.888     4.388    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y28         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         ODDR (Prop_oddr_C_Q)         0.472     4.860 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.861    dZmodDAC_Data_0_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         2.646     7.508 r  dZmodDAC_Data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.508    dZmodDAC_Data_0[0]
    Y19                                                               r  dZmodDAC_Data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.102ns  (logic 3.101ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 4.405 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.905     4.405    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.472     4.877 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.878    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         2.629     7.508 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.508    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.106ns  (logic 3.105ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         2.633     7.507 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.507    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[3]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.113ns  (logic 3.112ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.890ns = ( 4.390 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.890     4.390    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y29         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.472     4.862 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.863    dZmodDAC_Data_0_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         2.640     7.504 r  dZmodDAC_Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.504    dZmodDAC_Data_0[3]
    AB20                                                              r  dZmodDAC_Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.100ns  (logic 3.099ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         2.627     7.501 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.501    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.094ns  (logic 3.093ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 4.405 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.905     4.405    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.472     4.877 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.878    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         2.621     7.499 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.499    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.107ns  (logic 3.106ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.888ns = ( 4.388 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.888     4.388    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.472     4.860 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.861    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         2.634     7.495 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.495    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[6]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.098ns  (logic 3.097ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 9.079 - 5.000 ) 
    Source Clock Delay      (SCD):    1.894ns = ( 4.394 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.894     4.394    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y31         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y31         ODDR (Prop_oddr_C_Q)         0.472     4.866 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.867    dZmodDAC_Data_0_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         2.625     7.493 r  dZmodDAC_Data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.493    dZmodDAC_Data_0[6]
    Y21                                                               r  dZmodDAC_Data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668     6.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.411     7.079 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.080    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.000     9.079 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.079    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     9.079    
                         clock uncertainty           -0.191     8.888    
                         output delay                -0.250     8.638    
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  1.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[8]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.306ns  (logic 1.305ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y11         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y11         ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         1.128     9.438 r  dZmodDAC_Data_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.438    dZmodDAC_Data_0[8]
    V15                                                               r  dZmodDAC_Data_0[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.438    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[7]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.319ns  (logic 1.318ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 8.129 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629     8.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y32         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.177     8.306 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.307    dZmodDAC_Data_0_OBUF[7]
    Y20                  OBUF (Prop_obuf_I_O)         1.141     9.447 r  dZmodDAC_Data_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.447    dZmodDAC_Data_0[7]
    Y20                                                               r  dZmodDAC_Data_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.447    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[6]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.320ns  (logic 1.319ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 8.129 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629     8.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y31         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y31         ODDR (Prop_oddr_C_Q)         0.177     8.306 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.307    dZmodDAC_Data_0_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         1.142     9.449 r  dZmodDAC_Data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.449    dZmodDAC_Data_0[6]
    Y21                                                               r  dZmodDAC_Data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.449    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[4]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.323ns  (logic 1.322ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y25         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y25         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[4]
    AA18                 OBUF (Prop_obuf_I_O)         1.145     9.449 r  dZmodDAC_Data_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.449    dZmodDAC_Data_0[4]
    AA18                                                              r  dZmodDAC_Data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.449    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.316ns  (logic 1.315ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.635ns = ( 8.135 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.635     8.135    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.177     8.312 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.313    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         1.138     9.450 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.450    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.450    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[1]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.326ns  (logic 1.325ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y26         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[1]
    Y18                  OBUF (Prop_obuf_I_O)         1.148     9.452 r  dZmodDAC_Data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.452    dZmodDAC_Data_0[1]
    Y18                                                               r  dZmodDAC_Data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.452    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.321ns  (logic 1.320ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         1.143     9.454 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.454    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.454    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.329ns  (logic 1.328ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         1.151     9.454 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.454    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.454    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.324ns  (logic 1.323ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.635ns = ( 8.135 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.635     8.135    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.177     8.312 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.313    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         1.146     9.459 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.459    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.459    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIO
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIO fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.328ns  (logic 1.327ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 7.157 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         1.150     9.460 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.460    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIO fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     5.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.204     6.101 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     6.102    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         1.055     7.157 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     7.157    ZmodDAC_ClkIO_0
    W17                                                               f  ZmodDAC_ClkIO_0 (OUT)
                         clock pessimism              0.000     7.157    
                         clock uncertainty            0.191     7.348    
                         output delay                 1.200     8.548    
  -------------------------------------------------------------------
                         required time                         -8.548    
                         arrival time                           9.460    
  -------------------------------------------------------------------
                         slack                                  0.912    





---------------------------------------------------------------------------------------------------
From Clock:  DAC_InIO_Clk
  To Clock:  ZmodDAC_ClkIn

Setup :            0  Failing Endpoints,  Worst Slack        1.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[2]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.123ns  (logic 3.122ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.898ns = ( 4.398 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.898     4.398    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y35         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         ODDR (Prop_oddr_C_Q)         0.472     4.870 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[2].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.871    dZmodDAC_Data_0_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         2.650     7.521 r  dZmodDAC_Data_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.521    dZmodDAC_Data_0[2]
    AB22                                                              r  dZmodDAC_Data_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[13]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.111ns  (logic 3.110ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y10         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y10         ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[13].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[13]
    V13                  OBUF (Prop_obuf_I_O)         2.638     7.512 r  dZmodDAC_Data_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.512    dZmodDAC_Data_0[13]
    V13                                                               r  dZmodDAC_Data_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[0]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.119ns  (logic 3.118ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.888ns = ( 4.388 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.888     4.388    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y28         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         ODDR (Prop_oddr_C_Q)         0.472     4.860 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[0].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.861    dZmodDAC_Data_0_OBUF[0]
    Y19                  OBUF (Prop_obuf_I_O)         2.646     7.508 r  dZmodDAC_Data_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.508    dZmodDAC_Data_0[0]
    Y19                                                               r  dZmodDAC_Data_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.102ns  (logic 3.101ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 4.405 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.905     4.405    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.472     4.877 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.878    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         2.629     7.508 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.508    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.106ns  (logic 3.105ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         2.633     7.507 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.507    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[3]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.113ns  (logic 3.112ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.890ns = ( 4.390 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.890     4.390    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y29         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         ODDR (Prop_oddr_C_Q)         0.472     4.862 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[3].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.863    dZmodDAC_Data_0_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         2.640     7.504 r  dZmodDAC_Data_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.504    dZmodDAC_Data_0[3]
    AB20                                                              r  dZmodDAC_Data_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.100ns  (logic 3.099ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.901ns = ( 4.401 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.901     4.401    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.472     4.873 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.874    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         2.627     7.501 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.501    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.094ns  (logic 3.093ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 4.405 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.905     4.405    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.472     4.877 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.878    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         2.621     7.499 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.499    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.107ns  (logic 3.106ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.888ns = ( 4.388 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.888     4.388    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.472     4.860 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.861    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         2.634     7.495 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.495    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[6]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        3.098ns  (logic 3.097ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.250ns
  Clock Path Skew:        2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    1.894ns = ( 4.394 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.894     4.394    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y31         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y31         ODDR (Prop_oddr_C_Q)         0.472     4.866 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     4.867    dZmodDAC_Data_0_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         2.625     7.493 r  dZmodDAC_Data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.493    dZmodDAC_Data_0[6]
    Y21                                                               r  dZmodDAC_Data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     6.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.411     7.081 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.082    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.040     9.122 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.122    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     9.122    
                         clock uncertainty           -0.191     8.931    
                         output delay                -0.250     8.681    
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  1.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[8]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.306ns  (logic 1.305ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y11         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y11         ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[8].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         1.128     9.438 r  dZmodDAC_Data_0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.438    dZmodDAC_Data_0[8]
    V15                                                               r  dZmodDAC_Data_0[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.438    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[7]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.319ns  (logic 1.318ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 8.129 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629     8.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y32         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.177     8.306 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[7].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.307    dZmodDAC_Data_0_OBUF[7]
    Y20                  OBUF (Prop_obuf_I_O)         1.141     9.447 r  dZmodDAC_Data_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.447    dZmodDAC_Data_0[7]
    Y20                                                               r  dZmodDAC_Data_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.447    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[6]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.320ns  (logic 1.319ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.629ns = ( 8.129 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629     8.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y31         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y31         ODDR (Prop_oddr_C_Q)         0.177     8.306 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[6].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.307    dZmodDAC_Data_0_OBUF[6]
    Y21                  OBUF (Prop_obuf_I_O)         1.142     9.449 r  dZmodDAC_Data_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.449    dZmodDAC_Data_0[6]
    Y21                                                               r  dZmodDAC_Data_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.449    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[4]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.323ns  (logic 1.322ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y25         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y25         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[4].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[4]
    AA18                 OBUF (Prop_obuf_I_O)         1.145     9.449 r  dZmodDAC_Data_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.449    dZmodDAC_Data_0[4]
    AA18                                                              r  dZmodDAC_Data_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.449    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[10]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.316ns  (logic 1.315ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.635ns = ( 8.135 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.635     8.135    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y1          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y1          ODDR (Prop_oddr_C_Q)         0.177     8.312 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[10].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.313    dZmodDAC_Data_0_OBUF[10]
    AB15                 OBUF (Prop_obuf_I_O)         1.138     9.450 r  dZmodDAC_Data_0_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.450    dZmodDAC_Data_0[10]
    AB15                                                              r  dZmodDAC_Data_0[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.450    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[1]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.326ns  (logic 1.325ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y26         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[1].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[1]
    Y18                  OBUF (Prop_obuf_I_O)         1.148     9.452 r  dZmodDAC_Data_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.452    dZmodDAC_Data_0[1]
    Y18                                                               r  dZmodDAC_Data_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.452    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[9]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.321ns  (logic 1.320ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y12         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y12         ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[9].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[9]
    V14                  OBUF (Prop_obuf_I_O)         1.143     9.454 r  dZmodDAC_Data_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.454    dZmodDAC_Data_0[9]
    V14                                                               r  dZmodDAC_Data_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.454    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[5]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.329ns  (logic 1.328ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.626ns = ( 8.126 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.626     8.126    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y27         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         ODDR (Prop_oddr_C_Q)         0.177     8.303 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[5].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.304    dZmodDAC_Data_0_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         1.151     9.454 r  dZmodDAC_Data_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.454    dZmodDAC_Data_0[5]
    AA19                                                              r  dZmodDAC_Data_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.454    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[11]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.324ns  (logic 1.323ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.635ns = ( 8.135 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.635     8.135    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y2          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          ODDR (Prop_oddr_C_Q)         0.177     8.312 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[11].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.313    dZmodDAC_Data_0_OBUF[11]
    AB14                 OBUF (Prop_obuf_I_O)         1.146     9.459 r  dZmodDAC_Data_0_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.459    dZmodDAC_Data_0[11]
    AB14                                                              r  dZmodDAC_Data_0[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.459    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            dZmodDAC_Data_0[12]
                            (output port clocked by ZmodDAC_ClkIn  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ZmodDAC_ClkIn
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.500ns  (ZmodDAC_ClkIn fall@5.000ns - DAC_InIO_Clk fall@7.500ns)
  Data Path Delay:        1.328ns  (logic 1.327ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.200ns
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 7.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.633ns = ( 8.133 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk fall edge)
                                                      7.500     7.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.633     8.133    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    OLOGIC_X1Y9          ODDR                                         f  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y9          ODDR (Prop_oddr_C_Q)         0.177     8.310 r  design_1_i/ZmodAWGController_0/U0/ForDAC_Data[12].InstDataODDR/Q
                         net (fo=1, routed)           0.001     8.311    dZmodDAC_Data_0_OBUF[12]
    W13                  OBUF (Prop_obuf_I_O)         1.150     9.460 r  dZmodDAC_Data_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.460    dZmodDAC_Data_0[12]
    W13                                                               r  dZmodDAC_Data_0[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZmodDAC_ClkIn fall edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     5.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.204     6.102 f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     6.103    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         1.096     7.199 f  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     7.199    ZmodDAC_ClkIn_0
    W16                                                               f  ZmodDAC_ClkIn_0 (OUT)
                         clock pessimism              0.000     7.199    
                         clock uncertainty            0.191     7.390    
                         output delay                 1.200     8.590    
  -------------------------------------------------------------------
                         required time                         -8.590    
                         arrival time                           9.460    
  -------------------------------------------------------------------
                         slack                                  0.870    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  DAC_InIO_Clk

Setup :            0  Failing Endpoints,  Worst Slack        3.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.160ns (31.910%)  route 0.341ns (68.090%))
  Logic Levels:           0  
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 3.131 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.160    -0.624 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.341    -0.282    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[9]
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
                         clock pessimism              0.255     3.386    
                         clock uncertainty           -0.072     3.314    
    SLICE_X106Y22        FDCE (Setup_fdce_C_D)       -0.073     3.241    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]
  -------------------------------------------------------------------
                         required time                          3.241    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.175ns (32.387%)  route 0.365ns (67.613%))
  Logic Levels:           0  
  Clock Path Skew:        1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 3.129 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.175    -0.609 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/Q
                         net (fo=4, routed)           0.365    -0.243    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[6]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]/C
                         clock pessimism              0.255     3.384    
                         clock uncertainty           -0.072     3.312    
    SLICE_X106Y23        FDCE (Setup_fdce_C_D)       -0.019     3.293    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[4]
  -------------------------------------------------------------------
                         required time                          3.293    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.160ns (33.891%)  route 0.312ns (66.109%))
  Logic Levels:           0  
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 3.131 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.160    -0.624 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.312    -0.312    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[3]
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
                         clock pessimism              0.255     3.386    
                         clock uncertainty           -0.072     3.314    
    SLICE_X107Y21        FDCE (Setup_fdce_C_D)       -0.087     3.227    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]
  -------------------------------------------------------------------
                         required time                          3.227    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.160ns (33.476%)  route 0.318ns (66.524%))
  Logic Levels:           0  
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 3.131 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.160    -0.624 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.318    -0.306    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[5]
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
                         clock pessimism              0.255     3.386    
                         clock uncertainty           -0.072     3.314    
    SLICE_X106Y21        FDCE (Setup_fdce_C_D)       -0.073     3.241    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]
  -------------------------------------------------------------------
                         required time                          3.241    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.160ns (37.622%)  route 0.265ns (62.378%))
  Logic Levels:           0  
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 3.131 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.160    -0.624 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.265    -0.358    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[10]
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                         clock pessimism              0.255     3.386    
                         clock uncertainty           -0.072     3.314    
    SLICE_X106Y22        FDCE (Setup_fdce_C_D)       -0.077     3.237    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]
  -------------------------------------------------------------------
                         required time                          3.237    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.175ns (37.228%)  route 0.295ns (62.772%))
  Logic Levels:           0  
  Clock Path Skew:        1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 3.129 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.175    -0.609 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/Q
                         net (fo=4, routed)           0.295    -0.314    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[7]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
                         clock pessimism              0.255     3.384    
                         clock uncertainty           -0.072     3.312    
    SLICE_X106Y23        FDCE (Setup_fdce_C_D)       -0.004     3.308    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]
  -------------------------------------------------------------------
                         required time                          3.308    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.160ns (41.068%)  route 0.230ns (58.932%))
  Logic Levels:           0  
  Clock Path Skew:        1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 3.129 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.160    -0.624 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.230    -0.394    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[12]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
                         clock pessimism              0.255     3.384    
                         clock uncertainty           -0.072     3.312    
    SLICE_X106Y23        FDCE (Setup_fdce_C_D)       -0.082     3.230    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]
  -------------------------------------------------------------------
                         required time                          3.230    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.160ns (40.967%)  route 0.231ns (59.033%))
  Logic Levels:           0  
  Clock Path Skew:        1.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.631ns = ( 3.131 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.160    -0.624 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.231    -0.393    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[4]
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/C
                         clock pessimism              0.255     3.386    
                         clock uncertainty           -0.072     3.314    
    SLICE_X107Y21        FDCE (Setup_fdce_C_D)       -0.082     3.232    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]
  -------------------------------------------------------------------
                         required time                          3.232    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.175ns (44.702%)  route 0.216ns (55.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 3.129 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.175    -0.609 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/Q
                         net (fo=4, routed)           0.216    -0.392    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[11]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
                         clock pessimism              0.255     3.384    
                         clock uncertainty           -0.072     3.312    
    SLICE_X106Y23        FDCE (Setup_fdce_C_D)        0.000     3.312    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]
  -------------------------------------------------------------------
                         required time                          3.312    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.175ns (50.851%)  route 0.169ns (49.148%))
  Logic Levels:           0  
  Clock Path Skew:        1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 3.129 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.896    -0.784    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.175    -0.609 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/Q
                         net (fo=1, routed)           0.169    -0.440    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[13]
    SLICE_X107Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.629     3.129    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                         clock pessimism              0.255     3.384    
                         clock uncertainty           -0.072     3.312    
    SLICE_X107Y23        FDCE (Setup_fdce_C_D)       -0.005     3.307    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]
  -------------------------------------------------------------------
                         required time                          3.307    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  3.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.754ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.649ns  (logic 0.367ns (56.585%)  route 0.282ns (43.415%))
  Logic Levels:           0  
  Clock Path Skew:        3.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.689     8.580    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X106Y20        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y20        FDRE (Prop_fdre_C_Q)         0.367     8.947 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[2]/Q
                         net (fo=1, routed)           0.282     9.228    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[2]
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.867     4.367    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]/C
                         clock pessimism             -0.156     4.211    
                         clock uncertainty            0.072     4.283    
    SLICE_X107Y21        FDCE (Hold_fdce_C_D)         0.191     4.474    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.474    
                         arrival time                           9.228    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.761ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.683     8.574    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.367     8.941 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/Q
                         net (fo=4, routed)           0.278     9.219    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[8]
    SLICE_X107Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]/C
                         clock pessimism             -0.156     4.207    
                         clock uncertainty            0.072     4.279    
    SLICE_X107Y23        FDCE (Hold_fdce_C_D)         0.179     4.458    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.458    
                         arrival time                           9.219    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.866ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.762ns  (logic 0.367ns (48.154%)  route 0.395ns (51.846%))
  Logic Levels:           0  
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.683     8.574    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.367     8.941 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[13]/Q
                         net (fo=1, routed)           0.395     9.336    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[13]
    SLICE_X107Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]/C
                         clock pessimism             -0.156     4.207    
                         clock uncertainty            0.072     4.279    
    SLICE_X107Y23        FDCE (Hold_fdce_C_D)         0.191     4.470    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.470    
                         arrival time                           9.336    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.915ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.817ns  (logic 0.367ns (44.894%)  route 0.450ns (55.106%))
  Logic Levels:           0  
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.683     8.574    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.367     8.941 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/Q
                         net (fo=4, routed)           0.450     9.391    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[11]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]/C
                         clock pessimism             -0.156     4.207    
                         clock uncertainty            0.072     4.279    
    SLICE_X106Y23        FDCE (Hold_fdce_C_D)         0.197     4.476    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.476    
                         arrival time                           9.391    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.999ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.764ns  (logic 0.337ns (44.135%)  route 0.427ns (55.865%))
  Logic Levels:           0  
  Clock Path Skew:        3.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.683     8.574    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.337     8.911 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.427     9.337    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[4]
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.867     4.367    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]/C
                         clock pessimism             -0.156     4.211    
                         clock uncertainty            0.072     4.283    
    SLICE_X107Y21        FDCE (Hold_fdce_C_D)         0.055     4.338    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           9.337    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.045ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.802ns  (logic 0.337ns (42.041%)  route 0.465ns (57.959%))
  Logic Levels:           0  
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.683     8.574    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.337     8.911 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.465     9.375    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[12]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]/C
                         clock pessimism             -0.156     4.207    
                         clock uncertainty            0.072     4.279    
    SLICE_X106Y23        FDCE (Hold_fdce_C_D)         0.051     4.330    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.330    
                         arrival time                           9.375    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.085ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.984ns  (logic 0.367ns (37.294%)  route 0.617ns (62.706%))
  Logic Levels:           0  
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.363 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.683     8.574    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.367     8.941 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[11]/Q
                         net (fo=4, routed)           0.617     9.558    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[7]
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.863     4.363    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]/C
                         clock pessimism             -0.156     4.207    
                         clock uncertainty            0.072     4.279    
    SLICE_X106Y23        FDCE (Hold_fdce_C_D)         0.194     4.473    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.473    
                         arrival time                           9.558    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.137ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.881ns  (logic 0.337ns (38.240%)  route 0.544ns (61.760%))
  Logic Levels:           0  
  Clock Path Skew:        3.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 4.364 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.683     8.574    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.337     8.911 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.544     9.455    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[10]
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                         clock pessimism             -0.156     4.208    
                         clock uncertainty            0.072     4.280    
    SLICE_X106Y22        FDCE (Hold_fdce_C_D)         0.038     4.318    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           9.455    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.180ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.939ns  (logic 0.337ns (35.891%)  route 0.602ns (64.109%))
  Logic Levels:           0  
  Clock Path Skew:        3.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.683     8.574    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.337     8.911 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.602     9.513    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[5]
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.867     4.367    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]/C
                         clock pessimism             -0.156     4.211    
                         clock uncertainty            0.072     4.283    
    SLICE_X106Y21        FDCE (Hold_fdce_C_D)         0.050     4.333    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           9.513    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.185ns  (arrival time - required time)
  Source:                 design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             DAC_InIO_Clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.500ns  (DAC_InIO_Clk rise@2.500ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.933ns  (logic 0.337ns (36.116%)  route 0.596ns (63.884%))
  Logic Levels:           0  
  Clock Path Skew:        3.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 4.367 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.426ns = ( 8.574 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.683     8.574    design_1_i/prbs_axis_master_32_0/U0/u_gen/clk
    SLICE_X107Y24        FDRE                                         r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDRE (Prop_fdre_C_Q)         0.337     8.911 r  design_1_i/prbs_axis_master_32_0/U0/u_gen/code_u_reg[12]/Q
                         net (fo=6, routed)           0.596     9.507    design_1_i/ZmodAWGController_0/U0/cDataAxisTdata[3]
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.867     4.367    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X107Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]/C
                         clock pessimism             -0.156     4.211    
                         clock uncertainty            0.072     4.283    
    SLICE_X107Y21        FDCE (Hold_fdce_C_D)         0.039     4.322    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.322    
                         arrival time                           9.507    
  -------------------------------------------------------------------
                         slack                                  5.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DAC_Clk
  To Clock:  DAC_Clk

Setup :            0  Failing Endpoints,  Worst Slack        7.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.138ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (recovery check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_Clk rise@10.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.718ns (29.816%)  route 1.690ns (70.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 11.668 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.865     1.865    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y22        FDCE (Prop_fdce_C_Q)         0.419     2.284 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     3.133    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.299     3.432 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.841     4.273    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.668    11.668    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism              0.115    11.782    
                         clock uncertainty           -0.071    11.711    
    OLOGIC_X1Y24         ODDR (Recov_oddr_C_R)       -0.300    11.411    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                          -4.273    
  -------------------------------------------------------------------
                         slack                                  7.138    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_Clk rise@10.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.718ns (33.728%)  route 1.411ns (66.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 11.670 - 10.000 ) 
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.865     1.865    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y22        FDCE (Prop_fdce_C_Q)         0.419     2.284 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     3.133    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.299     3.432 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.562     3.994    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670    11.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism              0.115    11.784    
                         clock uncertainty           -0.071    11.713    
    OLOGIC_X1Y22         ODDR (Recov_oddr_C_R)       -0.300    11.413    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  7.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_Clk rise@0.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.227ns (29.916%)  route 0.532ns (70.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.632     0.632    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y22        FDCE (Prop_fdce_C_Q)         0.128     0.760 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     1.042    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.099     1.141 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.249     1.390    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     0.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                         clock pessimism             -0.233     0.665    
    OLOGIC_X1Y22         ODDR (Remov_oddr_C_R)        0.000     0.665    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
                            (removal check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_Clk rise@0.000ns - DAC_Clk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.227ns (26.150%)  route 0.641ns (73.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.632     0.632    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y22        FDCE (Prop_fdce_C_Q)         0.128     0.760 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     1.042    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.099     1.141 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.358     1.500    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.897     0.897    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                         clock pessimism             -0.233     0.664    
    OLOGIC_X1Y24         ODDR (Remov_oddr_C_R)        0.000     0.664    design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.836    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DAC_InIO_Clk
  To Clock:  DAC_InIO_Clk

Setup :            0  Failing Endpoints,  Worst Slack        6.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.737ns  (logic 0.718ns (26.228%)  route 2.019ns (73.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 14.187 - 12.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.171     7.111    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X110Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.687    14.187    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X110Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]/C
                         clock pessimism              0.155    14.342    
                         clock uncertainty           -0.071    14.271    
    SLICE_X110Y23        FDCE (Recov_fdce_C_CLR)     -0.405    13.866    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[14]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[8]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.737ns  (logic 0.718ns (26.228%)  route 2.019ns (73.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 14.187 - 12.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.171     7.111    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X110Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.687    14.187    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X110Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[8]/C
                         clock pessimism              0.155    14.342    
                         clock uncertainty           -0.071    14.271    
    SLICE_X110Y23        FDCE (Recov_fdce_C_CLR)     -0.405    13.866    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[8]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.741ns  (logic 0.718ns (26.193%)  route 2.023ns (73.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.175     7.115    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X108Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X108Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]/C
                         clock pessimism              0.115    14.303    
                         clock uncertainty           -0.071    14.232    
    SLICE_X108Y21        FDCE (Recov_fdce_C_CLR)     -0.319    13.913    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[10]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.741ns  (logic 0.718ns (26.193%)  route 2.023ns (73.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.175     7.115    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X108Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X108Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]/C
                         clock pessimism              0.115    14.303    
                         clock uncertainty           -0.071    14.232    
    SLICE_X108Y21        FDCE (Recov_fdce_C_CLR)     -0.319    13.913    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[13]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.741ns  (logic 0.718ns (26.193%)  route 2.023ns (73.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.175     7.115    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X108Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X108Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[13]/C
                         clock pessimism              0.115    14.303    
                         clock uncertainty           -0.071    14.232    
    SLICE_X108Y21        FDCE (Recov_fdce_C_CLR)     -0.319    13.913    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[3]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.741ns  (logic 0.718ns (26.193%)  route 2.023ns (73.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.175     7.115    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X108Y21        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X108Y21        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[3]/C
                         clock pessimism              0.115    14.303    
                         clock uncertainty           -0.071    14.232    
    SLICE_X108Y21        FDCE (Recov_fdce_C_CLR)     -0.319    13.913    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.599ns  (logic 0.718ns (27.625%)  route 1.881ns (72.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.032     6.973    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X110Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X110Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]/C
                         clock pessimism              0.155    14.343    
                         clock uncertainty           -0.071    14.272    
    SLICE_X110Y22        FDCE (Recov_fdce_C_CLR)     -0.405    13.867    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.599ns  (logic 0.718ns (27.625%)  route 1.881ns (72.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.032     6.973    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X110Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X110Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]/C
                         clock pessimism              0.155    14.343    
                         clock uncertainty           -0.071    14.272    
    SLICE_X110Y22        FDCE (Recov_fdce_C_CLR)     -0.405    13.867    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[6]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.599ns  (logic 0.718ns (27.625%)  route 1.881ns (72.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.032     6.973    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X110Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X110Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[6]/C
                         clock pessimism              0.155    14.343    
                         clock uncertainty           -0.071    14.272    
    SLICE_X110Y22        FDCE (Recov_fdce_C_CLR)     -0.405    13.867    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[9]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (DAC_InIO_Clk rise@12.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        2.599ns  (logic 0.718ns (27.625%)  route 1.881ns (72.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 14.188 - 12.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          1.032     6.973    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X110Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.688    14.188    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X110Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[9]/C
                         clock pessimism              0.155    14.343    
                         clock uncertainty           -0.071    14.272    
    SLICE_X110Y22        FDCE (Recov_fdce_C_CLR)     -0.405    13.867    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         13.867    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  6.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.802ns  (logic 0.227ns (28.305%)  route 0.575ns (71.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.292     3.939    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X107Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]/C
                         clock pessimism             -0.233     3.166    
    SLICE_X107Y22        FDCE (Remov_fdce_C_CLR)     -0.092     3.074    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[14]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.802ns  (logic 0.227ns (28.305%)  route 0.575ns (71.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.292     3.939    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X107Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[14]/C
                         clock pessimism             -0.233     3.166    
    SLICE_X107Y22        FDCE (Remov_fdce_C_CLR)     -0.092     3.074    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.806ns  (logic 0.227ns (28.152%)  route 0.579ns (71.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.297     3.943    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]/C
                         clock pessimism             -0.233     3.166    
    SLICE_X106Y22        FDCE (Remov_fdce_C_CLR)     -0.092     3.074    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.806ns  (logic 0.227ns (28.152%)  route 0.579ns (71.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.297     3.943    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]/C
                         clock pessimism             -0.233     3.166    
    SLICE_X106Y22        FDCE (Remov_fdce_C_CLR)     -0.092     3.074    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.806ns  (logic 0.227ns (28.152%)  route 0.579ns (71.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.297     3.943    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]/C
                         clock pessimism             -0.233     3.166    
    SLICE_X106Y22        FDCE (Remov_fdce_C_CLR)     -0.092     3.074    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.806ns  (logic 0.227ns (28.152%)  route 0.579ns (71.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.297     3.943    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]/C
                         clock pessimism             -0.233     3.166    
    SLICE_X106Y22        FDCE (Remov_fdce_C_CLR)     -0.092     3.074    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.806ns  (logic 0.227ns (28.152%)  route 0.579ns (71.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.297     3.943    design_1_i/ZmodAWGController_0/U0/InstSamplingReset_n_0
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]/C
                         clock pessimism             -0.233     3.166    
    SLICE_X106Y22        FDCE (Remov_fdce_C_CLR)     -0.092     3.074    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.806ns  (logic 0.227ns (28.152%)  route 0.579ns (71.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.297     3.943    design_1_i/ZmodAWGController_0/U0/InstSamplingReset_n_0
    SLICE_X106Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/DAC_InIO_Clk
    SLICE_X106Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]/C
                         clock pessimism             -0.233     3.166    
    SLICE_X106Y22        FDCE (Remov_fdce_C_CLR)     -0.092     3.074    design_1_i/ZmodAWGController_0/U0/cCh2In_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.943    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.848ns  (logic 0.227ns (26.770%)  route 0.621ns (73.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 3.397 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.338     3.985    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/AR[0]
    SLICE_X107Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.897     3.397    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/DAC_InIO_Clk
    SLICE_X107Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]/C
                         clock pessimism             -0.233     3.164    
    SLICE_X107Y23        FDCE (Remov_fdce_C_CLR)     -0.092     3.072    design_1_i/ZmodAWGController_0/U0/InstCh1DAC_Calibration/cCalibDataOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.985    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_InIO_Clk rise@2.500ns - DAC_InIO_Clk rise@2.500ns)
  Data Path Delay:        0.848ns  (logic 0.227ns (26.770%)  route 0.621ns (73.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 3.397 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.338     3.985    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/AR[0]
    SLICE_X107Y23        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.897     3.397    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/DAC_InIO_Clk
    SLICE_X107Y23        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]/C
                         clock pessimism             -0.233     3.164    
    SLICE_X107Y23        FDCE (Remov_fdce_C_CLR)     -0.092     3.072    design_1_i/ZmodAWGController_0/U0/InstCh2DAC_Calibration/cCalibDataOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.985    
  -------------------------------------------------------------------
                         slack                                  0.913    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.715ns (21.195%)  route 2.658ns (78.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419    -0.363 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.689     0.326    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.296     0.622 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         1.969     2.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.701     8.592    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[4]/C
                         clock pessimism              0.608     9.200    
                         clock uncertainty           -0.072     9.128    
    SLICE_X112Y7         FDCE (Recov_fdce_C_CLR)     -0.361     8.767    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[4]
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.715ns (21.268%)  route 2.647ns (78.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419    -0.363 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.689     0.326    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.296     0.622 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         1.957     2.579    design_1_i/ZmodAWGController_0/U0/InstSysReset_n_2
    SLICE_X113Y4         FDPE                                         f  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.702     8.593    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y4         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
                         clock pessimism              0.608     9.201    
                         clock uncertainty           -0.072     9.129    
    SLICE_X113Y4         FDPE (Recov_fdpe_C_PRE)     -0.359     8.770    design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.715ns (21.195%)  route 2.658ns (78.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419    -0.363 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.689     0.326    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.296     0.622 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         1.969     2.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.701     8.592    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]/C
                         clock pessimism              0.608     9.200    
                         clock uncertainty           -0.072     9.128    
    SLICE_X112Y7         FDCE (Recov_fdce_C_CLR)     -0.319     8.809    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.715ns (21.195%)  route 2.658ns (78.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 8.592 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419    -0.363 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.689     0.326    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.296     0.622 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         1.969     2.591    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y7         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.701     8.592    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]/C
                         clock pessimism              0.608     9.200    
                         clock uncertainty           -0.072     9.128    
    SLICE_X112Y7         FDCE (Recov_fdce_C_CLR)     -0.319     8.809    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/FSM_onehot_sCurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.715ns (22.102%)  route 2.520ns (77.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419    -0.363 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.689     0.326    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.296     0.622 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         1.831     2.453    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X113Y6         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.702     8.593    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[0]/C
                         clock pessimism              0.608     9.201    
                         clock uncertainty           -0.072     9.129    
    SLICE_X113Y6         FDCE (Recov_fdce_C_CLR)     -0.405     8.724    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.715ns (22.102%)  route 2.520ns (77.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419    -0.363 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.689     0.326    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.296     0.622 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         1.831     2.453    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X113Y6         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.702     8.593    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[1]/C
                         clock pessimism              0.608     9.201    
                         clock uncertainty           -0.072     9.129    
    SLICE_X113Y6         FDCE (Recov_fdce_C_CLR)     -0.405     8.724    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.715ns (22.102%)  route 2.520ns (77.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419    -0.363 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.689     0.326    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.296     0.622 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         1.831     2.453    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X113Y6         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.702     8.593    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[2]/C
                         clock pessimism              0.608     9.201    
                         clock uncertainty           -0.072     9.129    
    SLICE_X113Y6         FDCE (Recov_fdce_C_CLR)     -0.405     8.724    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.715ns (22.102%)  route 2.520ns (77.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419    -0.363 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.689     0.326    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.296     0.622 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         1.831     2.453    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X113Y6         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.702     8.593    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                         clock pessimism              0.608     9.201    
                         clock uncertainty           -0.072     9.129    
    SLICE_X113Y6         FDCE (Recov_fdce_C_CLR)     -0.405     8.724    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.715ns (22.102%)  route 2.520ns (77.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419    -0.363 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.689     0.326    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.296     0.622 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         1.831     2.453    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X113Y6         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.702     8.593    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                         clock pessimism              0.608     9.201    
                         clock uncertainty           -0.072     9.129    
    SLICE_X113Y6         FDCE (Recov_fdce_C_CLR)     -0.405     8.724    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.715ns (22.102%)  route 2.520ns (77.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 8.593 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419    -0.363 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.689     0.326    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.296     0.622 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         1.831     2.453    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y6         FDPE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    D18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440    11.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.787 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.799    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.890 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.702     8.593    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y6         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg/C
                         clock pessimism              0.608     9.201    
                         clock uncertainty           -0.072     9.129    
    SLICE_X112Y6         FDPE (Recov_fdpe_C_PRE)     -0.361     8.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sBusy_reg
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                  6.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.226ns (37.566%)  route 0.376ns (62.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637    -0.535    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.242    -0.165    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.098    -0.067 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.133     0.066    design_1_i/ZmodAWGController_0/U0/InstSysReset_n_2
    SLICE_X112Y16        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.906    -0.774    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X112Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                         clock pessimism              0.252    -0.522    
    SLICE_X112Y16        FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.226ns (31.322%)  route 0.496ns (68.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637    -0.535    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.242    -0.165    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.098    -0.067 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.253     0.186    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y9         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X112Y9         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.226ns (31.322%)  route 0.496ns (68.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637    -0.535    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.242    -0.165    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.098    -0.067 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.253     0.186    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y9         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X112Y9         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.226ns (31.322%)  route 0.496ns (68.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637    -0.535    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.242    -0.165    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.098    -0.067 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.253     0.186    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y9         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X112Y9         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.226ns (31.322%)  route 0.496ns (68.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637    -0.535    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.242    -0.165    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.098    -0.067 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.253     0.186    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y9         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X112Y9         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.226ns (31.322%)  route 0.496ns (68.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637    -0.535    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.242    -0.165    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.098    -0.067 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.253     0.186    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]_0
    SLICE_X112Y9         FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y9         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]/C
                         clock pessimism              0.253    -0.515    
    SLICE_X112Y9         FDCE (Remov_fdce_C_CLR)     -0.067    -0.582    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.226ns (29.093%)  route 0.551ns (70.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637    -0.535    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.242    -0.165    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.098    -0.067 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.308     0.242    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X108Y10        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.910    -0.770    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]/C
                         clock pessimism              0.275    -0.495    
    SLICE_X108Y10        FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[2]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.226ns (29.093%)  route 0.551ns (70.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637    -0.535    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.242    -0.165    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.098    -0.067 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.308     0.242    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X108Y10        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.910    -0.770    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]/C
                         clock pessimism              0.275    -0.495    
    SLICE_X108Y10        FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[5]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.226ns (29.093%)  route 0.551ns (70.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637    -0.535    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.242    -0.165    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.098    -0.067 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.308     0.242    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X108Y10        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.910    -0.770    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[6]/C
                         clock pessimism              0.275    -0.495    
    SLICE_X108Y10        FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[6]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.226ns (29.093%)  route 0.551ns (70.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637    -0.535    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.242    -0.165    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.098    -0.067 f  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/sInitDoneDAC_i_2/O
                         net (fo=109, routed)         0.308     0.242    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/sCounter_reg[4]
    SLICE_X108Y10        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.910    -0.770    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/SysClk100
    SLICE_X108Y10        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[7]/C
                         clock pessimism              0.275    -0.495    
    SLICE_X108Y10        FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/FSM_onehot_sCurrentState_reg[7]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.804    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DAC_Clk
  To Clock:  DAC_Clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (recovery check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.129ns  (logic 0.718ns (33.728%)  route 1.411ns (66.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.865     1.865    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y22        FDCE (Prop_fdce_C_Q)         0.419     2.284 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     3.133    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.299     3.432 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.562     3.994    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.670     1.670    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.865     1.865    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y22        FDCE (Prop_fdce_C_Q)         0.456     2.321 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     2.511    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.688     1.688    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.632     0.632    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y22        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.828    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.900     0.900    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
                            (removal check against rising-edge clock DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.227ns (29.916%)  route 0.532ns (70.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.632     0.632    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/DAC_Clk
    SLICE_X113Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y22        FDCE (Prop_fdce_C_Q)         0.128     0.760 r  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     1.042    design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y22        LUT1 (Prop_lut1_I0_O)        0.099     1.141 f  design_1_i/ZmodAWGController_0/U0/InstDacClkReset/SyncAsyncx/InstDAC_ClkIO_ODDR_i_1/O
                         net (fo=2, routed)           0.249     1.390    design_1_i/ZmodAWGController_0/U0/R
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.898     0.898    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DAC_InIO_Clk
  To Clock:  DAC_InIO_Clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.290ns  (logic 0.718ns (31.354%)  route 1.572ns (68.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 4.186 - 2.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.723     6.664    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X107Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.686     4.186    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (recovery check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.290ns  (logic 0.718ns (31.354%)  route 1.572ns (68.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 4.186 - 2.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.419     4.793 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.849     5.642    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.299     5.941 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.723     6.664    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X107Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.686     4.186    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.456ns (54.600%)  route 0.379ns (45.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 4.186 - 2.500 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 4.364 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.864     4.364    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDCE (Prop_fdce_C_Q)         0.456     4.820 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.379     5.199    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.686     4.186    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 4.195 - 2.500 ) 
    Source Clock Delay      (SCD):    1.874ns = ( 4.374 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874     4.374    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.456     4.830 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     5.020    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.695     4.195    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns = ( 3.406 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.141     3.278 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     3.333    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.906     3.406    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.631ns = ( 3.131 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.631     3.131    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDCE (Prop_fdce_C_Q)         0.141     3.272 r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.116     3.388    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.227ns (28.305%)  route 0.575ns (71.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.292     3.939    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X107Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
                            (removal check against rising-edge clock DAC_InIO_Clk  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.227ns (28.305%)  route 0.575ns (71.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 3.399 - 2.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637     3.137    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/DAC_InIO_Clk
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.128     3.265 r  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.283     3.547    design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]
    SLICE_X113Y16        LUT1 (Prop_lut1_I0_O)        0.099     3.646 f  design_1_i/ZmodAWGController_0/U0/InstSamplingReset/SyncAsyncx/oSyncStages[1]_i_1/O
                         net (fo=43, routed)          0.292     3.939    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/AR[0]
    SLICE_X107Y22        FDCE                                         f  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DAC_InIO_Clk rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.899     3.399    design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/DAC_InIO_Clk
    SLICE_X107Y22        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstTestModeSync/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190    -0.137    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.695    -1.414    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -1.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.695    -1.414    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDCE (Prop_fdce_C_Q)         0.367    -1.047 r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.159    -0.888    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/SysClk100
    SLICE_X113Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstSysReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DAC_Clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIn_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.646ns  (logic 2.645ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk fall edge)    5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.888     6.888    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.472     7.360 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     7.361    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         2.173     9.534 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     9.534    ZmodDAC_ClkIn_0
    W16                                                               r  ZmodDAC_ClkIn_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                            (falling edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.605ns  (logic 2.604ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk fall edge)    5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           1.886     6.886    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         f  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.472     7.358 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     7.359    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         2.132     9.491 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     9.491    ZmodDAC_ClkIO_0
    W17                                                               r  ZmodDAC_ClkIO_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 1.081ns (99.908%)  route 0.001ns (0.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.626     0.626    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y24         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y24         ODDR (Prop_oddr_C_Q)         0.177     0.803 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkIO_ODDR/Q
                         net (fo=1, routed)           0.001     0.804    design_1_i/ZmodAWGController_0/U0/DAC_ClkIO_ODDR
    W17                  OBUF (Prop_obuf_I_O)         0.904     1.707 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIO/O
                         net (fo=0)                   0.000     1.707    ZmodDAC_ClkIO_0
    W17                                                               r  ZmodDAC_ClkIO_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
                            (rising edge-triggered cell ODDR clocked by DAC_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZmodDAC_ClkIn_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 1.121ns (99.911%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_Clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4, routed)           0.626     0.626    design_1_i/ZmodAWGController_0/U0/DAC_Clk
    OLOGIC_X1Y22         ODDR                                         r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y22         ODDR (Prop_oddr_C_Q)         0.177     0.803 r  design_1_i/ZmodAWGController_0/U0/InstDAC_ClkinODDR/Q
                         net (fo=1, routed)           0.001     0.804    design_1_i/ZmodAWGController_0/U0/DAC_ClkInODDR
    W16                  OBUF (Prop_obuf_I_O)         0.944     1.748 r  design_1_i/ZmodAWGController_0/U0/InstObufDAC_ClkIn/O
                         net (fo=0)                   0.000     1.748    ZmodDAC_ClkIn_0
    W16                                                               r  ZmodDAC_ClkIn_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.581ns  (logic 3.158ns (56.580%)  route 2.423ns (43.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.874    -0.782    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X112Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y16        FDCE (Prop_fdce_C_Q)         0.518    -0.264 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           2.423     2.159    sZmodDAC_EnOut_0_OBUF
    AA22                 OBUF (Prop_obuf_I_O)         2.640     4.799 r  sZmodDAC_EnOut_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.799    sZmodDAC_EnOut_0
    AA22                                                              r  sZmodDAC_EnOut_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.740ns  (logic 3.075ns (64.868%)  route 1.665ns (35.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y4         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y4         FDPE (Prop_fdpe_C_Q)         0.456    -0.318 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           1.665     1.347    sZmodDAC_Reset_0_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         2.619     3.966 r  sZmodDAC_Reset_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.966    sZmodDAC_Reset_0
    Y13                                                               r  sZmodDAC_Reset_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.584ns  (logic 2.646ns (57.724%)  route 1.938ns (42.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.419    -0.355 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           1.938     1.583    sZmodDAC_SCLK_0_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         2.227     3.810 r  sZmodDAC_SCLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.810    sZmodDAC_SCLK_0
    AA13                                                              r  sZmodDAC_SCLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.434ns  (logic 2.819ns (63.581%)  route 1.615ns (36.419%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.456    -0.318 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           1.615     1.296    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    Y14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.659 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     3.659    sZmodDAC_SDIO_0
    Y14                                                               r  sZmodDAC_SDIO_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.392ns  (logic 2.714ns (61.800%)  route 1.678ns (38.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.963 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.757    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.656 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.882    -0.774    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y6         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDPE (Prop_fdpe_C_Q)         0.478    -0.296 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           1.678     1.381    sZmodDAC_CS_0_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         2.236     3.617 r  sZmodDAC_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.617    sZmodDAC_CS_0
    AA14                                                              r  sZmodDAC_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SDIO_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.288ns  (logic 0.695ns (53.982%)  route 0.593ns (46.018%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.141    -0.389 f  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sDir_reg/Q
                         net (fo=2, routed)           0.593     0.203    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/T
    Y14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.554     0.758 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     0.758    sZmodDAC_SDIO_0
    Y14                                                               r  sZmodDAC_SDIO_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 1.079ns (76.704%)  route 0.328ns (23.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X112Y6         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDPE (Prop_fdpe_C_Q)         0.148    -0.382 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sCS_reg/Q
                         net (fo=1, routed)           0.328    -0.055    sZmodDAC_CS_0_OBUF
    AA14                 OBUF (Prop_obuf_I_O)         0.931     0.876 r  sZmodDAC_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     0.876    sZmodDAC_CS_0
    AA14                                                              r  sZmodDAC_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_SCLK_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.499ns  (logic 1.049ns (69.981%)  route 0.450ns (30.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X113Y6         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.128    -0.402 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sClkCounter_reg[3]/Q
                         net (fo=8, routed)           0.450     0.048    sZmodDAC_SCLK_0_OBUF
    AA13                 OBUF (Prop_obuf_I_O)         0.921     0.969 r  sZmodDAC_SCLK_0_OBUF_inst/O
                         net (fo=0)                   0.000     0.969    sZmodDAC_SCLK_0
    AA13                                                              r  sZmodDAC_SCLK_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_Reset_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.609ns  (logic 1.277ns (79.348%)  route 0.332ns (20.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.642    -0.530    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X113Y4         FDPE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y4         FDPE (Prop_fdpe_C_Q)         0.141    -0.389 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_Reset_reg/Q
                         net (fo=1, routed)           0.332    -0.057    sZmodDAC_Reset_0_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         1.136     1.079 r  sZmodDAC_Reset_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.079    sZmodDAC_Reset_0
    Y13                                                               r  sZmodDAC_Reset_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sZmodDAC_EnOut_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.321ns (66.362%)  route 0.669ns (33.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.718    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.894 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.198    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.637    -0.535    design_1_i/ZmodAWGController_0/U0/SysClk100
    SLICE_X112Y16        FDCE                                         r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y16        FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  design_1_i/ZmodAWGController_0/U0/sZmodDAC_EnOut_reg/Q
                         net (fo=1, routed)           0.669     0.298    sZmodDAC_EnOut_0_OBUF
    AA22                 OBUF (Prop_obuf_I_O)         1.157     1.455 r  sZmodDAC_EnOut_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.455    sZmodDAC_EnOut_0
    AA22                                                              r  sZmodDAC_EnOut_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    D18                                               0.000     4.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.511     5.511 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.963 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.243    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.344 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.324    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.339    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sZmodDAC_SDIO_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.242ns  (logic 1.094ns (48.787%)  route 1.148ns (51.213%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  sZmodDAC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    Y14                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           1.148     2.118    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X111Y7         LUT2 (Prop_lut2_I1_O)        0.124     2.242 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     2.242    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.602    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.201    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.701    -1.408    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sZmodDAC_SDIO_0
                            (input port)
  Destination:            design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.244ns (36.817%)  route 0.418ns (63.183%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  sZmodDAC_SDIO_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IO
    Y14                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/InstIOBUF/IBUF/O
                         net (fo=1, routed)           0.418     0.617    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRxData
    SLICE_X111Y7         LUT2 (Prop_lut2_I1_O)        0.045     0.662 r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.662    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/p_1_in[0]
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.946    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.461 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.709    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.680 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.912    -0.768    design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/SysClk100
    SLICE_X111Y7         FDCE                                         r  design_1_i/ZmodAWGController_0/U0/InstConfigDAC/DAC_SPI_inst/sRdDataR_reg[0]/C





