Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 21 15:27:27 2019
| Host         : magnus-ThinkPad-P50s running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    95 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            4 |
|      5 |            2 |
|      6 |            2 |
|      8 |           69 |
|     10 |            1 |
|     12 |            1 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           16 |
| Yes          | No                    | No                     |             306 |           86 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             744 |          294 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                      Enable Signal                                                     |                                                            Set/Reset Signal                                                           | Slice Load Count | Bel Load Count |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push   |                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_n_0 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_awready0                                                         | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                        | design_1_i/rst_ps7_0_49M/U0/EXT_LPF/lpf_int0                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/s_ready_i_i_1__0_n_0                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/cnt_read[4]_i_1__0_n_0                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/cnt_read[4]_i_1_n_0                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                        | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_49M/U0/SEQ/seq_cnt_en                                                                             | design_1_i/rst_ps7_0_49M/U0/clear                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[255]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[399]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[391]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[383]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[375]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[367]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[359]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[351]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[343]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[39]_i_1_n_0                                                                           | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[335]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[327]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[31]_i_1_n_0                                                                           | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[319]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[311]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[303]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[295]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[287]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[279]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[271]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[263]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[95]_i_1_n_0                                                                           | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[47]_i_1_n_0                                                                           | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[87]_i_1_n_0                                                                           | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[7]_i_1_n_0                                                                            | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[79]_i_1_n_0                                                                           | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[71]_i_1_n_0                                                                           | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[63]_i_1_n_0                                                                           | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[55]_i_1_n_0                                                                           | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[511]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[503]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[495]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[487]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[407]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[479]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[471]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[463]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[455]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[447]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[439]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[431]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[423]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[415]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[23]_i_1_n_0                                                                           | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/axaddr_incr[11]_i_1__0_n_0                                            |                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/axaddr_incr[11]_i_1_n_0                                               |                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/wrap_boundary_axaddr_r[11]_i_1__0_n_0                                 |                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/wrap_boundary_axaddr_r[11]_i_1_n_0                                    |                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[247]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[103]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[111]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[119]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[127]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[135]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[143]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[151]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[15]_i_1_n_0                                                                           | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[167]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[175]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[183]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[191]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[199]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[207]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[159]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[215]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[223]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[239]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/dataArrayIn[231]_i_1_n_0                                                                          | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_arready0                                                         | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r     |                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                |                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in      |                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                      |                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/axlen_cnt[8]_i_1_n_0                                                  |                                                                                                                                       |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/axlen_cnt[8]_i_1__0_n_0                                               |                                                                                                                                       |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                         |                                                                                                                                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in    |                                                                                                                                       |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/p_1_in    |                                                                                                                                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                         |                                                                                                                                       |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0       |                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                |                                                                                                                                       |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in      |                                                                                                                                       |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                        |                                                                                                                                       |               42 |            113 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rvalid05_out                                                     | design_1_i/sort_ip_0/axi_awready_i_1_n_0                                                                                              |               96 |            192 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


