{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570038284617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570038284618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  2 14:44:44 2019 " "Processing started: Wed Oct  2 14:44:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570038284618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038284618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038284618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570038284823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570038284823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/questao1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rtl/questao1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Questao1-rtl " "Found design unit 1: Questao1-rtl" {  } { { "src/rtl/questao1.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038294800 ""} { "Info" "ISGN_ENTITY_NAME" "1 Questao1 " "Found entity 1: Questao1" {  } { { "src/rtl/questao1.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038294800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038294800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And1-arch " "Found design unit 1: And1-arch" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038294801 ""} { "Info" "ISGN_ENTITY_NAME" "1 And1 " "Found entity 1: And1" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038294801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038294801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not1-arch " "Found design unit 1: Not1-arch" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038294801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038294801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or2Way-arch " "Found design unit 1: Or2Way-arch" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038294802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or2Way " "Found entity 1: Or2Way" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038294802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038294802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or3Way-arch " "Found design unit 1: Or3Way-arch" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038294802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or3Way " "Found entity 1: Or3Way" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038294802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038294802 ""}
{ "Error" "EVRFX_VHDL_UNCOMPILED_ENTITY" "Not1 Not16.vhd(4) " "VHDL error at Not16.vhd(4): entity \"Not1\" is used but not declared" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 0 0 } }  } 0 10334 "VHDL error at %2!s!: entity \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1570038294803 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1007 " "Peak virtual memory: 1007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570038294874 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct  2 14:44:54 2019 " "Processing ended: Wed Oct  2 14:44:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570038294874 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570038294874 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570038294874 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038294874 ""}
