#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Sep  7 17:25:15 2025
# Process ID: 11584
# Current directory: D:/Xcelerium/Week_02/lab2/lab2a_barrel_shifter/vivado_sim/barrel/barrel.runs/synth_1
# Command line: vivado.exe -log tb_lab7b.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_lab7b.tcl
# Log file: D:/Xcelerium/Week_02/lab2/lab2a_barrel_shifter/vivado_sim/barrel/barrel.runs/synth_1/tb_lab7b.vds
# Journal file: D:/Xcelerium/Week_02/lab2/lab2a_barrel_shifter/vivado_sim/barrel/barrel.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source tb_lab7b.tcl -notrace
Command: synth_design -top tb_lab7b -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13508 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.152 ; gain = 96.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_lab7b' [D:/Xcelerium/Week_02/to_be_submitted/lab7/lab7_async_fifo/tb_lab7b.sv:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [D:/Xcelerium/Week_02/to_be_submitted/lab7/lab7_async_fifo/lab7b.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000000100 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000101 
WARNING: [Synth 8-5788] Register mem_reg in module async_fifo is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (1#1) [D:/Xcelerium/Week_02/to_be_submitted/lab7/lab7_async_fifo/lab7b.sv:1]
WARNING: [Synth 8-85] always block has no event control specified [D:/Xcelerium/Week_02/to_be_submitted/lab7/lab7_async_fifo/tb_lab7b.sv:34]
WARNING: [Synth 8-85] always block has no event control specified [D:/Xcelerium/Week_02/to_be_submitted/lab7/lab7_async_fifo/tb_lab7b.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'tb_lab7b' (2#1) [D:/Xcelerium/Week_02/to_be_submitted/lab7/lab7_async_fifo/tb_lab7b.sv:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.512 ; gain = 151.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.512 ; gain = 151.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.512 ; gain = 151.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 464.512 ; gain = 151.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[0] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[1] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[2] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[3] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[4] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[5] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[6] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[7] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[8] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[9] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[10] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[11] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[12] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[13] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[14] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/mem_reg[15] was removed. 
WARNING: [Synth 8-6014] Unused sequential element dut/rd_data_reg was removed.  [D:/Xcelerium/Week_02/to_be_submitted/lab7/lab7_async_fifo/lab7b.sv:74]
WARNING: [Synth 8-3332] Sequential element (dut/wr_gray_sync1_reg[4]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/wr_gray_sync1_reg[3]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/wr_gray_sync1_reg[2]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/wr_gray_sync1_reg[1]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/wr_gray_sync1_reg[0]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/wr_gray_sync2_reg[4]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/wr_gray_sync2_reg[3]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/wr_gray_sync2_reg[2]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/wr_gray_sync2_reg[1]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/wr_gray_sync2_reg[0]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/rd_gray_sync1_reg[4]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/rd_gray_sync1_reg[3]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/rd_gray_sync1_reg[2]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/rd_gray_sync1_reg[1]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/rd_gray_sync1_reg[0]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/rd_gray_sync2_reg[4]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/rd_gray_sync2_reg[3]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/rd_gray_sync2_reg[2]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/rd_gray_sync2_reg[1]) is unused and will be removed from module tb_lab7b.
WARNING: [Synth 8-3332] Sequential element (dut/rd_gray_sync2_reg[0]) is unused and will be removed from module tb_lab7b.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 592.625 ; gain = 279.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 592.625 ; gain = 279.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 592.625 ; gain = 279.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 592.625 ; gain = 279.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 592.625 ; gain = 279.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 592.625 ; gain = 279.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 592.625 ; gain = 279.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 592.625 ; gain = 279.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 592.625 ; gain = 279.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 592.625 ; gain = 279.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 592.625 ; gain = 279.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 592.625 ; gain = 279.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 737.074 ; gain = 437.148
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Xcelerium/Week_02/lab2/lab2a_barrel_shifter/vivado_sim/barrel/barrel.runs/synth_1/tb_lab7b.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_lab7b_utilization_synth.rpt -pb tb_lab7b_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 737.074 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep  7 17:26:00 2025...
