---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

<iframe src="/files/resume.pdf" width="100%" height="700" frameborder="no" border="0" marginwidth="0" marginheight="0"></iframe>

You can download a PDF copy of my CV [here](/files/resume.pdf).

<!-- {% include base_path %}

Education
======
* Doctor of Philosophy - Ph.D. in Computer Science, EPFL (École Polytechnique Fédérale de Lausanne), 2020 - present
* M.Sc. in Computer Engineering, Télécom Paris, 2020
  * Specilization in _Smart Objects_
  * Thesis: _Implementation of Algorithms for Synthesis of Digital Circuits_
* M.Sc. in Computer Engineering, Politecnico di Torino, 2020
  * Specilization in _Embedded Systems_
  * Thesis: _Implementation of Algorithms for Synthesis of Digital Circuits_
* B.Sc. in Computer Engineering, Politecnico di Torino, 2017

Work experience
======
* Since 2020: Researcher and Ph.D. student at EPFL
  * Research in electronics design automation (EDA), logic synthesis, and emerging technologies
  * Teaching undergraduate and graduate courses and supervising Master's projects
  * Supervisor: Prof.Dr. Giovanni De Micheli, _Integrated Systems Laboratory (LSI)_

* 2022: Ph.D. Residency at X, the moonshot factory
  * Logic synthesis and electronics design automation (EDA)
  * Part of the work will be published at DAC 2023

* 2020: R&D Engineer at Télécom Paris
  * Implementation of a model-checker for embedded system models on [TTool](https://ttool.telecom-paris.fr)
  * The work has been published at MODELSWARD 21, MODELSWARD 22, and in a Springer book chapter
  * Best poster award at MODELSWARD 21

* 2019: R&D Intern at Synopsys
  * Implementation of timing-driven algorithms for synthesis of digital circuits
  * The work is contained in the thesis _Implementation of Algorithms for Synthesis of Digital Circuits_

* Since 2017: Teaching Assistant
  * At Politecnico di Torino: _Algorithms and Programming in C_, _Object-oriented Programming_
  * At EPFL: _Design Technologies for Integrated Systems_, _Real-time Embedded Systems_, _Digital Systems Design_

Projects
======
* Mockturtle: _A logic synthesis framework_
  * Development of logic synthesis algorithms in C++-17
  * Available on [GitHub](https://github.com/lsils/mockturtle)
* TTool: _A toolkit for edition, simulation and formal verification of UML and SysML diagrams_
  * Development of the SysML model-checker for formal verification (AVATAR)
  * Available on [GitLab](https://gitlab.telecom-paris.fr/mbe-tools/TTool/)
* LDPC HW Decoder: _Design of a Low Density Parity Check codes channel decoder for 5G wireless communications_
  * Analysis and testing of different algorithms of low density parity check decoding followed by an efficient fixed-point hardware implementation for FPGA's
* More on [GitHub](https://github.com/aletempiac)

Honors and Awards
======
* Best paper award at VLSI-SoC 2023: **"Synthesis of SFQ Circuits with Compound Gates"**
* First place in the IWLS 2022 contest: **"Synthesis of small circuits for completely-specified multi-output Boolean functions represented using truth tables"**
* Best Student Paper Candidate at IWLS 2021: **"From Logic to Gates: A Versatile Mapping Approach to Restructure Logic"**
* Best Poster Award at MODELSWARD 2021: **"Direct Model-checking of SysML Models"**
* EDIC IC Fellowship, EPFL, 2020

Publications
======
  <ul>{% for post in site.publications reversed %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Talks
======
  <ul>{% for post in site.talks %}
    {% include archive-single-talk-cv.html %}
  {% endfor %}</ul>
  
Teaching
======
  <ul>{% for post in site.teaching %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>

Skills
======
* Languages
  * English
  * Italian
  * French
* Programming
  * C/C++
  * VHDL, Verilog
  * Java
  * Python
  * Many more
* Knowledge
  * Algorithms
  * Data structures
  * Digital Design
  * Microelectronics
  * Computer Architectures
  * Logic synthesis and optimization algorithms
  * Satisfiability solving
  
Service and leadership
======
* Reviewer of several conferences and journals
  * TCAD
  * ICCAD
  * DAC
  * DATE
  * IWLS
  * DDECS
* Maintainer of the [EPFL Combinational Benchmark Suite](https://www.epfl.ch/labs/lsi/page-102566-en-html/benchmarks/)
  * Track the best results and advances in logic synthesis
  * Present annually at the [International Workshop on Logic & Synthesis](https://www.iwls.org/) the new updates and best results -->
