

================================================================
== Vitis HLS Report for 'cyclic_prefix_removal'
================================================================
* Date:           Thu May 18 15:51:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_31
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.688 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8202|     8202|  82.020 us|  82.020 us|  8203|  8203|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                          |                                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1_fu_30   |cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1   |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
        |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2_fu_38  |cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2  |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     160|    172|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     84|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     169|    260|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2_fu_38  |cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2  |        0|   0|  80|  86|    0|
    |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1_fu_30   |cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1   |        0|   0|  80|  86|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |Total                                                     |                                                |        0|   0| 160| 172|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2_fu_38_out_samples_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1_fu_30_out_samples_TREADY   |       and|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                        |          |   0|  0|   4|           2|           2|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  42|          8|    1|          8|
    |in_samples_TREADY_int_regslice   |  14|          3|    1|          3|
    |out_samples_TDATA_int_regslice   |  14|          3|   64|        192|
    |out_samples_TVALID_int_regslice  |  14|          3|    1|          3|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  84|         17|   67|        206|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  7|   0|    7|          0|
    |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2_fu_38_ap_start_reg  |  1|   0|    1|          0|
    |grp_cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start_reg   |  1|   0|    1|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  |  9|   0|    9|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  cyclic_prefix_removal|  return value|
|in_samples_TDATA    |   in|   64|        axis|             in_samples|       pointer|
|in_samples_TVALID   |   in|    1|        axis|             in_samples|       pointer|
|in_samples_TREADY   |  out|    1|        axis|             in_samples|       pointer|
|out_samples_TDATA   |  out|   64|        axis|            out_samples|       pointer|
|out_samples_TVALID  |  out|    1|        axis|            out_samples|       pointer|
|out_samples_TREADY  |   in|    1|        axis|            out_samples|       pointer|
+--------------------+-----+-----+------------+-----------------------+--------------+

