<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MVEVPTOptimisationsPass.cpp source code [llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='MVEVPTOptimisationsPass.cpp.html'>MVEVPTOptimisationsPass.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- MVEVPTOptimisationsPass.cpp ---------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This pass does a few optimisations related to Tail predicated loops</i></td></tr>
<tr><th id="10">10</th><td><i>/// and MVE VPT blocks before register allocation is performed. For VPT blocks</i></td></tr>
<tr><th id="11">11</th><td><i>/// the goal is to maximize the sizes of the blocks that will be created by the</i></td></tr>
<tr><th id="12">12</th><td><i>/// MVE VPT Block Insertion pass (which runs after register allocation). For</i></td></tr>
<tr><th id="13">13</th><td><i>/// tail predicated loops we transform the loop into something that will</i></td></tr>
<tr><th id="14">14</th><td><i>/// hopefully make the backend ARMLowOverheadLoops pass's job easier.</i></td></tr>
<tr><th id="15">15</th><td><i>///</i></td></tr>
<tr><th id="16">16</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="ARM.h.html">"ARM.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MVETailPredUtils.h.html">"MVETailPredUtils.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="Thumb2InstrInfo.h.html">"Thumb2InstrInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"arm-mve-vpt-opts"</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="39">39</th><td><dfn class="tu decl def" id="MergeEndDec" title='MergeEndDec' data-type='cl::opt&lt;bool&gt;' data-ref="MergeEndDec" data-ref-filename="MergeEndDec">MergeEndDec</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"arm-enable-merge-loopenddec"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>,</td></tr>
<tr><th id="40">40</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable merging Loop End and Dec instructions."</q>),</td></tr>
<tr><th id="41">41</th><td>    <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>namespace</b> {</td></tr>
<tr><th id="44">44</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="45">45</th><td><b>public</b>:</td></tr>
<tr><th id="46">46</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::MVEVPTOptimisations::ID" title='(anonymous namespace)::MVEVPTOptimisations::ID' data-type='char' data-ref="(anonymousnamespace)::MVEVPTOptimisations::ID" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..ID">ID</dfn>;</td></tr>
<tr><th id="47">47</th><td>  <em>const</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::MVEVPTOptimisations::TII" title='(anonymous namespace)::MVEVPTOptimisations::TII' data-type='const llvm::Thumb2InstrInfo *' data-ref="(anonymousnamespace)::MVEVPTOptimisations::TII" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..TII">TII</dfn>;</td></tr>
<tr><th id="48">48</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</dfn>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119MVEVPTOptimisationsC1Ev" title='(anonymous namespace)::MVEVPTOptimisations::MVEVPTOptimisations' data-type='void (anonymous namespace)::MVEVPTOptimisations::MVEVPTOptimisations()' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisationsC1Ev" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisationsC1Ev">MVEVPTOptimisations</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::MVEVPTOptimisations::ID" title='(anonymous namespace)::MVEVPTOptimisations::ID' data-use='a' data-ref="(anonymousnamespace)::MVEVPTOptimisations::ID" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..ID">ID</a>) {}</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MVEVPTOptimisations::runOnMachineFunction' data-type='bool (anonymous namespace)::MVEVPTOptimisations::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="1Fn" data-ref-filename="1Fn">Fn</dfn>) override;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_119MVEVPTOptimisations16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::MVEVPTOptimisations::getAnalysisUsage' data-type='void (anonymous namespace)::MVEVPTOptimisations::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119MVEVPTOptimisations16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_119MVEVPTOptimisations16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU" data-ref-filename="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="55">55</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="56">56</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="57">57</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="58">58</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="59">59</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a></span>);</td></tr>
<tr><th id="60">60</th><td>  }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_119MVEVPTOptimisations11getPassNameEv" title='(anonymous namespace)::MVEVPTOptimisations::getPassName' data-type='llvm::StringRef (anonymous namespace)::MVEVPTOptimisations::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119MVEVPTOptimisations11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_119MVEVPTOptimisations11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="63">63</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"ARM MVE TailPred and VPT Optimisation Pass"</q>;</td></tr>
<tr><th id="64">64</th><td>  }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>private</b>:</td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE" title='(anonymous namespace)::MVEVPTOptimisations::MergeLoopEnd' data-type='bool (anonymous namespace)::MVEVPTOptimisations::MergeLoopEnd(llvm::MachineLoop * ML)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE">MergeLoopEnd</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop" data-ref-filename="llvm..MachineLoop">MachineLoop</a> *<dfn class="local col3 decl" id="3ML" title='ML' data-type='llvm::MachineLoop *' data-ref="3ML" data-ref-filename="3ML">ML</dfn>);</td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE" title='(anonymous namespace)::MVEVPTOptimisations::ConvertTailPredLoop' data-type='bool (anonymous namespace)::MVEVPTOptimisations::ConvertTailPredLoop(llvm::MachineLoop * ML, llvm::MachineDominatorTree * DT)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE">ConvertTailPredLoop</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop" data-ref-filename="llvm..MachineLoop">MachineLoop</a> *<dfn class="local col4 decl" id="4ML" title='ML' data-type='llvm::MachineLoop *' data-ref="4ML" data-ref-filename="4ML">ML</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col5 decl" id="5DT" title='DT' data-type='llvm::MachineDominatorTree *' data-ref="5DT" data-ref-filename="5DT">DT</dfn>);</td></tr>
<tr><th id="69">69</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<a class="tu decl fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE" title='(anonymous namespace)::MVEVPTOptimisations::ReplaceRegisterUseWithVPNOT' data-type='llvm::MachineInstr &amp; (anonymous namespace)::MVEVPTOptimisations::ReplaceRegisterUseWithVPNOT(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr &amp; Instr, llvm::MachineOperand &amp; User, llvm::Register Target)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE">ReplaceRegisterUseWithVPNOT</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="6MBB" data-ref-filename="6MBB">MBB</dfn>,</td></tr>
<tr><th id="70">70</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="7Instr" data-ref-filename="7Instr">Instr</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="8User" title='User' data-type='llvm::MachineOperand &amp;' data-ref="8User" data-ref-filename="8User">User</dfn>,</td></tr>
<tr><th id="72">72</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="9Target" title='Target' data-type='llvm::Register' data-ref="9Target" data-ref-filename="9Target">Target</dfn>);</td></tr>
<tr><th id="73">73</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MVEVPTOptimisations::ReduceOldVCCRValueUses' data-type='bool (anonymous namespace)::MVEVPTOptimisations::ReduceOldVCCRValueUses(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">ReduceOldVCCRValueUses</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="10MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="10MBB" data-ref-filename="10MBB">MBB</dfn>);</td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceVCMPsByVPNOTsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MVEVPTOptimisations::ReplaceVCMPsByVPNOTs' data-type='bool (anonymous namespace)::MVEVPTOptimisations::ReplaceVCMPsByVPNOTs(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceVCMPsByVPNOTsERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceVCMPsByVPNOTsERN4llvm17MachineBasicBlockE">ReplaceVCMPsByVPNOTs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="11MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="11MBB" data-ref-filename="11MBB">MBB</dfn>);</td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE" title='(anonymous namespace)::MVEVPTOptimisations::ReplaceConstByVPNOTs' data-type='bool (anonymous namespace)::MVEVPTOptimisations::ReplaceConstByVPNOTs(llvm::MachineBasicBlock &amp; MBB, llvm::MachineDominatorTree * DT)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE">ReplaceConstByVPNOTs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="12MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="12MBB" data-ref-filename="12MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col3 decl" id="13DT" title='DT' data-type='llvm::MachineDominatorTree *' data-ref="13DT" data-ref-filename="13DT">DT</dfn>);</td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MVEVPTOptimisations::ConvertVPSEL' data-type='bool (anonymous namespace)::MVEVPTOptimisations::ConvertVPSEL(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE">ConvertVPSEL</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="14MBB" data-ref-filename="14MBB">MBB</dfn>);</td></tr>
<tr><th id="77">77</th><td>};</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</a>::<dfn class="tu decl def" id="(anonymousnamespace)::MVEVPTOptimisations::ID" title='(anonymous namespace)::MVEVPTOptimisations::ID' data-type='char' data-ref="(anonymousnamespace)::MVEVPTOptimisations::ID" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeMVEVPTOptimisationsPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(MVEVPTOptimisations, DEBUG_TYPE,</td></tr>
<tr><th id="84">84</th><td>                      <q>"ARM MVE TailPred and VPT Optimisations pass"</q>, <b>false</b>,</td></tr>
<tr><th id="85">85</th><td>                      <b>false</b>)</td></tr>
<tr><th id="86">86</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="87">87</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="88">88</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;ARM MVE TailPred and VPT Optimisations pass&quot;, &quot;arm-mve-vpt-opts&quot;, &amp;MVEVPTOptimisations::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;MVEVPTOptimisations&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeMVEVPTOptimisationsPassFlag; void llvm::initializeMVEVPTOptimisationsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeMVEVPTOptimisationsPassFlag, initializeMVEVPTOptimisationsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</a>, <a class="macro" href="#36" title="&quot;arm-mve-vpt-opts&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="89">89</th><td>                    <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"ARM MVE TailPred and VPT Optimisations pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" title='LookThroughCOPY' data-type='llvm::MachineInstr * LookThroughCOPY(llvm::MachineInstr * MI, llvm::MachineRegisterInfo * MRI)' data-ref="_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" data-ref-filename="_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE">LookThroughCOPY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="15MI" title='MI' data-type='llvm::MachineInstr *' data-ref="15MI" data-ref-filename="15MI">MI</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="16MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="16MRI" data-ref-filename="16MRI">MRI</dfn>) {</td></tr>
<tr><th id="93">93</th><td>  <b>while</b> (<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a> &amp;&amp; <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a> &amp;&amp;</td></tr>
<tr><th id="94">94</th><td>         <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="95">95</th><td>    <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a> = <a class="local col6 ref" href="#16MRI" title='MRI' data-ref="16MRI" data-ref-filename="16MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="96">96</th><td>  <b>return</b> <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>;</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i  data-doc="_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_">// Given a loop ML, this attempts to find the t2LoopEnd, t2LoopDec and</i></td></tr>
<tr><th id="100">100</th><td><i  data-doc="_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_">// corresponding PHI that make up a low overhead loop. Only handles 'do' loops</i></td></tr>
<tr><th id="101">101</th><td><i  data-doc="_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_">// at the moment, returning a t2DoLoopStart in LoopStart.</i></td></tr>
<tr><th id="102">102</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_" title='findLoopComponents' data-type='bool findLoopComponents(llvm::MachineLoop * ML, llvm::MachineRegisterInfo * MRI, llvm::MachineInstr *&amp; LoopStart, llvm::MachineInstr *&amp; LoopPhi, llvm::MachineInstr *&amp; LoopDec, llvm::MachineInstr *&amp; LoopEnd)' data-ref="_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_" data-ref-filename="_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_">findLoopComponents</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop" data-ref-filename="llvm..MachineLoop">MachineLoop</a> *<dfn class="local col7 decl" id="17ML" title='ML' data-type='llvm::MachineLoop *' data-ref="17ML" data-ref-filename="17ML">ML</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="18MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="18MRI" data-ref-filename="18MRI">MRI</dfn>,</td></tr>
<tr><th id="103">103</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col9 decl" id="19LoopStart" title='LoopStart' data-type='llvm::MachineInstr *&amp;' data-ref="19LoopStart" data-ref-filename="19LoopStart">LoopStart</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col0 decl" id="20LoopPhi" title='LoopPhi' data-type='llvm::MachineInstr *&amp;' data-ref="20LoopPhi" data-ref-filename="20LoopPhi">LoopPhi</dfn>,</td></tr>
<tr><th id="104">104</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col1 decl" id="21LoopDec" title='LoopDec' data-type='llvm::MachineInstr *&amp;' data-ref="21LoopDec" data-ref-filename="21LoopDec">LoopDec</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col2 decl" id="22LoopEnd" title='LoopEnd' data-type='llvm::MachineInstr *&amp;' data-ref="22LoopEnd" data-ref-filename="22LoopEnd">LoopEnd</dfn>) {</td></tr>
<tr><th id="105">105</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="23Header" title='Header' data-type='llvm::MachineBasicBlock *' data-ref="23Header" data-ref-filename="23Header">Header</dfn> = <a class="local col7 ref" href="#17ML" title='ML' data-ref="17ML" data-ref-filename="17ML">ML</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv" data-ref-filename="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>();</td></tr>
<tr><th id="106">106</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="24Latch" title='Latch' data-type='llvm::MachineBasicBlock *' data-ref="24Latch" data-ref-filename="24Latch">Latch</dfn> = <a class="local col7 ref" href="#17ML" title='ML' data-ref="17ML" data-ref-filename="17ML">ML</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopLatchEv" title='llvm::LoopBase::getLoopLatch' data-ref="_ZNK4llvm8LoopBase12getLoopLatchEv" data-ref-filename="_ZNK4llvm8LoopBase12getLoopLatchEv">getLoopLatch</a>();</td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (!<a class="local col3 ref" href="#23Header" title='Header' data-ref="23Header" data-ref-filename="23Header">Header</a> || !<a class="local col4 ref" href="#24Latch" title='Latch' data-ref="24Latch" data-ref-filename="24Latch">Latch</a>) {</td></tr>
<tr><th id="108">108</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  no Loop Latch or Header\n"</q>);</td></tr>
<tr><th id="109">109</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="110">110</th><td>  }</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i>// Find the loop end from the terminators.</i></td></tr>
<tr><th id="113">113</th><td>  <a class="local col2 ref" href="#22LoopEnd" title='LoopEnd' data-ref="22LoopEnd" data-ref-filename="22LoopEnd">LoopEnd</a> = <b>nullptr</b>;</td></tr>
<tr><th id="114">114</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="25T" title='T' data-type='llvm::MachineInstr &amp;' data-ref="25T" data-ref-filename="25T">T</dfn> : <a class="local col4 ref" href="#24Latch" title='Latch' data-ref="24Latch" data-ref-filename="24Latch">Latch</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>()) {</td></tr>
<tr><th id="115">115</th><td>    <b>if</b> (<a class="local col5 ref" href="#25T" title='T' data-ref="25T" data-ref-filename="25T">T</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LoopEnd" title='llvm::ARM::t2LoopEnd' data-ref="llvm::ARM::t2LoopEnd" data-ref-filename="llvm..ARM..t2LoopEnd">t2LoopEnd</a> &amp;&amp; <a class="local col5 ref" href="#25T" title='T' data-ref="25T" data-ref-filename="25T">T</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col3 ref" href="#23Header" title='Header' data-ref="23Header" data-ref-filename="23Header">Header</a>) {</td></tr>
<tr><th id="116">116</th><td>      <a class="local col2 ref" href="#22LoopEnd" title='LoopEnd' data-ref="22LoopEnd" data-ref-filename="22LoopEnd">LoopEnd</a> = &amp;<a class="local col5 ref" href="#25T" title='T' data-ref="25T" data-ref-filename="25T">T</a>;</td></tr>
<tr><th id="117">117</th><td>      <b>break</b>;</td></tr>
<tr><th id="118">118</th><td>    }</td></tr>
<tr><th id="119">119</th><td>    <b>if</b> (<a class="local col5 ref" href="#25T" title='T' data-ref="25T" data-ref-filename="25T">T</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LoopEndDec" title='llvm::ARM::t2LoopEndDec' data-ref="llvm::ARM::t2LoopEndDec" data-ref-filename="llvm..ARM..t2LoopEndDec">t2LoopEndDec</a> &amp;&amp;</td></tr>
<tr><th id="120">120</th><td>        <a class="local col5 ref" href="#25T" title='T' data-ref="25T" data-ref-filename="25T">T</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col3 ref" href="#23Header" title='Header' data-ref="23Header" data-ref-filename="23Header">Header</a>) {</td></tr>
<tr><th id="121">121</th><td>      <a class="local col2 ref" href="#22LoopEnd" title='LoopEnd' data-ref="22LoopEnd" data-ref-filename="22LoopEnd">LoopEnd</a> = &amp;<a class="local col5 ref" href="#25T" title='T' data-ref="25T" data-ref-filename="25T">T</a>;</td></tr>
<tr><th id="122">122</th><td>      <b>break</b>;</td></tr>
<tr><th id="123">123</th><td>    }</td></tr>
<tr><th id="124">124</th><td>  }</td></tr>
<tr><th id="125">125</th><td>  <b>if</b> (!<a class="local col2 ref" href="#22LoopEnd" title='LoopEnd' data-ref="22LoopEnd" data-ref-filename="22LoopEnd">LoopEnd</a>) {</td></tr>
<tr><th id="126">126</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  no LoopEnd\n"</q>);</td></tr>
<tr><th id="127">127</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="128">128</th><td>  }</td></tr>
<tr><th id="129">129</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  found loop end: "</q> &lt;&lt; *LoopEnd);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i>// Find the dec from the use of the end. There may be copies between</i></td></tr>
<tr><th id="132">132</th><td><i>  // instructions. We expect the loop to loop like:</i></td></tr>
<tr><th id="133">133</th><td><i>  //   $vs = t2DoLoopStart ...</i></td></tr>
<tr><th id="134">134</th><td><i>  // loop:</i></td></tr>
<tr><th id="135">135</th><td><i>  //   $vp = phi [ $vs ], [ $vd ]</i></td></tr>
<tr><th id="136">136</th><td><i>  //   ...</i></td></tr>
<tr><th id="137">137</th><td><i>  //   $vd = t2LoopDec $vp</i></td></tr>
<tr><th id="138">138</th><td><i>  //   ...</i></td></tr>
<tr><th id="139">139</th><td><i>  //   t2LoopEnd $vd, loop</i></td></tr>
<tr><th id="140">140</th><td>  <b>if</b> (<a class="local col2 ref" href="#22LoopEnd" title='LoopEnd' data-ref="22LoopEnd" data-ref-filename="22LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LoopEndDec" title='llvm::ARM::t2LoopEndDec' data-ref="llvm::ARM::t2LoopEndDec" data-ref-filename="llvm..ARM..t2LoopEndDec">t2LoopEndDec</a>)</td></tr>
<tr><th id="141">141</th><td>    <a class="local col1 ref" href="#21LoopDec" title='LoopDec' data-ref="21LoopDec" data-ref-filename="21LoopDec">LoopDec</a> = <a class="local col2 ref" href="#22LoopEnd" title='LoopEnd' data-ref="22LoopEnd" data-ref-filename="22LoopEnd">LoopEnd</a>;</td></tr>
<tr><th id="142">142</th><td>  <b>else</b> {</td></tr>
<tr><th id="143">143</th><td>    <a class="local col1 ref" href="#21LoopDec" title='LoopDec' data-ref="21LoopDec" data-ref-filename="21LoopDec">LoopDec</a> =</td></tr>
<tr><th id="144">144</th><td>        <a class="tu ref fn" href="#_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" title='LookThroughCOPY' data-use='c' data-ref="_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" data-ref-filename="_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE">LookThroughCOPY</a>(<a class="local col8 ref" href="#18MRI" title='MRI' data-ref="18MRI" data-ref-filename="18MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col2 ref" href="#22LoopEnd" title='LoopEnd' data-ref="22LoopEnd" data-ref-filename="22LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="local col8 ref" href="#18MRI" title='MRI' data-ref="18MRI" data-ref-filename="18MRI">MRI</a>);</td></tr>
<tr><th id="145">145</th><td>    <b>if</b> (!<a class="local col1 ref" href="#21LoopDec" title='LoopDec' data-ref="21LoopDec" data-ref-filename="21LoopDec">LoopDec</a> || <a class="local col1 ref" href="#21LoopDec" title='LoopDec' data-ref="21LoopDec" data-ref-filename="21LoopDec">LoopDec</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LoopDec" title='llvm::ARM::t2LoopDec' data-ref="llvm::ARM::t2LoopDec" data-ref-filename="llvm..ARM..t2LoopDec">t2LoopDec</a>) {</td></tr>
<tr><th id="146">146</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  didn't find LoopDec where we expected!\n"</q>);</td></tr>
<tr><th id="147">147</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="148">148</th><td>    }</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  found loop dec: "</q> &lt;&lt; *LoopDec);</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <a class="local col0 ref" href="#20LoopPhi" title='LoopPhi' data-ref="20LoopPhi" data-ref-filename="20LoopPhi">LoopPhi</a> =</td></tr>
<tr><th id="153">153</th><td>      <a class="tu ref fn" href="#_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" title='LookThroughCOPY' data-use='c' data-ref="_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" data-ref-filename="_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE">LookThroughCOPY</a>(<a class="local col8 ref" href="#18MRI" title='MRI' data-ref="18MRI" data-ref-filename="18MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col1 ref" href="#21LoopDec" title='LoopDec' data-ref="21LoopDec" data-ref-filename="21LoopDec">LoopDec</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="local col8 ref" href="#18MRI" title='MRI' data-ref="18MRI" data-ref-filename="18MRI">MRI</a>);</td></tr>
<tr><th id="154">154</th><td>  <b>if</b> (!<a class="local col0 ref" href="#20LoopPhi" title='LoopPhi' data-ref="20LoopPhi" data-ref-filename="20LoopPhi">LoopPhi</a> || <a class="local col0 ref" href="#20LoopPhi" title='LoopPhi' data-ref="20LoopPhi" data-ref-filename="20LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI" data-ref-filename="llvm..TargetOpcode..PHI">PHI</a> ||</td></tr>
<tr><th id="155">155</th><td>      <a class="local col0 ref" href="#20LoopPhi" title='LoopPhi' data-ref="20LoopPhi" data-ref-filename="20LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>5</var> ||</td></tr>
<tr><th id="156">156</th><td>      (<a class="local col0 ref" href="#20LoopPhi" title='LoopPhi' data-ref="20LoopPhi" data-ref-filename="20LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != <a class="local col4 ref" href="#24Latch" title='Latch' data-ref="24Latch" data-ref-filename="24Latch">Latch</a> &amp;&amp;</td></tr>
<tr><th id="157">157</th><td>       <a class="local col0 ref" href="#20LoopPhi" title='LoopPhi' data-ref="20LoopPhi" data-ref-filename="20LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != <a class="local col4 ref" href="#24Latch" title='Latch' data-ref="24Latch" data-ref-filename="24Latch">Latch</a>)) {</td></tr>
<tr><th id="158">158</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  didn't find PHI where we expected!\n"</q>);</td></tr>
<tr><th id="159">159</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="160">160</th><td>  }</td></tr>
<tr><th id="161">161</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  found loop phi: "</q> &lt;&lt; *LoopPhi);</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="26StartReg" title='StartReg' data-type='llvm::Register' data-ref="26StartReg" data-ref-filename="26StartReg">StartReg</dfn> = <a class="local col0 ref" href="#20LoopPhi" title='LoopPhi' data-ref="20LoopPhi" data-ref-filename="20LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col4 ref" href="#24Latch" title='Latch' data-ref="24Latch" data-ref-filename="24Latch">Latch</a></td></tr>
<tr><th id="164">164</th><td>                          ? <a class="local col0 ref" href="#20LoopPhi" title='LoopPhi' data-ref="20LoopPhi" data-ref-filename="20LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()</td></tr>
<tr><th id="165">165</th><td>                          : <a class="local col0 ref" href="#20LoopPhi" title='LoopPhi' data-ref="20LoopPhi" data-ref-filename="20LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="166">166</th><td>  <a class="local col9 ref" href="#19LoopStart" title='LoopStart' data-ref="19LoopStart" data-ref-filename="19LoopStart">LoopStart</a> = <a class="tu ref fn" href="#_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" title='LookThroughCOPY' data-use='c' data-ref="_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" data-ref-filename="_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE">LookThroughCOPY</a>(<a class="local col8 ref" href="#18MRI" title='MRI' data-ref="18MRI" data-ref-filename="18MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#26StartReg" title='StartReg' data-ref="26StartReg" data-ref-filename="26StartReg">StartReg</a>), <a class="local col8 ref" href="#18MRI" title='MRI' data-ref="18MRI" data-ref-filename="18MRI">MRI</a>);</td></tr>
<tr><th id="167">167</th><td>  <b>if</b> (!<a class="local col9 ref" href="#19LoopStart" title='LoopStart' data-ref="19LoopStart" data-ref-filename="19LoopStart">LoopStart</a> || <a class="local col9 ref" href="#19LoopStart" title='LoopStart' data-ref="19LoopStart" data-ref-filename="19LoopStart">LoopStart</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2DoLoopStart" title='llvm::ARM::t2DoLoopStart' data-ref="llvm::ARM::t2DoLoopStart" data-ref-filename="llvm..ARM..t2DoLoopStart">t2DoLoopStart</a>) {</td></tr>
<tr><th id="168">168</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  didn't find Start where we expected!\n"</q>);</td></tr>
<tr><th id="169">169</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  found loop start: "</q> &lt;&lt; *LoopStart);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE">// This function converts loops with t2LoopEnd and t2LoopEnd instructions into</i></td></tr>
<tr><th id="177">177</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE">// a single t2LoopEndDec instruction. To do that it needs to make sure that LR</i></td></tr>
<tr><th id="178">178</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE">// will be valid to be used for the low overhead loop, which means nothing else</i></td></tr>
<tr><th id="179">179</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE">// is using LR (especially calls) and there are no superfluous copies in the</i></td></tr>
<tr><th id="180">180</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE">// loop. The t2LoopEndDec is a branching terminator that produces a value (the</i></td></tr>
<tr><th id="181">181</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE">// decrement) around the loop edge, which means we need to be careful that they</i></td></tr>
<tr><th id="182">182</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE">// will be valid to allocate without any spilling.</i></td></tr>
<tr><th id="183">183</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE" title='(anonymous namespace)::MVEVPTOptimisations::MergeLoopEnd' data-type='bool (anonymous namespace)::MVEVPTOptimisations::MergeLoopEnd(llvm::MachineLoop * ML)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE">MergeLoopEnd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop" data-ref-filename="llvm..MachineLoop">MachineLoop</a> *<dfn class="local col7 decl" id="27ML" title='ML' data-type='llvm::MachineLoop *' data-ref="27ML" data-ref-filename="27ML">ML</dfn>) {</td></tr>
<tr><th id="184">184</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MergeEndDec" title='MergeEndDec' data-use='m' data-ref="MergeEndDec" data-ref-filename="MergeEndDec">MergeEndDec</a>)</td></tr>
<tr><th id="185">185</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"MergeLoopEnd on loop "</q> &lt;&lt; ML-&gt;getHeader()-&gt;getName()</td></tr>
<tr><th id="188">188</th><td>                    &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28LoopEnd" title='LoopEnd' data-type='llvm::MachineInstr *' data-ref="28LoopEnd" data-ref-filename="28LoopEnd">LoopEnd</dfn>, *<dfn class="local col9 decl" id="29LoopPhi" title='LoopPhi' data-type='llvm::MachineInstr *' data-ref="29LoopPhi" data-ref-filename="29LoopPhi">LoopPhi</dfn>, *<dfn class="local col0 decl" id="30LoopStart" title='LoopStart' data-type='llvm::MachineInstr *' data-ref="30LoopStart" data-ref-filename="30LoopStart">LoopStart</dfn>, *<dfn class="local col1 decl" id="31LoopDec" title='LoopDec' data-type='llvm::MachineInstr *' data-ref="31LoopDec" data-ref-filename="31LoopDec">LoopDec</dfn>;</td></tr>
<tr><th id="191">191</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_" title='findLoopComponents' data-use='c' data-ref="_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_" data-ref-filename="_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_">findLoopComponents</a>(<a class="local col7 ref" href="#27ML" title='ML' data-ref="27ML" data-ref-filename="27ML">ML</a>, <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>, <span class='refarg'><a class="local col0 ref" href="#30LoopStart" title='LoopStart' data-ref="30LoopStart" data-ref-filename="30LoopStart">LoopStart</a></span>, <span class='refarg'><a class="local col9 ref" href="#29LoopPhi" title='LoopPhi' data-ref="29LoopPhi" data-ref-filename="29LoopPhi">LoopPhi</a></span>, <span class='refarg'><a class="local col1 ref" href="#31LoopDec" title='LoopDec' data-ref="31LoopDec" data-ref-filename="31LoopDec">LoopDec</a></span>, <span class='refarg'><a class="local col8 ref" href="#28LoopEnd" title='LoopEnd' data-ref="28LoopEnd" data-ref-filename="28LoopEnd">LoopEnd</a></span>))</td></tr>
<tr><th id="192">192</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i>// Check if there is an illegal instruction (a call) in the low overhead loop</i></td></tr>
<tr><th id="195">195</th><td><i>  // and if so revert it now before we get any further.</i></td></tr>
<tr><th id="196">196</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="32MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="32MBB" data-ref-filename="32MBB">MBB</dfn> : <a class="local col7 ref" href="#27ML" title='ML' data-ref="27ML" data-ref-filename="27ML">ML</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase6blocksEv" title='llvm::LoopBase::blocks' data-ref="_ZNK4llvm8LoopBase6blocksEv" data-ref-filename="_ZNK4llvm8LoopBase6blocksEv">blocks</a>()) {</td></tr>
<tr><th id="197">197</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="33MI" data-ref-filename="33MI">MI</dfn> : *<a class="local col2 ref" href="#32MBB" title='MBB' data-ref="32MBB" data-ref-filename="32MBB">MBB</a>) {</td></tr>
<tr><th id="198">198</th><td>      <b>if</b> (<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI" data-ref-filename="33MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="199">199</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Found call in loop, reverting: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="200">200</th><td>        <a class="ref fn" href="MVETailPredUtils.h.html#_ZN4llvm17RevertDoLoopStartEPNS_12MachineInstrEPKNS_15TargetInstrInfoE" title='llvm::RevertDoLoopStart' data-ref="_ZN4llvm17RevertDoLoopStartEPNS_12MachineInstrEPKNS_15TargetInstrInfoE" data-ref-filename="_ZN4llvm17RevertDoLoopStartEPNS_12MachineInstrEPKNS_15TargetInstrInfoE">RevertDoLoopStart</a>(<a class="local col0 ref" href="#30LoopStart" title='LoopStart' data-ref="30LoopStart" data-ref-filename="30LoopStart">LoopStart</a>, <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::TII" title='(anonymous namespace)::MVEVPTOptimisations::TII' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::TII" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..TII">TII</a>);</td></tr>
<tr><th id="201">201</th><td>        <a class="ref fn" href="MVETailPredUtils.h.html#_ZN4llvm13RevertLoopDecEPNS_12MachineInstrEPKNS_15TargetInstrInfoEb" title='llvm::RevertLoopDec' data-ref="_ZN4llvm13RevertLoopDecEPNS_12MachineInstrEPKNS_15TargetInstrInfoEb" data-ref-filename="_ZN4llvm13RevertLoopDecEPNS_12MachineInstrEPKNS_15TargetInstrInfoEb">RevertLoopDec</a>(<a class="local col1 ref" href="#31LoopDec" title='LoopDec' data-ref="31LoopDec" data-ref-filename="31LoopDec">LoopDec</a>, <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::TII" title='(anonymous namespace)::MVEVPTOptimisations::TII' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::TII" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..TII">TII</a>);</td></tr>
<tr><th id="202">202</th><td>        <a class="ref fn" href="MVETailPredUtils.h.html#_ZN4llvm13RevertLoopEndEPNS_12MachineInstrEPKNS_15TargetInstrInfoEjb" title='llvm::RevertLoopEnd' data-ref="_ZN4llvm13RevertLoopEndEPNS_12MachineInstrEPKNS_15TargetInstrInfoEjb" data-ref-filename="_ZN4llvm13RevertLoopEndEPNS_12MachineInstrEPKNS_15TargetInstrInfoEjb">RevertLoopEnd</a>(<a class="local col8 ref" href="#28LoopEnd" title='LoopEnd' data-ref="28LoopEnd" data-ref-filename="28LoopEnd">LoopEnd</a>, <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::TII" title='(anonymous namespace)::MVEVPTOptimisations::TII' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::TII" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..TII">TII</a>);</td></tr>
<tr><th id="203">203</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="204">204</th><td>      }</td></tr>
<tr><th id="205">205</th><td>    }</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <i>// Remove any copies from the loop, to ensure the phi that remains is both</i></td></tr>
<tr><th id="209">209</th><td><i>  // simpler and contains no extra uses. Because t2LoopEndDec is a terminator</i></td></tr>
<tr><th id="210">210</th><td><i>  // that cannot spill, we need to be careful what remains in the loop.</i></td></tr>
<tr><th id="211">211</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="34PhiReg" title='PhiReg' data-type='llvm::Register' data-ref="34PhiReg" data-ref-filename="34PhiReg">PhiReg</dfn> = <a class="local col9 ref" href="#29LoopPhi" title='LoopPhi' data-ref="29LoopPhi" data-ref-filename="29LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="212">212</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="35DecReg" title='DecReg' data-type='llvm::Register' data-ref="35DecReg" data-ref-filename="35DecReg">DecReg</dfn> = <a class="local col1 ref" href="#31LoopDec" title='LoopDec' data-ref="31LoopDec" data-ref-filename="31LoopDec">LoopDec</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="213">213</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="36StartReg" title='StartReg' data-type='llvm::Register' data-ref="36StartReg" data-ref-filename="36StartReg">StartReg</dfn> = <a class="local col0 ref" href="#30LoopStart" title='LoopStart' data-ref="30LoopStart" data-ref-filename="30LoopStart">LoopStart</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="214">214</th><td>  <i>// Ensure the uses are expected, and collect any copies we want to remove.</i></td></tr>
<tr><th id="215">215</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="37Copies" title='Copies' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="37Copies" data-ref-filename="37Copies">Copies</dfn>;</td></tr>
<tr><th id="216">216</th><td>  <em>auto</em> <dfn class="local col8 decl" id="38CheckUsers" title='CheckUsers' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp:216:21)' data-ref="38CheckUsers" data-ref-filename="38CheckUsers">CheckUsers</dfn> = [&amp;<a class="local col7 ref" href="#37Copies" title='Copies' data-ref="37Copies" data-ref-filename="37Copies">Copies</a>](<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="39BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="39BaseReg" data-ref-filename="39BaseReg">BaseReg</dfn>,</td></tr>
<tr><th id="217">217</th><td>                              <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <dfn class="local col0 decl" id="40ExpectedUsers" title='ExpectedUsers' data-type='ArrayRef&lt;llvm::MachineInstr *&gt;' data-ref="40ExpectedUsers" data-ref-filename="40ExpectedUsers">ExpectedUsers</dfn>,</td></tr>
<tr><th id="218">218</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="41MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="41MRI" data-ref-filename="41MRI">MRI</dfn>) {</td></tr>
<tr><th id="219">219</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="42Worklist" title='Worklist' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="42Worklist" data-ref-filename="42Worklist">Worklist</dfn>;</td></tr>
<tr><th id="220">220</th><td>    <a class="local col2 ref" href="#42Worklist" title='Worklist' data-ref="42Worklist" data-ref-filename="42Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#39BaseReg" title='BaseReg' data-ref="39BaseReg" data-ref-filename="39BaseReg">BaseReg</a>);</td></tr>
<tr><th id="221">221</th><td>    <b>while</b> (!<a class="local col2 ref" href="#42Worklist" title='Worklist' data-ref="42Worklist" data-ref-filename="42Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="222">222</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="43Reg" title='Reg' data-type='llvm::Register' data-ref="43Reg" data-ref-filename="43Reg">Reg</dfn> = <a class="local col2 ref" href="#42Worklist" title='Worklist' data-ref="42Worklist" data-ref-filename="42Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="223">223</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="44MI" data-ref-filename="44MI">MI</dfn> : <a class="local col1 ref" href="#41MRI" title='MRI' data-ref="41MRI" data-ref-filename="41MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE">use_nodbg_instructions</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#43Reg" title='Reg' data-ref="43Reg" data-ref-filename="43Reg">Reg</a>)) {</td></tr>
<tr><th id="224">224</th><td>        <b>if</b> (<a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm5countEOT_RKT0_" title='llvm::count' data-ref="_ZN4llvm5countEOT_RKT0_" data-ref-filename="_ZN4llvm5countEOT_RKT0_">count</a>(<span class='refarg'><a class="local col0 ref" href="#40ExpectedUsers" title='ExpectedUsers' data-ref="40ExpectedUsers" data-ref-filename="40ExpectedUsers">ExpectedUsers</a></span>, &amp;<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>))</td></tr>
<tr><th id="225">225</th><td>          <b>continue</b>;</td></tr>
<tr><th id="226">226</th><td>        <b>if</b> (<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a> ||</td></tr>
<tr><th id="227">227</th><td>            !<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="228">228</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Extra users of register found: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="229">229</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="230">230</th><td>        }</td></tr>
<tr><th id="231">231</th><td>        <a class="local col2 ref" href="#42Worklist" title='Worklist' data-ref="42Worklist" data-ref-filename="42Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="232">232</th><td>        <a class="local col7 ref" href="#37Copies" title='Copies' data-ref="37Copies" data-ref-filename="37Copies">Copies</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>);</td></tr>
<tr><th id="233">233</th><td>      }</td></tr>
<tr><th id="234">234</th><td>    }</td></tr>
<tr><th id="235">235</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="236">236</th><td>  };</td></tr>
<tr><th id="237">237</th><td>  <b>if</b> (!<a class="local col8 ref" href="#38CheckUsers" title='CheckUsers' data-ref="38CheckUsers" data-ref-filename="38CheckUsers">CheckUsers</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopEENK3$_0clENS1_8RegisterENS1_8ArrayRefIPNS1_12MachineInstrEEEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::MVEVPTOptimisations::MergeLoopEnd(llvm::MachineLoop *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopEENK3$_0clENS1_8RegisterENS1_8ArrayRefIPNS1_12MachineInstrEEEPNS1_19MachineRegisterInfoE" data-ref-filename="_ZZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopEENK3$_0clENS1_8RegisterENS1_8ArrayRefIPNS1_12MachineInstrEEEPNS1_19MachineRegisterInfoE">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34PhiReg" title='PhiReg' data-ref="34PhiReg" data-ref-filename="34PhiReg">PhiReg</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#31LoopDec" title='LoopDec' data-ref="31LoopDec" data-ref-filename="31LoopDec">LoopDec</a>}, <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>)</a> ||</td></tr>
<tr><th id="238">238</th><td>      !<a class="local col8 ref" href="#38CheckUsers" title='CheckUsers' data-ref="38CheckUsers" data-ref-filename="38CheckUsers">CheckUsers</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopEENK3$_0clENS1_8RegisterENS1_8ArrayRefIPNS1_12MachineInstrEEEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::MVEVPTOptimisations::MergeLoopEnd(llvm::MachineLoop *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopEENK3$_0clENS1_8RegisterENS1_8ArrayRefIPNS1_12MachineInstrEEEPNS1_19MachineRegisterInfoE" data-ref-filename="_ZZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopEENK3$_0clENS1_8RegisterENS1_8ArrayRefIPNS1_12MachineInstrEEEPNS1_19MachineRegisterInfoE">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#35DecReg" title='DecReg' data-ref="35DecReg" data-ref-filename="35DecReg">DecReg</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#29LoopPhi" title='LoopPhi' data-ref="29LoopPhi" data-ref-filename="29LoopPhi">LoopPhi</a>, <a class="local col8 ref" href="#28LoopEnd" title='LoopEnd' data-ref="28LoopEnd" data-ref-filename="28LoopEnd">LoopEnd</a>}, <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>)</a> ||</td></tr>
<tr><th id="239">239</th><td>      !<a class="local col8 ref" href="#38CheckUsers" title='CheckUsers' data-ref="38CheckUsers" data-ref-filename="38CheckUsers">CheckUsers</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopEENK3$_0clENS1_8RegisterENS1_8ArrayRefIPNS1_12MachineInstrEEEPNS1_19MachineRegisterInfoE" title='(anonymous namespace)::MVEVPTOptimisations::MergeLoopEnd(llvm::MachineLoop *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopEENK3$_0clENS1_8RegisterENS1_8ArrayRefIPNS1_12MachineInstrEEEPNS1_19MachineRegisterInfoE" data-ref-filename="_ZZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopEENK3$_0clENS1_8RegisterENS1_8ArrayRefIPNS1_12MachineInstrEEEPNS1_19MachineRegisterInfoE">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#36StartReg" title='StartReg' data-ref="36StartReg" data-ref-filename="36StartReg">StartReg</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#29LoopPhi" title='LoopPhi' data-ref="29LoopPhi" data-ref-filename="29LoopPhi">LoopPhi</a>}, <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>)</a>)</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#36StartReg" title='StartReg' data-ref="36StartReg" data-ref-filename="36StartReg">StartReg</a>, &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRlrRegClass" title='llvm::ARM::GPRlrRegClass' data-ref="llvm::ARM::GPRlrRegClass" data-ref-filename="llvm..ARM..GPRlrRegClass">GPRlrRegClass</a>);</td></tr>
<tr><th id="243">243</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34PhiReg" title='PhiReg' data-ref="34PhiReg" data-ref-filename="34PhiReg">PhiReg</a>, &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRlrRegClass" title='llvm::ARM::GPRlrRegClass' data-ref="llvm::ARM::GPRlrRegClass" data-ref-filename="llvm..ARM..GPRlrRegClass">GPRlrRegClass</a>);</td></tr>
<tr><th id="244">244</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#35DecReg" title='DecReg' data-ref="35DecReg" data-ref-filename="35DecReg">DecReg</a>, &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::GPRlrRegClass" title='llvm::ARM::GPRlrRegClass' data-ref="llvm::ARM::GPRlrRegClass" data-ref-filename="llvm..ARM..GPRlrRegClass">GPRlrRegClass</a>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <b>if</b> (<a class="local col9 ref" href="#29LoopPhi" title='LoopPhi' data-ref="29LoopPhi" data-ref-filename="29LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col7 ref" href="#27ML" title='ML' data-ref="27ML" data-ref-filename="27ML">ML</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopLatchEv" title='llvm::LoopBase::getLoopLatch' data-ref="_ZNK4llvm8LoopBase12getLoopLatchEv" data-ref-filename="_ZNK4llvm8LoopBase12getLoopLatchEv">getLoopLatch</a>()) {</td></tr>
<tr><th id="247">247</th><td>    <a class="local col9 ref" href="#29LoopPhi" title='LoopPhi' data-ref="29LoopPhi" data-ref-filename="29LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#36StartReg" title='StartReg' data-ref="36StartReg" data-ref-filename="36StartReg">StartReg</a>);</td></tr>
<tr><th id="248">248</th><td>    <a class="local col9 ref" href="#29LoopPhi" title='LoopPhi' data-ref="29LoopPhi" data-ref-filename="29LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#35DecReg" title='DecReg' data-ref="35DecReg" data-ref-filename="35DecReg">DecReg</a>);</td></tr>
<tr><th id="249">249</th><td>  } <b>else</b> {</td></tr>
<tr><th id="250">250</th><td>    <a class="local col9 ref" href="#29LoopPhi" title='LoopPhi' data-ref="29LoopPhi" data-ref-filename="29LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#36StartReg" title='StartReg' data-ref="36StartReg" data-ref-filename="36StartReg">StartReg</a>);</td></tr>
<tr><th id="251">251</th><td>    <a class="local col9 ref" href="#29LoopPhi" title='LoopPhi' data-ref="29LoopPhi" data-ref-filename="29LoopPhi">LoopPhi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#35DecReg" title='DecReg' data-ref="35DecReg" data-ref-filename="35DecReg">DecReg</a>);</td></tr>
<tr><th id="252">252</th><td>  }</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i>// Replace the loop dec and loop end as a single instruction.</i></td></tr>
<tr><th id="255">255</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="45MI" title='MI' data-type='llvm::MachineInstrBuilder' data-ref="45MI" data-ref-filename="45MI">MI</dfn> =</td></tr>
<tr><th id="256">256</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#28LoopEnd" title='LoopEnd' data-ref="28LoopEnd" data-ref-filename="28LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'>*<a class="local col8 ref" href="#28LoopEnd" title='LoopEnd' data-ref="28LoopEnd" data-ref-filename="28LoopEnd">LoopEnd</a></span>, <a class="local col8 ref" href="#28LoopEnd" title='LoopEnd' data-ref="28LoopEnd" data-ref-filename="28LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="257">257</th><td>              <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::TII" title='(anonymous namespace)::MVEVPTOptimisations::TII' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::TII" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LoopEndDec" title='llvm::ARM::t2LoopEndDec' data-ref="llvm::ARM::t2LoopEndDec" data-ref-filename="llvm..ARM..t2LoopEndDec">t2LoopEndDec</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#35DecReg" title='DecReg' data-ref="35DecReg" data-ref-filename="35DecReg">DecReg</a>)</td></tr>
<tr><th id="258">258</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34PhiReg" title='PhiReg' data-ref="34PhiReg" data-ref-filename="34PhiReg">PhiReg</a>)</td></tr>
<tr><th id="259">259</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#28LoopEnd" title='LoopEnd' data-ref="28LoopEnd" data-ref-filename="28LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="260">260</th><td>  (<em>void</em>)<a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI" data-ref-filename="45MI">MI</a>;</td></tr>
<tr><th id="261">261</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Merged LoopDec and End into: "</q> &lt;&lt; *MI.getInstr());</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <a class="local col1 ref" href="#31LoopDec" title='LoopDec' data-ref="31LoopDec" data-ref-filename="31LoopDec">LoopDec</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="264">264</th><td>  <a class="local col8 ref" href="#28LoopEnd" title='LoopEnd' data-ref="28LoopEnd" data-ref-filename="28LoopEnd">LoopEnd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="265">265</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col6 decl" id="46MI" title='MI' data-type='llvm::MachineInstr *' data-ref="46MI" data-ref-filename="46MI">MI</dfn> : <a class="local col7 ref" href="#37Copies" title='Copies' data-ref="37Copies" data-ref-filename="37Copies">Copies</a>)</td></tr>
<tr><th id="266">266</th><td>    <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI" data-ref-filename="46MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="267">267</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="268">268</th><td>}</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE">// Convert t2DoLoopStart to t2DoLoopStartTP if the loop contains VCTP</i></td></tr>
<tr><th id="271">271</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE">// instructions. This keeps the VCTP count reg operand on the t2DoLoopStartTP</i></td></tr>
<tr><th id="272">272</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE">// instruction, making the backend ARMLowOverheadLoops passes job of finding the</i></td></tr>
<tr><th id="273">273</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE">// VCTP operand much simpler.</i></td></tr>
<tr><th id="274">274</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE" title='(anonymous namespace)::MVEVPTOptimisations::ConvertTailPredLoop' data-type='bool (anonymous namespace)::MVEVPTOptimisations::ConvertTailPredLoop(llvm::MachineLoop * ML, llvm::MachineDominatorTree * DT)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE">ConvertTailPredLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop" data-ref-filename="llvm..MachineLoop">MachineLoop</a> *<dfn class="local col7 decl" id="47ML" title='ML' data-type='llvm::MachineLoop *' data-ref="47ML" data-ref-filename="47ML">ML</dfn>,</td></tr>
<tr><th id="275">275</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col8 decl" id="48DT" title='DT' data-type='llvm::MachineDominatorTree *' data-ref="48DT" data-ref-filename="48DT">DT</dfn>) {</td></tr>
<tr><th id="276">276</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"ConvertTailPredLoop on loop "</q></td></tr>
<tr><th id="277">277</th><td>                    &lt;&lt; ML-&gt;getHeader()-&gt;getName() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i>// Find some loop components including the LoopEnd/Dec/Start, and any VCTP's</i></td></tr>
<tr><th id="280">280</th><td><i>  // in the loop.</i></td></tr>
<tr><th id="281">281</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="49LoopEnd" title='LoopEnd' data-type='llvm::MachineInstr *' data-ref="49LoopEnd" data-ref-filename="49LoopEnd">LoopEnd</dfn>, *<dfn class="local col0 decl" id="50LoopPhi" title='LoopPhi' data-type='llvm::MachineInstr *' data-ref="50LoopPhi" data-ref-filename="50LoopPhi">LoopPhi</dfn>, *<dfn class="local col1 decl" id="51LoopStart" title='LoopStart' data-type='llvm::MachineInstr *' data-ref="51LoopStart" data-ref-filename="51LoopStart">LoopStart</dfn>, *<dfn class="local col2 decl" id="52LoopDec" title='LoopDec' data-type='llvm::MachineInstr *' data-ref="52LoopDec" data-ref-filename="52LoopDec">LoopDec</dfn>;</td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_" title='findLoopComponents' data-use='c' data-ref="_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_" data-ref-filename="_ZL18findLoopComponentsPN4llvm11MachineLoopEPNS_19MachineRegisterInfoERPNS_12MachineInstrES6_S6_S6_">findLoopComponents</a>(<a class="local col7 ref" href="#47ML" title='ML' data-ref="47ML" data-ref-filename="47ML">ML</a>, <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>, <span class='refarg'><a class="local col1 ref" href="#51LoopStart" title='LoopStart' data-ref="51LoopStart" data-ref-filename="51LoopStart">LoopStart</a></span>, <span class='refarg'><a class="local col0 ref" href="#50LoopPhi" title='LoopPhi' data-ref="50LoopPhi" data-ref-filename="50LoopPhi">LoopPhi</a></span>, <span class='refarg'><a class="local col2 ref" href="#52LoopDec" title='LoopDec' data-ref="52LoopDec" data-ref-filename="52LoopDec">LoopDec</a></span>, <span class='refarg'><a class="local col9 ref" href="#49LoopEnd" title='LoopEnd' data-ref="49LoopEnd" data-ref-filename="49LoopEnd">LoopEnd</a></span>))</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="284">284</th><td>  <b>if</b> (<a class="local col2 ref" href="#52LoopDec" title='LoopDec' data-ref="52LoopDec" data-ref-filename="52LoopDec">LoopDec</a> != <a class="local col9 ref" href="#49LoopEnd" title='LoopEnd' data-ref="49LoopEnd" data-ref-filename="49LoopEnd">LoopEnd</a>)</td></tr>
<tr><th id="285">285</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="53VCTPs" title='VCTPs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="53VCTPs" data-ref-filename="53VCTPs">VCTPs</dfn>;</td></tr>
<tr><th id="288">288</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="54BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="54BB" data-ref-filename="54BB">BB</dfn> : <a class="local col7 ref" href="#47ML" title='ML' data-ref="47ML" data-ref-filename="47ML">ML</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase6blocksEv" title='llvm::LoopBase::blocks' data-ref="_ZNK4llvm8LoopBase6blocksEv" data-ref-filename="_ZNK4llvm8LoopBase6blocksEv">blocks</a>())</td></tr>
<tr><th id="289">289</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="55MI" data-ref-filename="55MI">MI</dfn> : *<a class="local col4 ref" href="#54BB" title='BB' data-ref="54BB" data-ref-filename="54BB">BB</a>)</td></tr>
<tr><th id="290">290</th><td>      <b>if</b> (<a class="ref fn" href="MVETailPredUtils.h.html#_ZN4llvmL6isVCTPEPKNS_12MachineInstrE" title='llvm::isVCTP' data-ref="_ZN4llvmL6isVCTPEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvmL6isVCTPEPKNS_12MachineInstrE">isVCTP</a>(&amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>))</td></tr>
<tr><th id="291">291</th><td>        <a class="local col3 ref" href="#53VCTPs" title='VCTPs' data-ref="53VCTPs" data-ref-filename="53VCTPs">VCTPs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>);</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <b>if</b> (<a class="local col3 ref" href="#53VCTPs" title='VCTPs' data-ref="53VCTPs" data-ref-filename="53VCTPs">VCTPs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="294">294</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  no VCTPs\n"</q>);</td></tr>
<tr><th id="295">295</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="296">296</th><td>  }</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <i>// Check all VCTPs are the same.</i></td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="56FirstVCTP" title='FirstVCTP' data-type='llvm::MachineInstr *' data-ref="56FirstVCTP" data-ref-filename="56FirstVCTP">FirstVCTP</dfn> = *<a class="local col3 ref" href="#53VCTPs" title='VCTPs' data-ref="53VCTPs" data-ref-filename="53VCTPs">VCTPs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>();</td></tr>
<tr><th id="300">300</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="57VCTP" title='VCTP' data-type='llvm::MachineInstr *' data-ref="57VCTP" data-ref-filename="57VCTP">VCTP</dfn> : <a class="local col3 ref" href="#53VCTPs" title='VCTPs' data-ref="53VCTPs" data-ref-filename="53VCTPs">VCTPs</a>) {</td></tr>
<tr><th id="301">301</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  with VCTP "</q> &lt;&lt; *VCTP);</td></tr>
<tr><th id="302">302</th><td>    <b>if</b> (<a class="local col7 ref" href="#57VCTP" title='VCTP' data-ref="57VCTP" data-ref-filename="57VCTP">VCTP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col6 ref" href="#56FirstVCTP" title='FirstVCTP' data-ref="56FirstVCTP" data-ref-filename="56FirstVCTP">FirstVCTP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() ||</td></tr>
<tr><th id="303">303</th><td>        <a class="local col7 ref" href="#57VCTP" title='VCTP' data-ref="57VCTP" data-ref-filename="57VCTP">VCTP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col6 ref" href="#56FirstVCTP" title='FirstVCTP' data-ref="56FirstVCTP" data-ref-filename="56FirstVCTP">FirstVCTP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="304">304</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  VCTP's are not identical\n"</q>);</td></tr>
<tr><th id="305">305</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="306">306</th><td>    }</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i>// Check for the register being used can be setup before the loop. We expect</i></td></tr>
<tr><th id="310">310</th><td><i>  // this to be:</i></td></tr>
<tr><th id="311">311</th><td><i>  //   $vx = ...</i></td></tr>
<tr><th id="312">312</th><td><i>  // loop:</i></td></tr>
<tr><th id="313">313</th><td><i>  //   $vp = PHI [ $vx ], [ $vd ]</i></td></tr>
<tr><th id="314">314</th><td><i>  //   ..</i></td></tr>
<tr><th id="315">315</th><td><i>  //   $vpr = VCTP $vp</i></td></tr>
<tr><th id="316">316</th><td><i>  //   ..</i></td></tr>
<tr><th id="317">317</th><td><i>  //   $vd = t2SUBri $vp, #n</i></td></tr>
<tr><th id="318">318</th><td><i>  //   ..</i></td></tr>
<tr><th id="319">319</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="58CountReg" title='CountReg' data-type='llvm::Register' data-ref="58CountReg" data-ref-filename="58CountReg">CountReg</dfn> = <a class="local col6 ref" href="#56FirstVCTP" title='FirstVCTP' data-ref="56FirstVCTP" data-ref-filename="56FirstVCTP">FirstVCTP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="320">320</th><td>  <b>if</b> (!<a class="local col8 ref" href="#58CountReg" title='CountReg' data-ref="58CountReg" data-ref-filename="58CountReg">CountReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="321">321</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  cannot determine VCTP PHI\n"</q>);</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="323">323</th><td>  }</td></tr>
<tr><th id="324">324</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="59Phi" title='Phi' data-type='llvm::MachineInstr *' data-ref="59Phi" data-ref-filename="59Phi">Phi</dfn> = <a class="tu ref fn" href="#_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" title='LookThroughCOPY' data-use='c' data-ref="_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" data-ref-filename="_ZL15LookThroughCOPYPN4llvm12MachineInstrEPNS_19MachineRegisterInfoE">LookThroughCOPY</a>(<a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#58CountReg" title='CountReg' data-ref="58CountReg" data-ref-filename="58CountReg">CountReg</a>), <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>);</td></tr>
<tr><th id="325">325</th><td>  <b>if</b> (!<a class="local col9 ref" href="#59Phi" title='Phi' data-ref="59Phi" data-ref-filename="59Phi">Phi</a> || <a class="local col9 ref" href="#59Phi" title='Phi' data-ref="59Phi" data-ref-filename="59Phi">Phi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI" data-ref-filename="llvm..TargetOpcode..PHI">PHI</a> ||</td></tr>
<tr><th id="326">326</th><td>      <a class="local col9 ref" href="#59Phi" title='Phi' data-ref="59Phi" data-ref-filename="59Phi">Phi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() != <var>5</var> ||</td></tr>
<tr><th id="327">327</th><td>      (<a class="local col9 ref" href="#59Phi" title='Phi' data-ref="59Phi" data-ref-filename="59Phi">Phi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != <a class="local col7 ref" href="#47ML" title='ML' data-ref="47ML" data-ref-filename="47ML">ML</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopLatchEv" title='llvm::LoopBase::getLoopLatch' data-ref="_ZNK4llvm8LoopBase12getLoopLatchEv" data-ref-filename="_ZNK4llvm8LoopBase12getLoopLatchEv">getLoopLatch</a>() &amp;&amp;</td></tr>
<tr><th id="328">328</th><td>       <a class="local col9 ref" href="#59Phi" title='Phi' data-ref="59Phi" data-ref-filename="59Phi">Phi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() != <a class="local col7 ref" href="#47ML" title='ML' data-ref="47ML" data-ref-filename="47ML">ML</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopLatchEv" title='llvm::LoopBase::getLoopLatch' data-ref="_ZNK4llvm8LoopBase12getLoopLatchEv" data-ref-filename="_ZNK4llvm8LoopBase12getLoopLatchEv">getLoopLatch</a>())) {</td></tr>
<tr><th id="329">329</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  cannot determine VCTP Count\n"</q>);</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td>  <a class="local col8 ref" href="#58CountReg" title='CountReg' data-ref="58CountReg" data-ref-filename="58CountReg">CountReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#59Phi" title='Phi' data-ref="59Phi" data-ref-filename="59Phi">Phi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col7 ref" href="#47ML" title='ML' data-ref="47ML" data-ref-filename="47ML">ML</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase12getLoopLatchEv" title='llvm::LoopBase::getLoopLatch' data-ref="_ZNK4llvm8LoopBase12getLoopLatchEv" data-ref-filename="_ZNK4llvm8LoopBase12getLoopLatchEv">getLoopLatch</a>()</td></tr>
<tr><th id="333">333</th><td>                 ? <a class="local col9 ref" href="#59Phi" title='Phi' data-ref="59Phi" data-ref-filename="59Phi">Phi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()</td></tr>
<tr><th id="334">334</th><td>                 : <a class="local col9 ref" href="#59Phi" title='Phi' data-ref="59Phi" data-ref-filename="59Phi">Phi</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <i>// Replace the t2DoLoopStart with the t2DoLoopStartTP, move it to the end of</i></td></tr>
<tr><th id="337">337</th><td><i>  // the preheader and add the new CountReg to it. We attempt to place it late</i></td></tr>
<tr><th id="338">338</th><td><i>  // in the preheader, but may need to move that earlier based on uses.</i></td></tr>
<tr><th id="339">339</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="60MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="60MBB" data-ref-filename="60MBB">MBB</dfn> = <a class="local col1 ref" href="#51LoopStart" title='LoopStart' data-ref="51LoopStart" data-ref-filename="51LoopStart">LoopStart</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="340">340</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="61InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="61InsertPt" data-ref-filename="61InsertPt">InsertPt</dfn> = <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="341">341</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="62Use" data-ref-filename="62Use">Use</dfn> :</td></tr>
<tr><th id="342">342</th><td>       <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE">use_instructions</a>(<a class="local col1 ref" href="#51LoopStart" title='LoopStart' data-ref="51LoopStart" data-ref-filename="51LoopStart">LoopStart</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="343">343</th><td>    <b>if</b> ((<a class="local col1 ref" href="#61InsertPt" title='InsertPt' data-ref="61InsertPt" data-ref-filename="61InsertPt">InsertPt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; !<a class="local col8 ref" href="#48DT" title='DT' data-ref="48DT" data-ref-filename="48DT">DT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_12MachineInstrES3_">dominates</a>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#61InsertPt" title='InsertPt' data-ref="61InsertPt" data-ref-filename="61InsertPt">InsertPt</a>, &amp;<a class="local col2 ref" href="#62Use" title='Use' data-ref="62Use" data-ref-filename="62Use">Use</a>)) ||</td></tr>
<tr><th id="344">344</th><td>        !<a class="local col8 ref" href="#48DT" title='DT' data-ref="48DT" data-ref-filename="48DT">DT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col7 ref" href="#47ML" title='ML' data-ref="47ML" data-ref-filename="47ML">ML</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv" data-ref-filename="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>(), <a class="local col2 ref" href="#62Use" title='Use' data-ref="62Use" data-ref-filename="62Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())) {</td></tr>
<tr><th id="345">345</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  InsertPt could not be a terminator!\n"</q>);</td></tr>
<tr><th id="346">346</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="347">347</th><td>    }</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="63MI" title='MI' data-type='llvm::MachineInstrBuilder' data-ref="63MI" data-ref-filename="63MI">MI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#61InsertPt" title='InsertPt' data-ref="61InsertPt" data-ref-filename="61InsertPt">InsertPt</a>, <a class="local col1 ref" href="#51LoopStart" title='LoopStart' data-ref="51LoopStart" data-ref-filename="51LoopStart">LoopStart</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="350">350</th><td>                                   <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::TII" title='(anonymous namespace)::MVEVPTOptimisations::TII' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::TII" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2DoLoopStartTP" title='llvm::ARM::t2DoLoopStartTP' data-ref="llvm::ARM::t2DoLoopStartTP" data-ref-filename="llvm..ARM..t2DoLoopStartTP">t2DoLoopStartTP</a>))</td></tr>
<tr><th id="351">351</th><td>                               .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#51LoopStart" title='LoopStart' data-ref="51LoopStart" data-ref-filename="51LoopStart">LoopStart</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="352">352</th><td>                               .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#51LoopStart" title='LoopStart' data-ref="51LoopStart" data-ref-filename="51LoopStart">LoopStart</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="353">353</th><td>                               .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#58CountReg" title='CountReg' data-ref="58CountReg" data-ref-filename="58CountReg">CountReg</a>);</td></tr>
<tr><th id="354">354</th><td>  (<em>void</em>)<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI" data-ref-filename="63MI">MI</a>;</td></tr>
<tr><th id="355">355</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Replacing "</q> &lt;&lt; *LoopStart &lt;&lt; <q>"  with "</q></td></tr>
<tr><th id="356">356</th><td>                    &lt;&lt; *MI.getInstr());</td></tr>
<tr><th id="357">357</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#58CountReg" title='CountReg' data-ref="58CountReg" data-ref-filename="58CountReg">CountReg</a>, &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::rGPRRegClass" title='llvm::ARM::rGPRRegClass' data-ref="llvm::ARM::rGPRRegClass" data-ref-filename="llvm..ARM..rGPRRegClass">rGPRRegClass</a>);</td></tr>
<tr><th id="358">358</th><td>  <a class="local col1 ref" href="#51LoopStart" title='LoopStart' data-ref="51LoopStart" data-ref-filename="51LoopStart">LoopStart</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="361">361</th><td>}</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><i  data-doc="_ZL6IsVCMPj">// Returns true if Opcode is any VCMP Opcode.</i></td></tr>
<tr><th id="364">364</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL6IsVCMPj" title='IsVCMP' data-type='bool IsVCMP(unsigned int Opcode)' data-ref="_ZL6IsVCMPj" data-ref-filename="_ZL6IsVCMPj">IsVCMP</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="64Opcode" title='Opcode' data-type='unsigned int' data-ref="64Opcode" data-ref-filename="64Opcode">Opcode</dfn>) { <b>return</b> <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL15VCMPOpcodeToVPTEj" title='llvm::VCMPOpcodeToVPT' data-ref="_ZN4llvmL15VCMPOpcodeToVPTEj" data-ref-filename="_ZN4llvmL15VCMPOpcodeToVPTEj">VCMPOpcodeToVPT</a>(<a class="local col4 ref" href="#64Opcode" title='Opcode' data-ref="64Opcode" data-ref-filename="64Opcode">Opcode</a>) != <var>0</var>; }</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><i  data-doc="_ZL22CanHaveSwappedOperandsj">// Returns true if a VCMP with this Opcode can have its operands swapped.</i></td></tr>
<tr><th id="367">367</th><td><i  data-doc="_ZL22CanHaveSwappedOperandsj">// There is 2 kind of VCMP that can't have their operands swapped: Float VCMPs,</i></td></tr>
<tr><th id="368">368</th><td><i  data-doc="_ZL22CanHaveSwappedOperandsj">// and VCMPr instructions (since the r is always on the right).</i></td></tr>
<tr><th id="369">369</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL22CanHaveSwappedOperandsj" title='CanHaveSwappedOperands' data-type='bool CanHaveSwappedOperands(unsigned int Opcode)' data-ref="_ZL22CanHaveSwappedOperandsj" data-ref-filename="_ZL22CanHaveSwappedOperandsj">CanHaveSwappedOperands</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="65Opcode" title='Opcode' data-type='unsigned int' data-ref="65Opcode" data-ref-filename="65Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="370">370</th><td>  <b>switch</b> (<a class="local col5 ref" href="#65Opcode" title='Opcode' data-ref="65Opcode" data-ref-filename="65Opcode">Opcode</a>) {</td></tr>
<tr><th id="371">371</th><td>  <b>default</b>:</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="373">373</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPf32" title='llvm::ARM::MVE_VCMPf32' data-ref="llvm::ARM::MVE_VCMPf32" data-ref-filename="llvm..ARM..MVE_VCMPf32">MVE_VCMPf32</a>:</td></tr>
<tr><th id="374">374</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPf16" title='llvm::ARM::MVE_VCMPf16' data-ref="llvm::ARM::MVE_VCMPf16" data-ref-filename="llvm..ARM..MVE_VCMPf16">MVE_VCMPf16</a>:</td></tr>
<tr><th id="375">375</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPf32r" title='llvm::ARM::MVE_VCMPf32r' data-ref="llvm::ARM::MVE_VCMPf32r" data-ref-filename="llvm..ARM..MVE_VCMPf32r">MVE_VCMPf32r</a>:</td></tr>
<tr><th id="376">376</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPf16r" title='llvm::ARM::MVE_VCMPf16r' data-ref="llvm::ARM::MVE_VCMPf16r" data-ref-filename="llvm..ARM..MVE_VCMPf16r">MVE_VCMPf16r</a>:</td></tr>
<tr><th id="377">377</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPi8r" title='llvm::ARM::MVE_VCMPi8r' data-ref="llvm::ARM::MVE_VCMPi8r" data-ref-filename="llvm..ARM..MVE_VCMPi8r">MVE_VCMPi8r</a>:</td></tr>
<tr><th id="378">378</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPi16r" title='llvm::ARM::MVE_VCMPi16r' data-ref="llvm::ARM::MVE_VCMPi16r" data-ref-filename="llvm..ARM..MVE_VCMPi16r">MVE_VCMPi16r</a>:</td></tr>
<tr><th id="379">379</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPi32r" title='llvm::ARM::MVE_VCMPi32r' data-ref="llvm::ARM::MVE_VCMPi32r" data-ref-filename="llvm..ARM..MVE_VCMPi32r">MVE_VCMPi32r</a>:</td></tr>
<tr><th id="380">380</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPu8r" title='llvm::ARM::MVE_VCMPu8r' data-ref="llvm::ARM::MVE_VCMPu8r" data-ref-filename="llvm..ARM..MVE_VCMPu8r">MVE_VCMPu8r</a>:</td></tr>
<tr><th id="381">381</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPu16r" title='llvm::ARM::MVE_VCMPu16r' data-ref="llvm::ARM::MVE_VCMPu16r" data-ref-filename="llvm..ARM..MVE_VCMPu16r">MVE_VCMPu16r</a>:</td></tr>
<tr><th id="382">382</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPu32r" title='llvm::ARM::MVE_VCMPu32r' data-ref="llvm::ARM::MVE_VCMPu32r" data-ref-filename="llvm..ARM..MVE_VCMPu32r">MVE_VCMPu32r</a>:</td></tr>
<tr><th id="383">383</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPs8r" title='llvm::ARM::MVE_VCMPs8r' data-ref="llvm::ARM::MVE_VCMPs8r" data-ref-filename="llvm..ARM..MVE_VCMPs8r">MVE_VCMPs8r</a>:</td></tr>
<tr><th id="384">384</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPs16r" title='llvm::ARM::MVE_VCMPs16r' data-ref="llvm::ARM::MVE_VCMPs16r" data-ref-filename="llvm..ARM..MVE_VCMPs16r">MVE_VCMPs16r</a>:</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VCMPs32r" title='llvm::ARM::MVE_VCMPs32r' data-ref="llvm::ARM::MVE_VCMPs32r" data-ref-filename="llvm..ARM..MVE_VCMPs32r">MVE_VCMPs32r</a>:</td></tr>
<tr><th id="386">386</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td>}</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><i  data-doc="_ZL11GetCondCodeRN4llvm12MachineInstrE">// Returns the CondCode of a VCMP Instruction.</i></td></tr>
<tr><th id="391">391</th><td><em>static</em> <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="tu decl def fn" id="_ZL11GetCondCodeRN4llvm12MachineInstrE" title='GetCondCode' data-type='ARMCC::CondCodes GetCondCode(llvm::MachineInstr &amp; Instr)' data-ref="_ZL11GetCondCodeRN4llvm12MachineInstrE" data-ref-filename="_ZL11GetCondCodeRN4llvm12MachineInstrE">GetCondCode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="66Instr" data-ref-filename="66Instr">Instr</dfn>) {</td></tr>
<tr><th id="392">392</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IsVCMP(Instr.getOpcode()) &amp;&amp; <q>"Inst must be a VCMP"</q>);</td></tr>
<tr><th id="393">393</th><td>  <b>return</b> <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a>(<a class="local col6 ref" href="#66Instr" title='Instr' data-ref="66Instr" data-ref-filename="66Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="394">394</th><td>}</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i  data-doc="_ZL17IsVPNOTEquivalentRN4llvm12MachineInstrES1_">// Returns true if Cond is equivalent to a VPNOT instruction on the result of</i></td></tr>
<tr><th id="397">397</th><td><i  data-doc="_ZL17IsVPNOTEquivalentRN4llvm12MachineInstrES1_">// Prev. Cond and Prev must be VCMPs.</i></td></tr>
<tr><th id="398">398</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17IsVPNOTEquivalentRN4llvm12MachineInstrES1_" title='IsVPNOTEquivalent' data-type='bool IsVPNOTEquivalent(llvm::MachineInstr &amp; Cond, llvm::MachineInstr &amp; Prev)' data-ref="_ZL17IsVPNOTEquivalentRN4llvm12MachineInstrES1_" data-ref-filename="_ZL17IsVPNOTEquivalentRN4llvm12MachineInstrES1_">IsVPNOTEquivalent</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="67Cond" title='Cond' data-type='llvm::MachineInstr &amp;' data-ref="67Cond" data-ref-filename="67Cond">Cond</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="68Prev" title='Prev' data-type='llvm::MachineInstr &amp;' data-ref="68Prev" data-ref-filename="68Prev">Prev</dfn>) {</td></tr>
<tr><th id="399">399</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IsVCMP(Cond.getOpcode()) &amp;&amp; IsVCMP(Prev.getOpcode()));</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i>// Opcodes must match.</i></td></tr>
<tr><th id="402">402</th><td>  <b>if</b> (<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond" data-ref-filename="67Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col8 ref" href="#68Prev" title='Prev' data-ref="68Prev" data-ref-filename="68Prev">Prev</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="403">403</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="69CondOP1" title='CondOP1' data-type='llvm::MachineOperand &amp;' data-ref="69CondOP1" data-ref-filename="69CondOP1">CondOP1</dfn> = <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond" data-ref-filename="67Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), &amp;<dfn class="local col0 decl" id="70CondOP2" title='CondOP2' data-type='llvm::MachineOperand &amp;' data-ref="70CondOP2" data-ref-filename="70CondOP2">CondOP2</dfn> = <a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond" data-ref-filename="67Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="406">406</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="71PrevOP1" title='PrevOP1' data-type='llvm::MachineOperand &amp;' data-ref="71PrevOP1" data-ref-filename="71PrevOP1">PrevOP1</dfn> = <a class="local col8 ref" href="#68Prev" title='Prev' data-ref="68Prev" data-ref-filename="68Prev">Prev</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), &amp;<dfn class="local col2 decl" id="72PrevOP2" title='PrevOP2' data-type='llvm::MachineOperand &amp;' data-ref="72PrevOP2" data-ref-filename="72PrevOP2">PrevOP2</dfn> = <a class="local col8 ref" href="#68Prev" title='Prev' data-ref="68Prev" data-ref-filename="68Prev">Prev</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <i>// If the VCMP has the opposite condition with the same operands, we can</i></td></tr>
<tr><th id="409">409</th><td><i>  // replace it with a VPNOT</i></td></tr>
<tr><th id="410">410</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col3 decl" id="73ExpectedCode" title='ExpectedCode' data-type='ARMCC::CondCodes' data-ref="73ExpectedCode" data-ref-filename="73ExpectedCode">ExpectedCode</dfn> = <a class="tu ref fn" href="#_ZL11GetCondCodeRN4llvm12MachineInstrE" title='GetCondCode' data-use='c' data-ref="_ZL11GetCondCodeRN4llvm12MachineInstrE" data-ref-filename="_ZL11GetCondCodeRN4llvm12MachineInstrE">GetCondCode</a>(<span class='refarg'><a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond" data-ref-filename="67Cond">Cond</a></span>);</td></tr>
<tr><th id="411">411</th><td>  <a class="local col3 ref" href="#73ExpectedCode" title='ExpectedCode' data-ref="73ExpectedCode" data-ref-filename="73ExpectedCode">ExpectedCode</a> = <span class="namespace">ARMCC::</span><a class="ref fn" href="Utils/ARMBaseInfo.h.html#_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE" title='llvm::ARMCC::getOppositeCondition' data-ref="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE" data-ref-filename="_ZN4llvm5ARMCCL20getOppositeConditionENS0_9CondCodesE">getOppositeCondition</a>(<a class="local col3 ref" href="#73ExpectedCode" title='ExpectedCode' data-ref="73ExpectedCode" data-ref-filename="73ExpectedCode">ExpectedCode</a>);</td></tr>
<tr><th id="412">412</th><td>  <b>if</b> (<a class="local col3 ref" href="#73ExpectedCode" title='ExpectedCode' data-ref="73ExpectedCode" data-ref-filename="73ExpectedCode">ExpectedCode</a> == <a class="tu ref fn" href="#_ZL11GetCondCodeRN4llvm12MachineInstrE" title='GetCondCode' data-use='c' data-ref="_ZL11GetCondCodeRN4llvm12MachineInstrE" data-ref-filename="_ZL11GetCondCodeRN4llvm12MachineInstrE">GetCondCode</a>(<span class='refarg'><a class="local col8 ref" href="#68Prev" title='Prev' data-ref="68Prev" data-ref-filename="68Prev">Prev</a></span>))</td></tr>
<tr><th id="413">413</th><td>    <b>if</b> (<a class="local col9 ref" href="#69CondOP1" title='CondOP1' data-ref="69CondOP1" data-ref-filename="69CondOP1">CondOP1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col1 ref" href="#71PrevOP1" title='PrevOP1' data-ref="71PrevOP1" data-ref-filename="71PrevOP1">PrevOP1</a>) &amp;&amp; <a class="local col0 ref" href="#70CondOP2" title='CondOP2' data-ref="70CondOP2" data-ref-filename="70CondOP2">CondOP2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col2 ref" href="#72PrevOP2" title='PrevOP2' data-ref="72PrevOP2" data-ref-filename="72PrevOP2">PrevOP2</a>))</td></tr>
<tr><th id="414">414</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="415">415</th><td>  <i>// Check again with operands swapped if possible</i></td></tr>
<tr><th id="416">416</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL22CanHaveSwappedOperandsj" title='CanHaveSwappedOperands' data-use='c' data-ref="_ZL22CanHaveSwappedOperandsj" data-ref-filename="_ZL22CanHaveSwappedOperandsj">CanHaveSwappedOperands</a>(<a class="local col7 ref" href="#67Cond" title='Cond' data-ref="67Cond" data-ref-filename="67Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="417">417</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="418">418</th><td>  <a class="local col3 ref" href="#73ExpectedCode" title='ExpectedCode' data-ref="73ExpectedCode" data-ref-filename="73ExpectedCode">ExpectedCode</a> = <span class="namespace">ARMCC::</span><a class="ref fn" href="Utils/ARMBaseInfo.h.html#_ZN4llvm5ARMCCL19getSwappedConditionENS0_9CondCodesE" title='llvm::ARMCC::getSwappedCondition' data-ref="_ZN4llvm5ARMCCL19getSwappedConditionENS0_9CondCodesE" data-ref-filename="_ZN4llvm5ARMCCL19getSwappedConditionENS0_9CondCodesE">getSwappedCondition</a>(<a class="local col3 ref" href="#73ExpectedCode" title='ExpectedCode' data-ref="73ExpectedCode" data-ref-filename="73ExpectedCode">ExpectedCode</a>);</td></tr>
<tr><th id="419">419</th><td>  <b>return</b> <a class="local col3 ref" href="#73ExpectedCode" title='ExpectedCode' data-ref="73ExpectedCode" data-ref-filename="73ExpectedCode">ExpectedCode</a> == <a class="tu ref fn" href="#_ZL11GetCondCodeRN4llvm12MachineInstrE" title='GetCondCode' data-use='c' data-ref="_ZL11GetCondCodeRN4llvm12MachineInstrE" data-ref-filename="_ZL11GetCondCodeRN4llvm12MachineInstrE">GetCondCode</a>(<span class='refarg'><a class="local col8 ref" href="#68Prev" title='Prev' data-ref="68Prev" data-ref-filename="68Prev">Prev</a></span>) &amp;&amp; <a class="local col9 ref" href="#69CondOP1" title='CondOP1' data-ref="69CondOP1" data-ref-filename="69CondOP1">CondOP1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col2 ref" href="#72PrevOP2" title='PrevOP2' data-ref="72PrevOP2" data-ref-filename="72PrevOP2">PrevOP2</a>) &amp;&amp;</td></tr>
<tr><th id="420">420</th><td>         <a class="local col0 ref" href="#70CondOP2" title='CondOP2' data-ref="70CondOP2" data-ref-filename="70CondOP2">CondOP2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col1 ref" href="#71PrevOP1" title='PrevOP1' data-ref="71PrevOP1" data-ref-filename="71PrevOP1">PrevOP1</a>);</td></tr>
<tr><th id="421">421</th><td>}</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><i  data-doc="_ZL15IsWritingToVCCRRN4llvm12MachineInstrE">// Returns true if Instr writes to VCCR.</i></td></tr>
<tr><th id="424">424</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15IsWritingToVCCRRN4llvm12MachineInstrE" title='IsWritingToVCCR' data-type='bool IsWritingToVCCR(llvm::MachineInstr &amp; Instr)' data-ref="_ZL15IsWritingToVCCRRN4llvm12MachineInstrE" data-ref-filename="_ZL15IsWritingToVCCRRN4llvm12MachineInstrE">IsWritingToVCCR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="74Instr" data-ref-filename="74Instr">Instr</dfn>) {</td></tr>
<tr><th id="425">425</th><td>  <b>if</b> (<a class="local col4 ref" href="#74Instr" title='Instr' data-ref="74Instr" data-ref-filename="74Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>0</var>)</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="427">427</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="75Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="75Dst" data-ref-filename="75Dst">Dst</dfn> = <a class="local col4 ref" href="#74Instr" title='Instr' data-ref="74Instr" data-ref-filename="74Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="428">428</th><td>  <b>if</b> (!<a class="local col5 ref" href="#75Dst" title='Dst' data-ref="75Dst" data-ref-filename="75Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="430">430</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="76DstReg" title='DstReg' data-type='llvm::Register' data-ref="76DstReg" data-ref-filename="76DstReg">DstReg</dfn> = <a class="local col5 ref" href="#75Dst" title='Dst' data-ref="75Dst" data-ref-filename="75Dst">Dst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="431">431</th><td>  <b>if</b> (!<a class="local col6 ref" href="#76DstReg" title='DstReg' data-ref="76DstReg" data-ref-filename="76DstReg">DstReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="432">432</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="433">433</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="77RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="77RegInfo" data-ref-filename="77RegInfo">RegInfo</dfn> = <a class="local col4 ref" href="#74Instr" title='Instr' data-ref="74Instr" data-ref-filename="74Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="434">434</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="78RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="78RegClass" data-ref-filename="78RegClass">RegClass</dfn> = <a class="local col7 ref" href="#77RegInfo" title='RegInfo' data-ref="77RegInfo" data-ref-filename="77RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullENS_8RegisterE">getRegClassOrNull</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#76DstReg" title='DstReg' data-ref="76DstReg" data-ref-filename="76DstReg">DstReg</a>);</td></tr>
<tr><th id="435">435</th><td>  <b>return</b> <a class="local col8 ref" href="#78RegClass" title='RegClass' data-ref="78RegClass" data-ref-filename="78RegClass">RegClass</a> &amp;&amp; (<a class="local col8 ref" href="#78RegClass" title='RegClass' data-ref="78RegClass" data-ref-filename="78RegClass">RegClass</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VCCRRegClassID" title='llvm::ARM::VCCRRegClassID' data-ref="llvm::ARM::VCCRRegClassID" data-ref-filename="llvm..ARM..VCCRRegClassID">VCCRRegClassID</a>);</td></tr>
<tr><th id="436">436</th><td>}</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE">// Transforms</i></td></tr>
<tr><th id="439">439</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE">//    &lt;Instr that uses %A ('User' Operand)&gt;</i></td></tr>
<tr><th id="440">440</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE">// Into</i></td></tr>
<tr><th id="441">441</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE">//    %K = VPNOT %Target</i></td></tr>
<tr><th id="442">442</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE">//    &lt;Instr that uses %K ('User' Operand)&gt;</i></td></tr>
<tr><th id="443">443</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE">// And returns the newly inserted VPNOT.</i></td></tr>
<tr><th id="444">444</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE">// This optimization is done in the hopes of preventing spills/reloads of VPR by</i></td></tr>
<tr><th id="445">445</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE">// reducing the number of VCCR values with overlapping lifetimes.</i></td></tr>
<tr><th id="446">446</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<a class="tu type" href="#(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE" title='(anonymous namespace)::MVEVPTOptimisations::ReplaceRegisterUseWithVPNOT' data-type='llvm::MachineInstr &amp; (anonymous namespace)::MVEVPTOptimisations::ReplaceRegisterUseWithVPNOT(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr &amp; Instr, llvm::MachineOperand &amp; User, llvm::Register Target)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE">ReplaceRegisterUseWithVPNOT</dfn>(</td></tr>
<tr><th id="447">447</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="79MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="79MBB" data-ref-filename="79MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="80Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="80Instr" data-ref-filename="80Instr">Instr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="81User" title='User' data-type='llvm::MachineOperand &amp;' data-ref="81User" data-ref-filename="81User">User</dfn>,</td></tr>
<tr><th id="448">448</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="82Target" title='Target' data-type='llvm::Register' data-ref="82Target" data-ref-filename="82Target">Target</dfn>) {</td></tr>
<tr><th id="449">449</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="83NewResult" title='NewResult' data-type='llvm::Register' data-ref="83NewResult" data-ref-filename="83NewResult">NewResult</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#82Target" title='Target' data-ref="82Target" data-ref-filename="82Target">Target</a>));</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="84MIBuilder" title='MIBuilder' data-type='llvm::MachineInstrBuilder' data-ref="84MIBuilder" data-ref-filename="84MIBuilder">MIBuilder</dfn> =</td></tr>
<tr><th id="452">452</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#79MBB" title='MBB' data-ref="79MBB" data-ref-filename="79MBB">MBB</a></span>, &amp;<a class="local col0 ref" href="#80Instr" title='Instr' data-ref="80Instr" data-ref-filename="80Instr">Instr</a>, <a class="local col0 ref" href="#80Instr" title='Instr' data-ref="80Instr" data-ref-filename="80Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::TII" title='(anonymous namespace)::MVEVPTOptimisations::TII' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::TII" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPNOT" title='llvm::ARM::MVE_VPNOT' data-ref="llvm::ARM::MVE_VPNOT" data-ref-filename="llvm..ARM..MVE_VPNOT">MVE_VPNOT</a>))</td></tr>
<tr><th id="453">453</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#83NewResult" title='NewResult' data-ref="83NewResult" data-ref-filename="83NewResult">NewResult</a>)</td></tr>
<tr><th id="454">454</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#82Target" title='Target' data-ref="82Target" data-ref-filename="82Target">Target</a>);</td></tr>
<tr><th id="455">455</th><td>  <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" title='llvm::addUnpredicatedMveVpredNOp' data-ref="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE">addUnpredicatedMveVpredNOp</a>(<span class='refarg'><a class="local col4 ref" href="#84MIBuilder" title='MIBuilder' data-ref="84MIBuilder" data-ref-filename="84MIBuilder">MIBuilder</a></span>);</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <i>// Make the user use NewResult instead, and clear its kill flag.</i></td></tr>
<tr><th id="458">458</th><td>  <a class="local col1 ref" href="#81User" title='User' data-ref="81User" data-ref-filename="81User">User</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#83NewResult" title='NewResult' data-ref="83NewResult" data-ref-filename="83NewResult">NewResult</a>);</td></tr>
<tr><th id="459">459</th><td>  <a class="local col1 ref" href="#81User" title='User' data-ref="81User" data-ref-filename="81User">User</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"  Inserting VPNOT (for spill prevention): "</q>;</td></tr>
<tr><th id="462">462</th><td>             MIBuilder.getInstr()-&gt;dump());</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <b>return</b> *<a class="local col4 ref" href="#84MIBuilder" title='MIBuilder' data-ref="84MIBuilder" data-ref-filename="84MIBuilder">MIBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="465">465</th><td>}</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><i  data-doc="_ZL24MoveVPNOTBeforeFirstUserRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE">// Moves a VPNOT before its first user if an instruction that uses Reg is found</i></td></tr>
<tr><th id="468">468</th><td><i  data-doc="_ZL24MoveVPNOTBeforeFirstUserRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE">// in-between the VPNOT and its user.</i></td></tr>
<tr><th id="469">469</th><td><i  data-doc="_ZL24MoveVPNOTBeforeFirstUserRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE">// Returns true if there is at least one user of the VPNOT in the block.</i></td></tr>
<tr><th id="470">470</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24MoveVPNOTBeforeFirstUserRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE" title='MoveVPNOTBeforeFirstUser' data-type='bool MoveVPNOTBeforeFirstUser(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator Iter, llvm::Register Reg)' data-ref="_ZL24MoveVPNOTBeforeFirstUserRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE" data-ref-filename="_ZL24MoveVPNOTBeforeFirstUserRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE">MoveVPNOTBeforeFirstUser</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="85MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="85MBB" data-ref-filename="85MBB">MBB</dfn>,</td></tr>
<tr><th id="471">471</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="86Iter" title='Iter' data-type='MachineBasicBlock::iterator' data-ref="86Iter" data-ref-filename="86Iter">Iter</dfn>,</td></tr>
<tr><th id="472">472</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="87Reg" title='Reg' data-type='llvm::Register' data-ref="87Reg" data-ref-filename="87Reg">Reg</dfn>) {</td></tr>
<tr><th id="473">473</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Iter-&gt;getOpcode() == ARM::MVE_VPNOT &amp;&amp; <q>"Not a VPNOT!"</q>);</td></tr>
<tr><th id="474">474</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(getVPTInstrPredicate(*Iter) == ARMVCC::None &amp;&amp;</td></tr>
<tr><th id="475">475</th><td>         <q>"The VPNOT cannot be predicated"</q>);</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="88VPNOT" title='VPNOT' data-type='llvm::MachineInstr &amp;' data-ref="88VPNOT" data-ref-filename="88VPNOT">VPNOT</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#86Iter" title='Iter' data-ref="86Iter" data-ref-filename="86Iter">Iter</a>;</td></tr>
<tr><th id="478">478</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="89VPNOTResult" title='VPNOTResult' data-type='llvm::Register' data-ref="89VPNOTResult" data-ref-filename="89VPNOTResult">VPNOTResult</dfn> = <a class="local col8 ref" href="#88VPNOT" title='VPNOT' data-ref="88VPNOT" data-ref-filename="88VPNOT">VPNOT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="479">479</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="90VPNOTOperand" title='VPNOTOperand' data-type='llvm::Register' data-ref="90VPNOTOperand" data-ref-filename="90VPNOTOperand">VPNOTOperand</dfn> = <a class="local col8 ref" href="#88VPNOT" title='VPNOT' data-ref="88VPNOT" data-ref-filename="88VPNOT">VPNOT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <i>// Whether the VPNOT will need to be moved, and whether we found a user of the</i></td></tr>
<tr><th id="482">482</th><td><i>  // VPNOT.</i></td></tr>
<tr><th id="483">483</th><td>  <em>bool</em> <dfn class="local col1 decl" id="91MustMove" title='MustMove' data-type='bool' data-ref="91MustMove" data-ref-filename="91MustMove">MustMove</dfn> = <b>false</b>, <dfn class="local col2 decl" id="92HasUser" title='HasUser' data-type='bool' data-ref="92HasUser" data-ref-filename="92HasUser">HasUser</dfn> = <b>false</b>;</td></tr>
<tr><th id="484">484</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="93VPNOTOperandKiller" title='VPNOTOperandKiller' data-type='llvm::MachineOperand *' data-ref="93VPNOTOperandKiller" data-ref-filename="93VPNOTOperandKiller">VPNOTOperandKiller</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="485">485</th><td>  <b>for</b> (; <a class="local col6 ref" href="#86Iter" title='Iter' data-ref="86Iter" data-ref-filename="86Iter">Iter</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#85MBB" title='MBB' data-ref="85MBB" data-ref-filename="85MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#86Iter" title='Iter' data-ref="86Iter" data-ref-filename="86Iter">Iter</a>) {</td></tr>
<tr><th id="486">486</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="94MO" title='MO' data-type='llvm::MachineOperand *' data-ref="94MO" data-ref-filename="94MO"><a class="local col4 ref" href="#94MO" title='MO' data-ref="94MO" data-ref-filename="94MO">MO</a></dfn> =</td></tr>
<tr><th id="487">487</th><td>            <a class="local col6 ref" href="#86Iter" title='Iter' data-ref="86Iter" data-ref-filename="86Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#90VPNOTOperand" title='VPNOTOperand' data-ref="90VPNOTOperand" data-ref-filename="90VPNOTOperand">VPNOTOperand</a>, <i>/*isKill*/</i> <b>true</b>)) {</td></tr>
<tr><th id="488">488</th><td>      <i>// If we find the operand that kills the VPNOTOperand's result, save it.</i></td></tr>
<tr><th id="489">489</th><td>      <a class="local col3 ref" href="#93VPNOTOperandKiller" title='VPNOTOperandKiller' data-ref="93VPNOTOperandKiller" data-ref-filename="93VPNOTOperandKiller">VPNOTOperandKiller</a> = <a class="local col4 ref" href="#94MO" title='MO' data-ref="94MO" data-ref-filename="94MO">MO</a>;</td></tr>
<tr><th id="490">490</th><td>    }</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>    <b>if</b> (<a class="local col6 ref" href="#86Iter" title='Iter' data-ref="86Iter" data-ref-filename="86Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#87Reg" title='Reg' data-ref="87Reg" data-ref-filename="87Reg">Reg</a>) != -<var>1</var>) {</td></tr>
<tr><th id="493">493</th><td>      <a class="local col1 ref" href="#91MustMove" title='MustMove' data-ref="91MustMove" data-ref-filename="91MustMove">MustMove</a> = <b>true</b>;</td></tr>
<tr><th id="494">494</th><td>      <b>continue</b>;</td></tr>
<tr><th id="495">495</th><td>    }</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>    <b>if</b> (<a class="local col6 ref" href="#86Iter" title='Iter' data-ref="86Iter" data-ref-filename="86Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#89VPNOTResult" title='VPNOTResult' data-ref="89VPNOTResult" data-ref-filename="89VPNOTResult">VPNOTResult</a>) == -<var>1</var>)</td></tr>
<tr><th id="498">498</th><td>      <b>continue</b>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>    <a class="local col2 ref" href="#92HasUser" title='HasUser' data-ref="92HasUser" data-ref-filename="92HasUser">HasUser</a> = <b>true</b>;</td></tr>
<tr><th id="501">501</th><td>    <b>if</b> (!<a class="local col1 ref" href="#91MustMove" title='MustMove' data-ref="91MustMove" data-ref-filename="91MustMove">MustMove</a>)</td></tr>
<tr><th id="502">502</th><td>      <b>break</b>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>    <i>// Move the VPNOT right before Iter</i></td></tr>
<tr><th id="505">505</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Moving: "</q>; VPNOT.dump(); dbgs() &lt;&lt; <q>"  Before: "</q>;</td></tr>
<tr><th id="506">506</th><td>               Iter-&gt;dump());</td></tr>
<tr><th id="507">507</th><td>    <a class="local col5 ref" href="#85MBB" title='MBB' data-ref="85MBB" data-ref-filename="85MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#86Iter" title='Iter' data-ref="86Iter" data-ref-filename="86Iter">Iter</a>, &amp;<a class="local col5 ref" href="#85MBB" title='MBB' data-ref="85MBB" data-ref-filename="85MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col8 ref" href="#88VPNOT" title='VPNOT' data-ref="88VPNOT" data-ref-filename="88VPNOT">VPNOT</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="508">508</th><td>    <i>// If we move the instr, and its operand was killed earlier, remove the kill</i></td></tr>
<tr><th id="509">509</th><td><i>    // flag.</i></td></tr>
<tr><th id="510">510</th><td>    <b>if</b> (<a class="local col3 ref" href="#93VPNOTOperandKiller" title='VPNOTOperandKiller' data-ref="93VPNOTOperandKiller" data-ref-filename="93VPNOTOperandKiller">VPNOTOperandKiller</a>)</td></tr>
<tr><th id="511">511</th><td>      <a class="local col3 ref" href="#93VPNOTOperandKiller" title='VPNOTOperandKiller' data-ref="93VPNOTOperandKiller" data-ref-filename="93VPNOTOperandKiller">VPNOTOperandKiller</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>    <b>break</b>;</td></tr>
<tr><th id="514">514</th><td>  }</td></tr>
<tr><th id="515">515</th><td>  <b>return</b> <a class="local col2 ref" href="#92HasUser" title='HasUser' data-ref="92HasUser" data-ref-filename="92HasUser">HasUser</a>;</td></tr>
<tr><th id="516">516</th><td>}</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">// This optimisation attempts to reduce the number of overlapping lifetimes of</i></td></tr>
<tr><th id="519">519</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">// VCCR values by replacing uses of old VCCR values with VPNOTs. For example,</i></td></tr>
<tr><th id="520">520</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">// this replaces</i></td></tr>
<tr><th id="521">521</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">//    %A:vccr = (something)</i></td></tr>
<tr><th id="522">522</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">//    %B:vccr = VPNOT %A</i></td></tr>
<tr><th id="523">523</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">//    %Foo = (some op that uses %B)</i></td></tr>
<tr><th id="524">524</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">//    %Bar = (some op that uses %A)</i></td></tr>
<tr><th id="525">525</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">// With</i></td></tr>
<tr><th id="526">526</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">//    %A:vccr = (something)</i></td></tr>
<tr><th id="527">527</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">//    %B:vccr = VPNOT %A</i></td></tr>
<tr><th id="528">528</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">//    %Foo = (some op that uses %B)</i></td></tr>
<tr><th id="529">529</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">//    %TMP2:vccr = VPNOT %B</i></td></tr>
<tr><th id="530">530</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">//    %Bar = (some op that uses %A)</i></td></tr>
<tr><th id="531">531</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MVEVPTOptimisations::ReduceOldVCCRValueUses' data-type='bool (anonymous namespace)::MVEVPTOptimisations::ReduceOldVCCRValueUses(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">ReduceOldVCCRValueUses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="95MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="95MBB" data-ref-filename="95MBB">MBB</dfn>) {</td></tr>
<tr><th id="532">532</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="96Iter" title='Iter' data-type='MachineBasicBlock::iterator' data-ref="96Iter" data-ref-filename="96Iter">Iter</dfn> = <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB" data-ref-filename="95MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col7 decl" id="97End" title='End' data-type='MachineBasicBlock::iterator' data-ref="97End" data-ref-filename="97End">End</dfn> = <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB" data-ref-filename="95MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="533">533</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="98DeadInstructions" title='DeadInstructions' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="98DeadInstructions" data-ref-filename="98DeadInstructions">DeadInstructions</dfn>;</td></tr>
<tr><th id="534">534</th><td>  <em>bool</em> <dfn class="local col9 decl" id="99Modified" title='Modified' data-type='bool' data-ref="99Modified" data-ref-filename="99Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <b>while</b> (<a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#97End" title='End' data-ref="97End" data-ref-filename="97End">End</a>) {</td></tr>
<tr><th id="537">537</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="100VCCRValue" title='VCCRValue' data-type='llvm::Register' data-ref="100VCCRValue" data-ref-filename="100VCCRValue">VCCRValue</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="101OppositeVCCRValue" title='OppositeVCCRValue' data-type='llvm::Register' data-ref="101OppositeVCCRValue" data-ref-filename="101OppositeVCCRValue">OppositeVCCRValue</dfn>;</td></tr>
<tr><th id="538">538</th><td>    <i>// The first loop looks for 2 unpredicated instructions:</i></td></tr>
<tr><th id="539">539</th><td><i>    //    %A:vccr = (instr)     ; A is stored in VCCRValue</i></td></tr>
<tr><th id="540">540</th><td><i>    //    %B:vccr = VPNOT %A    ; B is stored in OppositeVCCRValue</i></td></tr>
<tr><th id="541">541</th><td>    <b>for</b> (; <a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#97End" title='End' data-ref="97End" data-ref-filename="97End">End</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a>) {</td></tr>
<tr><th id="542">542</th><td>      <i>// We're only interested in unpredicated instructions that write to VCCR.</i></td></tr>
<tr><th id="543">543</th><td>      <b>if</b> (!<a class="tu ref fn" href="#_ZL15IsWritingToVCCRRN4llvm12MachineInstrE" title='IsWritingToVCCR' data-use='c' data-ref="_ZL15IsWritingToVCCRRN4llvm12MachineInstrE" data-ref-filename="_ZL15IsWritingToVCCRRN4llvm12MachineInstrE">IsWritingToVCCR</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a></span>) ||</td></tr>
<tr><th id="544">544</th><td>          <a class="ref fn" href="Thumb2InstrInfo.h.html#_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE" title='llvm::getVPTInstrPredicate' data-ref="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE">getVPTInstrPredicate</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a>) != <span class="namespace">ARMVCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMVCC::None" title='llvm::ARMVCC::None' data-ref="llvm::ARMVCC::None" data-ref-filename="llvm..ARMVCC..None">None</a>)</td></tr>
<tr><th id="545">545</th><td>        <b>continue</b>;</td></tr>
<tr><th id="546">546</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="102Dst" title='Dst' data-type='llvm::Register' data-ref="102Dst" data-ref-filename="102Dst">Dst</dfn> = <a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>      <i>// If we already have a VCCRValue, and this is a VPNOT on VCCRValue, we've</i></td></tr>
<tr><th id="549">549</th><td><i>      // found what we were looking for.</i></td></tr>
<tr><th id="550">550</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#100VCCRValue" title='VCCRValue' data-ref="100VCCRValue" data-ref-filename="100VCCRValue">VCCRValue</a> &amp;&amp; <a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPNOT" title='llvm::ARM::MVE_VPNOT' data-ref="llvm::ARM::MVE_VPNOT" data-ref-filename="llvm..ARM..MVE_VPNOT">MVE_VPNOT</a> &amp;&amp;</td></tr>
<tr><th id="551">551</th><td>          <a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#100VCCRValue" title='VCCRValue' data-ref="100VCCRValue" data-ref-filename="100VCCRValue">VCCRValue</a>) != -<var>1</var>) {</td></tr>
<tr><th id="552">552</th><td>        <i>// Move the VPNOT closer to its first user if needed, and ignore if it</i></td></tr>
<tr><th id="553">553</th><td><i>        // has no users.</i></td></tr>
<tr><th id="554">554</th><td>        <b>if</b> (!<a class="tu ref fn" href="#_ZL24MoveVPNOTBeforeFirstUserRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE" title='MoveVPNOTBeforeFirstUser' data-use='c' data-ref="_ZL24MoveVPNOTBeforeFirstUserRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE" data-ref-filename="_ZL24MoveVPNOTBeforeFirstUserRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterE">MoveVPNOTBeforeFirstUser</a>(<span class='refarg'><a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB" data-ref-filename="95MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#100VCCRValue" title='VCCRValue' data-ref="100VCCRValue" data-ref-filename="100VCCRValue">VCCRValue</a>))</td></tr>
<tr><th id="555">555</th><td>          <b>continue</b>;</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>        <a class="local col1 ref" href="#101OppositeVCCRValue" title='OppositeVCCRValue' data-ref="101OppositeVCCRValue" data-ref-filename="101OppositeVCCRValue">OppositeVCCRValue</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col2 ref" href="#102Dst" title='Dst' data-ref="102Dst" data-ref-filename="102Dst">Dst</a>;</td></tr>
<tr><th id="558">558</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a>;</td></tr>
<tr><th id="559">559</th><td>        <b>break</b>;</td></tr>
<tr><th id="560">560</th><td>      }</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>      <i>// Else, just set VCCRValue.</i></td></tr>
<tr><th id="563">563</th><td>      <a class="local col0 ref" href="#100VCCRValue" title='VCCRValue' data-ref="100VCCRValue" data-ref-filename="100VCCRValue">VCCRValue</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col2 ref" href="#102Dst" title='Dst' data-ref="102Dst" data-ref-filename="102Dst">Dst</a>;</td></tr>
<tr><th id="564">564</th><td>    }</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>    <i>// If the first inner loop didn't find anything, stop here.</i></td></tr>
<tr><th id="567">567</th><td>    <b>if</b> (<a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#97End" title='End' data-ref="97End" data-ref-filename="97End">End</a>)</td></tr>
<tr><th id="568">568</th><td>      <b>break</b>;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VCCRValue &amp;&amp; OppositeVCCRValue &amp;&amp;</td></tr>
<tr><th id="571">571</th><td>           <q>"VCCRValue and OppositeVCCRValue shouldn't be empty if the loop "</q></td></tr>
<tr><th id="572">572</th><td>           <q>"stopped before the end of the block!"</q>);</td></tr>
<tr><th id="573">573</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VCCRValue != OppositeVCCRValue &amp;&amp;</td></tr>
<tr><th id="574">574</th><td>           <q>"VCCRValue should not be equal to OppositeVCCRValue!"</q>);</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>    <i>// LastVPNOTResult always contains the same value as OppositeVCCRValue.</i></td></tr>
<tr><th id="577">577</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="103LastVPNOTResult" title='LastVPNOTResult' data-type='llvm::Register' data-ref="103LastVPNOTResult" data-ref-filename="103LastVPNOTResult">LastVPNOTResult</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101OppositeVCCRValue" title='OppositeVCCRValue' data-ref="101OppositeVCCRValue" data-ref-filename="101OppositeVCCRValue">OppositeVCCRValue</a>;</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>    <i>// This second loop tries to optimize the remaining instructions.</i></td></tr>
<tr><th id="580">580</th><td>    <b>for</b> (; <a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#97End" title='End' data-ref="97End" data-ref-filename="97End">End</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a>) {</td></tr>
<tr><th id="581">581</th><td>      <em>bool</em> <dfn class="local col4 decl" id="104IsInteresting" title='IsInteresting' data-type='bool' data-ref="104IsInteresting" data-ref-filename="104IsInteresting">IsInteresting</dfn> = <b>false</b>;</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="105MO" title='MO' data-type='llvm::MachineOperand *' data-ref="105MO" data-ref-filename="105MO"><a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO" data-ref-filename="105MO">MO</a></dfn> = <a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#100VCCRValue" title='VCCRValue' data-ref="100VCCRValue" data-ref-filename="100VCCRValue">VCCRValue</a>)) {</td></tr>
<tr><th id="584">584</th><td>        <a class="local col4 ref" href="#104IsInteresting" title='IsInteresting' data-ref="104IsInteresting" data-ref-filename="104IsInteresting">IsInteresting</a> = <b>true</b>;</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>        <i>// - If the instruction is a VPNOT, it can be removed, and we can just</i></td></tr>
<tr><th id="587">587</th><td><i>        //   replace its uses with LastVPNOTResult.</i></td></tr>
<tr><th id="588">588</th><td><i>        // - Else, insert a new VPNOT on LastVPNOTResult to recompute VCCRValue.</i></td></tr>
<tr><th id="589">589</th><td>        <b>if</b> (<a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPNOT" title='llvm::ARM::MVE_VPNOT' data-ref="llvm::ARM::MVE_VPNOT" data-ref-filename="llvm..ARM..MVE_VPNOT">MVE_VPNOT</a>) {</td></tr>
<tr><th id="590">590</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="106Result" title='Result' data-type='llvm::Register' data-ref="106Result" data-ref-filename="106Result">Result</dfn> = <a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>          <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#106Result" title='Result' data-ref="106Result" data-ref-filename="106Result">Result</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#103LastVPNOTResult" title='LastVPNOTResult' data-ref="103LastVPNOTResult" data-ref-filename="103LastVPNOTResult">LastVPNOTResult</a>);</td></tr>
<tr><th id="593">593</th><td>          <a class="local col8 ref" href="#98DeadInstructions" title='DeadInstructions' data-ref="98DeadInstructions" data-ref-filename="98DeadInstructions">DeadInstructions</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a>);</td></tr>
<tr><th id="594">594</th><td>          <a class="local col9 ref" href="#99Modified" title='Modified' data-ref="99Modified" data-ref-filename="99Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="597">597</th><td>                     &lt;&lt; <q>"Replacing all uses of '"</q> &lt;&lt; printReg(Result)</td></tr>
<tr><th id="598">598</th><td>                     &lt;&lt; <q>"' with '"</q> &lt;&lt; printReg(LastVPNOTResult) &lt;&lt; <q>"'\n"</q>);</td></tr>
<tr><th id="599">599</th><td>        } <b>else</b> {</td></tr>
<tr><th id="600">600</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="107VPNOT" title='VPNOT' data-type='llvm::MachineInstr &amp;' data-ref="107VPNOT" data-ref-filename="107VPNOT">VPNOT</dfn> =</td></tr>
<tr><th id="601">601</th><td>              <a class="tu member fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE" title='(anonymous namespace)::MVEVPTOptimisations::ReplaceRegisterUseWithVPNOT' data-use='c' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations27ReplaceRegisterUseWithVPNOTERN4llvm17MachineBasicBlockERNS1_12MachineInstrERNS1_14MachineOperandENS1_8RegisterE">ReplaceRegisterUseWithVPNOT</a>(<span class='refarg'><a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB" data-ref-filename="95MBB">MBB</a></span>, <span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO" data-ref-filename="105MO">MO</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#103LastVPNOTResult" title='LastVPNOTResult' data-ref="103LastVPNOTResult" data-ref-filename="103LastVPNOTResult">LastVPNOTResult</a>);</td></tr>
<tr><th id="602">602</th><td>          <a class="local col9 ref" href="#99Modified" title='Modified' data-ref="99Modified" data-ref-filename="99Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>          <a class="local col3 ref" href="#103LastVPNOTResult" title='LastVPNOTResult' data-ref="103LastVPNOTResult" data-ref-filename="103LastVPNOTResult">LastVPNOTResult</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#107VPNOT" title='VPNOT' data-ref="107VPNOT" data-ref-filename="107VPNOT">VPNOT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="605">605</th><td>          <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col0 ref" href="#100VCCRValue" title='VCCRValue' data-ref="100VCCRValue" data-ref-filename="100VCCRValue">VCCRValue</a></span>, <span class='refarg'><a class="local col1 ref" href="#101OppositeVCCRValue" title='OppositeVCCRValue' data-ref="101OppositeVCCRValue" data-ref-filename="101OppositeVCCRValue">OppositeVCCRValue</a></span>);</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Replacing use of '"</q> &lt;&lt; printReg(VCCRValue)</td></tr>
<tr><th id="608">608</th><td>                            &lt;&lt; <q>"' with '"</q> &lt;&lt; printReg(LastVPNOTResult)</td></tr>
<tr><th id="609">609</th><td>                            &lt;&lt; <q>"' in instr: "</q> &lt;&lt; *Iter);</td></tr>
<tr><th id="610">610</th><td>        }</td></tr>
<tr><th id="611">611</th><td>      } <b>else</b> {</td></tr>
<tr><th id="612">612</th><td>        <i>// If the instr uses OppositeVCCRValue, make it use LastVPNOTResult</i></td></tr>
<tr><th id="613">613</th><td><i>        // instead as they contain the same value.</i></td></tr>
<tr><th id="614">614</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="108MO" title='MO' data-type='llvm::MachineOperand *' data-ref="108MO" data-ref-filename="108MO"><a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO" data-ref-filename="108MO">MO</a></dfn> =</td></tr>
<tr><th id="615">615</th><td>                <a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101OppositeVCCRValue" title='OppositeVCCRValue' data-ref="101OppositeVCCRValue" data-ref-filename="101OppositeVCCRValue">OppositeVCCRValue</a>)) {</td></tr>
<tr><th id="616">616</th><td>          <a class="local col4 ref" href="#104IsInteresting" title='IsInteresting' data-ref="104IsInteresting" data-ref-filename="104IsInteresting">IsInteresting</a> = <b>true</b>;</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>          <i>// This is pointless if LastVPNOTResult == OppositeVCCRValue.</i></td></tr>
<tr><th id="619">619</th><td>          <b>if</b> (<a class="local col3 ref" href="#103LastVPNOTResult" title='LastVPNOTResult' data-ref="103LastVPNOTResult" data-ref-filename="103LastVPNOTResult">LastVPNOTResult</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col1 ref" href="#101OppositeVCCRValue" title='OppositeVCCRValue' data-ref="101OppositeVCCRValue" data-ref-filename="101OppositeVCCRValue">OppositeVCCRValue</a>) {</td></tr>
<tr><th id="620">620</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Replacing usage of '"</q></td></tr>
<tr><th id="621">621</th><td>                              &lt;&lt; printReg(OppositeVCCRValue) &lt;&lt; <q>"' with '"</q></td></tr>
<tr><th id="622">622</th><td>                              &lt;&lt; printReg(LastVPNOTResult) &lt;&lt; <q>" for instr: "</q>;</td></tr>
<tr><th id="623">623</th><td>                       Iter-&gt;dump());</td></tr>
<tr><th id="624">624</th><td>            <a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO" data-ref-filename="108MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#103LastVPNOTResult" title='LastVPNOTResult' data-ref="103LastVPNOTResult" data-ref-filename="103LastVPNOTResult">LastVPNOTResult</a>);</td></tr>
<tr><th id="625">625</th><td>            <a class="local col9 ref" href="#99Modified" title='Modified' data-ref="99Modified" data-ref-filename="99Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="626">626</th><td>          }</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>          <a class="local col8 ref" href="#108MO" title='MO' data-ref="108MO" data-ref-filename="108MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="629">629</th><td>        }</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>        <i>// If this is an unpredicated VPNOT on</i></td></tr>
<tr><th id="632">632</th><td><i>        // LastVPNOTResult/OppositeVCCRValue, we can act like we inserted it.</i></td></tr>
<tr><th id="633">633</th><td>        <b>if</b> (<a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPNOT" title='llvm::ARM::MVE_VPNOT' data-ref="llvm::ARM::MVE_VPNOT" data-ref-filename="llvm..ARM..MVE_VPNOT">MVE_VPNOT</a> &amp;&amp;</td></tr>
<tr><th id="634">634</th><td>            <a class="ref fn" href="Thumb2InstrInfo.h.html#_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE" title='llvm::getVPTInstrPredicate' data-ref="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE">getVPTInstrPredicate</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a>) == <span class="namespace">ARMVCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMVCC::None" title='llvm::ARMVCC::None' data-ref="llvm::ARMVCC::None" data-ref-filename="llvm..ARMVCC..None">None</a>) {</td></tr>
<tr><th id="635">635</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="109VPNOTOperand" title='VPNOTOperand' data-type='llvm::Register' data-ref="109VPNOTOperand" data-ref-filename="109VPNOTOperand">VPNOTOperand</dfn> = <a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="636">636</th><td>          <b>if</b> (<a class="local col9 ref" href="#109VPNOTOperand" title='VPNOTOperand' data-ref="109VPNOTOperand" data-ref-filename="109VPNOTOperand">VPNOTOperand</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col3 ref" href="#103LastVPNOTResult" title='LastVPNOTResult' data-ref="103LastVPNOTResult" data-ref-filename="103LastVPNOTResult">LastVPNOTResult</a> ||</td></tr>
<tr><th id="637">637</th><td>              <a class="local col9 ref" href="#109VPNOTOperand" title='VPNOTOperand' data-ref="109VPNOTOperand" data-ref-filename="109VPNOTOperand">VPNOTOperand</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#101OppositeVCCRValue" title='OppositeVCCRValue' data-ref="101OppositeVCCRValue" data-ref-filename="101OppositeVCCRValue">OppositeVCCRValue</a>) {</td></tr>
<tr><th id="638">638</th><td>            <a class="local col4 ref" href="#104IsInteresting" title='IsInteresting' data-ref="104IsInteresting" data-ref-filename="104IsInteresting">IsInteresting</a> = <b>true</b>;</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>            <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col0 ref" href="#100VCCRValue" title='VCCRValue' data-ref="100VCCRValue" data-ref-filename="100VCCRValue">VCCRValue</a></span>, <span class='refarg'><a class="local col1 ref" href="#101OppositeVCCRValue" title='OppositeVCCRValue' data-ref="101OppositeVCCRValue" data-ref-filename="101OppositeVCCRValue">OppositeVCCRValue</a></span>);</td></tr>
<tr><th id="641">641</th><td>            <a class="local col3 ref" href="#103LastVPNOTResult" title='LastVPNOTResult' data-ref="103LastVPNOTResult" data-ref-filename="103LastVPNOTResult">LastVPNOTResult</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="642">642</th><td>          }</td></tr>
<tr><th id="643">643</th><td>        }</td></tr>
<tr><th id="644">644</th><td>      }</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>      <i>// If this instruction was not interesting, and it writes to VCCR, stop.</i></td></tr>
<tr><th id="647">647</th><td>      <b>if</b> (!<a class="local col4 ref" href="#104IsInteresting" title='IsInteresting' data-ref="104IsInteresting" data-ref-filename="104IsInteresting">IsInteresting</a> &amp;&amp; <a class="tu ref fn" href="#_ZL15IsWritingToVCCRRN4llvm12MachineInstrE" title='IsWritingToVCCR' data-use='c' data-ref="_ZL15IsWritingToVCCRRN4llvm12MachineInstrE" data-ref-filename="_ZL15IsWritingToVCCRRN4llvm12MachineInstrE">IsWritingToVCCR</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#96Iter" title='Iter' data-ref="96Iter" data-ref-filename="96Iter">Iter</a></span>))</td></tr>
<tr><th id="648">648</th><td>        <b>break</b>;</td></tr>
<tr><th id="649">649</th><td>    }</td></tr>
<tr><th id="650">650</th><td>  }</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="110DeadInstruction" title='DeadInstruction' data-type='llvm::MachineInstr *' data-ref="110DeadInstruction" data-ref-filename="110DeadInstruction">DeadInstruction</dfn> : <a class="local col8 ref" href="#98DeadInstructions" title='DeadInstructions' data-ref="98DeadInstructions" data-ref-filename="98DeadInstructions">DeadInstructions</a>)</td></tr>
<tr><th id="653">653</th><td>    <a class="local col0 ref" href="#110DeadInstruction" title='DeadInstruction' data-ref="110DeadInstruction" data-ref-filename="110DeadInstruction">DeadInstruction</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <b>return</b> <a class="local col9 ref" href="#99Modified" title='Modified' data-ref="99Modified" data-ref-filename="99Modified">Modified</a>;</td></tr>
<tr><th id="656">656</th><td>}</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceVCMPsByVPNOTsERN4llvm17MachineBasicBlockE">// This optimisation replaces VCMPs with VPNOTs when they are equivalent.</i></td></tr>
<tr><th id="659">659</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceVCMPsByVPNOTsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MVEVPTOptimisations::ReplaceVCMPsByVPNOTs' data-type='bool (anonymous namespace)::MVEVPTOptimisations::ReplaceVCMPsByVPNOTs(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceVCMPsByVPNOTsERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceVCMPsByVPNOTsERN4llvm17MachineBasicBlockE">ReplaceVCMPsByVPNOTs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="111MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="111MBB" data-ref-filename="111MBB">MBB</dfn>) {</td></tr>
<tr><th id="660">660</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="112DeadInstructions" title='DeadInstructions' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="112DeadInstructions" data-ref-filename="112DeadInstructions">DeadInstructions</dfn>;</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <i>// The last VCMP that we have seen and that couldn't be replaced.</i></td></tr>
<tr><th id="663">663</th><td><i>  // This is reset when an instruction that writes to VCCR/VPR is found, or when</i></td></tr>
<tr><th id="664">664</th><td><i>  // a VCMP is replaced with a VPNOT.</i></td></tr>
<tr><th id="665">665</th><td><i>  // We'll only replace VCMPs with VPNOTs when this is not null, and when the</i></td></tr>
<tr><th id="666">666</th><td><i>  // current VCMP is the opposite of PrevVCMP.</i></td></tr>
<tr><th id="667">667</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="113PrevVCMP" title='PrevVCMP' data-type='llvm::MachineInstr *' data-ref="113PrevVCMP" data-ref-filename="113PrevVCMP">PrevVCMP</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="668">668</th><td>  <i>// If we find an instruction that kills the result of PrevVCMP, we save the</i></td></tr>
<tr><th id="669">669</th><td><i>  // operand here to remove the kill flag in case we need to use PrevVCMP's</i></td></tr>
<tr><th id="670">670</th><td><i>  // result.</i></td></tr>
<tr><th id="671">671</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="114PrevVCMPResultKiller" title='PrevVCMPResultKiller' data-type='llvm::MachineOperand *' data-ref="114PrevVCMPResultKiller" data-ref-filename="114PrevVCMPResultKiller">PrevVCMPResultKiller</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="115Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="115Instr" data-ref-filename="115Instr">Instr</dfn> : <a class="local col1 ref" href="#111MBB" title='MBB' data-ref="111MBB" data-ref-filename="111MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>()) {</td></tr>
<tr><th id="674">674</th><td>    <b>if</b> (<a class="local col3 ref" href="#113PrevVCMP" title='PrevVCMP' data-ref="113PrevVCMP" data-ref-filename="113PrevVCMP">PrevVCMP</a>) {</td></tr>
<tr><th id="675">675</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="116MO" title='MO' data-type='llvm::MachineOperand *' data-ref="116MO" data-ref-filename="116MO"><a class="local col6 ref" href="#116MO" title='MO' data-ref="116MO" data-ref-filename="116MO">MO</a></dfn> = <a class="local col5 ref" href="#115Instr" title='Instr' data-ref="115Instr" data-ref-filename="115Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</a>(</td></tr>
<tr><th id="676">676</th><td>              <a class="local col3 ref" href="#113PrevVCMP" title='PrevVCMP' data-ref="113PrevVCMP" data-ref-filename="113PrevVCMP">PrevVCMP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <i>/*isKill*/</i> <b>true</b>)) {</td></tr>
<tr><th id="677">677</th><td>        <i>// If we come accross the instr that kills PrevVCMP's result, record it</i></td></tr>
<tr><th id="678">678</th><td><i>        // so we can remove the kill flag later if we need to.</i></td></tr>
<tr><th id="679">679</th><td>        <a class="local col4 ref" href="#114PrevVCMPResultKiller" title='PrevVCMPResultKiller' data-ref="114PrevVCMPResultKiller" data-ref-filename="114PrevVCMPResultKiller">PrevVCMPResultKiller</a> = <a class="local col6 ref" href="#116MO" title='MO' data-ref="116MO" data-ref-filename="116MO">MO</a>;</td></tr>
<tr><th id="680">680</th><td>      }</td></tr>
<tr><th id="681">681</th><td>    }</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>    <i>// Ignore predicated instructions.</i></td></tr>
<tr><th id="684">684</th><td>    <b>if</b> (<a class="ref fn" href="Thumb2InstrInfo.h.html#_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE" title='llvm::getVPTInstrPredicate' data-ref="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20getVPTInstrPredicateERKNS_12MachineInstrE">getVPTInstrPredicate</a>(<a class="local col5 ref" href="#115Instr" title='Instr' data-ref="115Instr" data-ref-filename="115Instr">Instr</a>) != <span class="namespace">ARMVCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMVCC::None" title='llvm::ARMVCC::None' data-ref="llvm::ARMVCC::None" data-ref-filename="llvm..ARMVCC..None">None</a>)</td></tr>
<tr><th id="685">685</th><td>      <b>continue</b>;</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>    <i>// Only look at VCMPs</i></td></tr>
<tr><th id="688">688</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL6IsVCMPj" title='IsVCMP' data-use='c' data-ref="_ZL6IsVCMPj" data-ref-filename="_ZL6IsVCMPj">IsVCMP</a>(<a class="local col5 ref" href="#115Instr" title='Instr' data-ref="115Instr" data-ref-filename="115Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="689">689</th><td>      <i>// If the instruction writes to VCCR, forget the previous VCMP.</i></td></tr>
<tr><th id="690">690</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL15IsWritingToVCCRRN4llvm12MachineInstrE" title='IsWritingToVCCR' data-use='c' data-ref="_ZL15IsWritingToVCCRRN4llvm12MachineInstrE" data-ref-filename="_ZL15IsWritingToVCCRRN4llvm12MachineInstrE">IsWritingToVCCR</a>(<span class='refarg'><a class="local col5 ref" href="#115Instr" title='Instr' data-ref="115Instr" data-ref-filename="115Instr">Instr</a></span>))</td></tr>
<tr><th id="691">691</th><td>        <a class="local col3 ref" href="#113PrevVCMP" title='PrevVCMP' data-ref="113PrevVCMP" data-ref-filename="113PrevVCMP">PrevVCMP</a> = <b>nullptr</b>;</td></tr>
<tr><th id="692">692</th><td>      <b>continue</b>;</td></tr>
<tr><th id="693">693</th><td>    }</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <b>if</b> (!<a class="local col3 ref" href="#113PrevVCMP" title='PrevVCMP' data-ref="113PrevVCMP" data-ref-filename="113PrevVCMP">PrevVCMP</a> || !<a class="tu ref fn" href="#_ZL17IsVPNOTEquivalentRN4llvm12MachineInstrES1_" title='IsVPNOTEquivalent' data-use='c' data-ref="_ZL17IsVPNOTEquivalentRN4llvm12MachineInstrES1_" data-ref-filename="_ZL17IsVPNOTEquivalentRN4llvm12MachineInstrES1_">IsVPNOTEquivalent</a>(<span class='refarg'><a class="local col5 ref" href="#115Instr" title='Instr' data-ref="115Instr" data-ref-filename="115Instr">Instr</a></span>, <span class='refarg'>*<a class="local col3 ref" href="#113PrevVCMP" title='PrevVCMP' data-ref="113PrevVCMP" data-ref-filename="113PrevVCMP">PrevVCMP</a></span>)) {</td></tr>
<tr><th id="696">696</th><td>      <a class="local col3 ref" href="#113PrevVCMP" title='PrevVCMP' data-ref="113PrevVCMP" data-ref-filename="113PrevVCMP">PrevVCMP</a> = &amp;<a class="local col5 ref" href="#115Instr" title='Instr' data-ref="115Instr" data-ref-filename="115Instr">Instr</a>;</td></tr>
<tr><th id="697">697</th><td>      <b>continue</b>;</td></tr>
<tr><th id="698">698</th><td>    }</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>    <i>// The register containing the result of the VCMP that we're going to</i></td></tr>
<tr><th id="701">701</th><td><i>    // replace.</i></td></tr>
<tr><th id="702">702</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="117PrevVCMPResultReg" title='PrevVCMPResultReg' data-type='llvm::Register' data-ref="117PrevVCMPResultReg" data-ref-filename="117PrevVCMPResultReg">PrevVCMPResultReg</dfn> = <a class="local col3 ref" href="#113PrevVCMP" title='PrevVCMP' data-ref="113PrevVCMP" data-ref-filename="113PrevVCMP">PrevVCMP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>    <i>// Build a VPNOT to replace the VCMP, reusing its operands.</i></td></tr>
<tr><th id="705">705</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="118MIBuilder" title='MIBuilder' data-type='llvm::MachineInstrBuilder' data-ref="118MIBuilder" data-ref-filename="118MIBuilder">MIBuilder</dfn> =</td></tr>
<tr><th id="706">706</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#111MBB" title='MBB' data-ref="111MBB" data-ref-filename="111MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#115Instr" title='Instr' data-ref="115Instr" data-ref-filename="115Instr">Instr</a>, <a class="local col5 ref" href="#115Instr" title='Instr' data-ref="115Instr" data-ref-filename="115Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::TII" title='(anonymous namespace)::MVEVPTOptimisations::TII' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::TII" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPNOT" title='llvm::ARM::MVE_VPNOT' data-ref="llvm::ARM::MVE_VPNOT" data-ref-filename="llvm..ARM..MVE_VPNOT">MVE_VPNOT</a>))</td></tr>
<tr><th id="707">707</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#115Instr" title='Instr' data-ref="115Instr" data-ref-filename="115Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="708">708</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#117PrevVCMPResultReg" title='PrevVCMPResultReg' data-ref="117PrevVCMPResultReg" data-ref-filename="117PrevVCMPResultReg">PrevVCMPResultReg</a>);</td></tr>
<tr><th id="709">709</th><td>    <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" title='llvm::addUnpredicatedMveVpredNOp' data-ref="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE">addUnpredicatedMveVpredNOp</a>(<span class='refarg'><a class="local col8 ref" href="#118MIBuilder" title='MIBuilder' data-ref="118MIBuilder" data-ref-filename="118MIBuilder">MIBuilder</a></span>);</td></tr>
<tr><th id="710">710</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Inserting VPNOT (to replace VCMP): "</q>;</td></tr>
<tr><th id="711">711</th><td>               MIBuilder.getInstr()-&gt;dump(); dbgs() &lt;&lt; <q>"  Removed VCMP: "</q>;</td></tr>
<tr><th id="712">712</th><td>               Instr.dump());</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>    <i>// If we found an instruction that uses, and kills PrevVCMP's result,</i></td></tr>
<tr><th id="715">715</th><td><i>    // remove the kill flag.</i></td></tr>
<tr><th id="716">716</th><td>    <b>if</b> (<a class="local col4 ref" href="#114PrevVCMPResultKiller" title='PrevVCMPResultKiller' data-ref="114PrevVCMPResultKiller" data-ref-filename="114PrevVCMPResultKiller">PrevVCMPResultKiller</a>)</td></tr>
<tr><th id="717">717</th><td>      <a class="local col4 ref" href="#114PrevVCMPResultKiller" title='PrevVCMPResultKiller' data-ref="114PrevVCMPResultKiller" data-ref-filename="114PrevVCMPResultKiller">PrevVCMPResultKiller</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td>    <i>// Finally, mark the old VCMP for removal and reset</i></td></tr>
<tr><th id="720">720</th><td><i>    // PrevVCMP/PrevVCMPResultKiller.</i></td></tr>
<tr><th id="721">721</th><td>    <a class="local col2 ref" href="#112DeadInstructions" title='DeadInstructions' data-ref="112DeadInstructions" data-ref-filename="112DeadInstructions">DeadInstructions</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col5 ref" href="#115Instr" title='Instr' data-ref="115Instr" data-ref-filename="115Instr">Instr</a>);</td></tr>
<tr><th id="722">722</th><td>    <a class="local col3 ref" href="#113PrevVCMP" title='PrevVCMP' data-ref="113PrevVCMP" data-ref-filename="113PrevVCMP">PrevVCMP</a> = <b>nullptr</b>;</td></tr>
<tr><th id="723">723</th><td>    <a class="local col4 ref" href="#114PrevVCMPResultKiller" title='PrevVCMPResultKiller' data-ref="114PrevVCMPResultKiller" data-ref-filename="114PrevVCMPResultKiller">PrevVCMPResultKiller</a> = <b>nullptr</b>;</td></tr>
<tr><th id="724">724</th><td>  }</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="119DeadInstruction" title='DeadInstruction' data-type='llvm::MachineInstr *' data-ref="119DeadInstruction" data-ref-filename="119DeadInstruction">DeadInstruction</dfn> : <a class="local col2 ref" href="#112DeadInstructions" title='DeadInstructions' data-ref="112DeadInstructions" data-ref-filename="112DeadInstructions">DeadInstructions</a>)</td></tr>
<tr><th id="727">727</th><td>    <a class="local col9 ref" href="#119DeadInstruction" title='DeadInstruction' data-ref="119DeadInstruction" data-ref-filename="119DeadInstruction">DeadInstruction</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <b>return</b> !<a class="local col2 ref" href="#112DeadInstructions" title='DeadInstructions' data-ref="112DeadInstructions" data-ref-filename="112DeadInstructions">DeadInstructions</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>();</td></tr>
<tr><th id="730">730</th><td>}</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE" title='(anonymous namespace)::MVEVPTOptimisations::ReplaceConstByVPNOTs' data-type='bool (anonymous namespace)::MVEVPTOptimisations::ReplaceConstByVPNOTs(llvm::MachineBasicBlock &amp; MBB, llvm::MachineDominatorTree * DT)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE">ReplaceConstByVPNOTs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="120MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="120MBB" data-ref-filename="120MBB">MBB</dfn>,</td></tr>
<tr><th id="733">733</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col1 decl" id="121DT" title='DT' data-type='llvm::MachineDominatorTree *' data-ref="121DT" data-ref-filename="121DT">DT</dfn>) {</td></tr>
<tr><th id="734">734</th><td>  <i>// Scan through the block, looking for instructions that use constants moves</i></td></tr>
<tr><th id="735">735</th><td><i>  // into VPR that are the negative of one another. These are expected to be</i></td></tr>
<tr><th id="736">736</th><td><i>  // COPY's to VCCRRegClass, from a t2MOVi or t2MOVi16. The last seen constant</i></td></tr>
<tr><th id="737">737</th><td><i>  // mask is kept it or and VPNOT's of it are added or reused as we scan through</i></td></tr>
<tr><th id="738">738</th><td><i>  // the function.</i></td></tr>
<tr><th id="739">739</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122LastVPTImm" title='LastVPTImm' data-type='unsigned int' data-ref="122LastVPTImm" data-ref-filename="122LastVPTImm">LastVPTImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="740">740</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="123LastVPTReg" title='LastVPTReg' data-type='llvm::Register' data-ref="123LastVPTReg" data-ref-filename="123LastVPTReg">LastVPTReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="741">741</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#256" title='llvm::SmallSet&lt;llvm::MachineInstr *, 4, std::less&lt;llvm::MachineInstr *&gt; &gt;::SmallSet' data-ref="_ZN4llvm8SmallSetIPNS_12MachineInstrELj4ESt4lessIS2_EEC1Ev" data-ref-filename="_ZN4llvm8SmallSetIPNS_12MachineInstrELj4ESt4lessIS2_EEC1Ev"></a><dfn class="local col4 decl" id="124DeadInstructions" title='DeadInstructions' data-type='SmallSet&lt;llvm::MachineInstr *, 4&gt;' data-ref="124DeadInstructions" data-ref-filename="124DeadInstructions">DeadInstructions</dfn>;</td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="125Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="125Instr" data-ref-filename="125Instr">Instr</dfn> : <a class="local col0 ref" href="#120MBB" title='MBB' data-ref="120MBB" data-ref-filename="120MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>()) {</td></tr>
<tr><th id="744">744</th><td>    <i>// Look for predicated MVE instructions.</i></td></tr>
<tr><th id="745">745</th><td>    <em>int</em> <dfn class="local col6 decl" id="126PIdx" title='PIdx' data-type='int' data-ref="126PIdx" data-ref-filename="126PIdx">PIdx</dfn> = <span class="namespace">llvm::</span><a class="ref fn" href="Thumb2InstrInfo.h.html#_ZN4llvm26findFirstVPTPredOperandIdxERKNS_12MachineInstrE" title='llvm::findFirstVPTPredOperandIdx' data-ref="_ZN4llvm26findFirstVPTPredOperandIdxERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm26findFirstVPTPredOperandIdxERKNS_12MachineInstrE">findFirstVPTPredOperandIdx</a>(<a class="local col5 ref" href="#125Instr" title='Instr' data-ref="125Instr" data-ref-filename="125Instr">Instr</a>);</td></tr>
<tr><th id="746">746</th><td>    <b>if</b> (<a class="local col6 ref" href="#126PIdx" title='PIdx' data-ref="126PIdx" data-ref-filename="126PIdx">PIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="747">747</th><td>      <b>continue</b>;</td></tr>
<tr><th id="748">748</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="127VPR" title='VPR' data-type='llvm::Register' data-ref="127VPR" data-ref-filename="127VPR">VPR</dfn> = <a class="local col5 ref" href="#125Instr" title='Instr' data-ref="125Instr" data-ref-filename="125Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#126PIdx" title='PIdx' data-ref="126PIdx" data-ref-filename="126PIdx">PIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="749">749</th><td>    <b>if</b> (!<a class="local col7 ref" href="#127VPR" title='VPR' data-ref="127VPR" data-ref-filename="127VPR">VPR</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="750">750</th><td>      <b>continue</b>;</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>    <i>// From that we are looking for an instruction like %11:vccr = COPY %9:rgpr.</i></td></tr>
<tr><th id="753">753</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="128Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="128Copy" data-ref-filename="128Copy">Copy</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#127VPR" title='VPR' data-ref="127VPR" data-ref-filename="127VPR">VPR</a>);</td></tr>
<tr><th id="754">754</th><td>    <b>if</b> (!<a class="local col8 ref" href="#128Copy" title='Copy' data-ref="128Copy" data-ref-filename="128Copy">Copy</a> || <a class="local col8 ref" href="#128Copy" title='Copy' data-ref="128Copy" data-ref-filename="128Copy">Copy</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a> ||</td></tr>
<tr><th id="755">755</th><td>        !<a class="local col8 ref" href="#128Copy" title='Copy' data-ref="128Copy" data-ref-filename="128Copy">Copy</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() ||</td></tr>
<tr><th id="756">756</th><td>        <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col8 ref" href="#128Copy" title='Copy' data-ref="128Copy" data-ref-filename="128Copy">Copy</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) == &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VCCRRegClass" title='llvm::ARM::VCCRRegClass' data-ref="llvm::ARM::VCCRRegClass" data-ref-filename="llvm..ARM..VCCRRegClass">VCCRRegClass</a>) {</td></tr>
<tr><th id="757">757</th><td>      <a class="local col3 ref" href="#123LastVPTReg" title='LastVPTReg' data-ref="123LastVPTReg" data-ref-filename="123LastVPTReg">LastVPTReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="758">758</th><td>      <b>continue</b>;</td></tr>
<tr><th id="759">759</th><td>    }</td></tr>
<tr><th id="760">760</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="129GPR" title='GPR' data-type='llvm::Register' data-ref="129GPR" data-ref-filename="129GPR">GPR</dfn> = <a class="local col8 ref" href="#128Copy" title='Copy' data-ref="128Copy" data-ref-filename="128Copy">Copy</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>    <i>// Find the Immediate used by the copy.</i></td></tr>
<tr><th id="763">763</th><td>    <em>auto</em> <dfn class="local col0 decl" id="130getImm" title='getImm' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp:763:19)' data-ref="130getImm" data-ref-filename="130getImm">getImm</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="131GPR" title='GPR' data-type='llvm::Register' data-ref="131GPR" data-ref-filename="131GPR">GPR</dfn>) -&gt; <em>unsigned</em> {</td></tr>
<tr><th id="764">764</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="132Def" title='Def' data-type='llvm::MachineInstr *' data-ref="132Def" data-ref-filename="132Def">Def</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#131GPR" title='GPR' data-ref="131GPR" data-ref-filename="131GPR">GPR</a>);</td></tr>
<tr><th id="765">765</th><td>      <b>if</b> (<a class="local col2 ref" href="#132Def" title='Def' data-ref="132Def" data-ref-filename="132Def">Def</a> &amp;&amp; (<a class="local col2 ref" href="#132Def" title='Def' data-ref="132Def" data-ref-filename="132Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi" title='llvm::ARM::t2MOVi' data-ref="llvm::ARM::t2MOVi" data-ref-filename="llvm..ARM..t2MOVi">t2MOVi</a> ||</td></tr>
<tr><th id="766">766</th><td>                  <a class="local col2 ref" href="#132Def" title='Def' data-ref="132Def" data-ref-filename="132Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi16" title='llvm::ARM::t2MOVi16' data-ref="llvm::ARM::t2MOVi16" data-ref-filename="llvm..ARM..t2MOVi16">t2MOVi16</a>))</td></tr>
<tr><th id="767">767</th><td>        <b>return</b> <a class="local col2 ref" href="#132Def" title='Def' data-ref="132Def" data-ref-filename="132Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="768">768</th><td>      <b>return</b> -<var>1U</var>;</td></tr>
<tr><th id="769">769</th><td>    };</td></tr>
<tr><th id="770">770</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="133Imm" title='Imm' data-type='unsigned int' data-ref="133Imm" data-ref-filename="133Imm">Imm</dfn> = <a class="local col0 ref" href="#130getImm" title='getImm' data-ref="130getImm" data-ref-filename="130getImm">getImm</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeEENK3$_1clENS1_8RegisterE" title='(anonymous namespace)::MVEVPTOptimisations::ReplaceConstByVPNOTs(llvm::MachineBasicBlock &amp;, llvm::MachineDominatorTree *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeEENK3$_1clENS1_8RegisterE" data-ref-filename="_ZZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeEENK3$_1clENS1_8RegisterE">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129GPR" title='GPR' data-ref="129GPR" data-ref-filename="129GPR">GPR</a>)</a>;</td></tr>
<tr><th id="771">771</th><td>    <b>if</b> (<a class="local col3 ref" href="#133Imm" title='Imm' data-ref="133Imm" data-ref-filename="133Imm">Imm</a> == -<var>1U</var>) {</td></tr>
<tr><th id="772">772</th><td>      <a class="local col3 ref" href="#123LastVPTReg" title='LastVPTReg' data-ref="123LastVPTReg" data-ref-filename="123LastVPTReg">LastVPTReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="773">773</th><td>      <b>continue</b>;</td></tr>
<tr><th id="774">774</th><td>    }</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="134NotImm" title='NotImm' data-type='unsigned int' data-ref="134NotImm" data-ref-filename="134NotImm">NotImm</dfn> = ~<a class="local col3 ref" href="#133Imm" title='Imm' data-ref="133Imm" data-ref-filename="133Imm">Imm</a> &amp; <var>0xffff</var>;</td></tr>
<tr><th id="777">777</th><td>    <b>if</b> (<a class="local col3 ref" href="#123LastVPTReg" title='LastVPTReg' data-ref="123LastVPTReg" data-ref-filename="123LastVPTReg">LastVPTReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var> &amp;&amp; <a class="local col3 ref" href="#123LastVPTReg" title='LastVPTReg' data-ref="123LastVPTReg" data-ref-filename="123LastVPTReg">LastVPTReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col7 ref" href="#127VPR" title='VPR' data-ref="127VPR" data-ref-filename="127VPR">VPR</a> &amp;&amp; <a class="local col2 ref" href="#122LastVPTImm" title='LastVPTImm' data-ref="122LastVPTImm" data-ref-filename="122LastVPTImm">LastVPTImm</a> == <a class="local col3 ref" href="#133Imm" title='Imm' data-ref="133Imm" data-ref-filename="133Imm">Imm</a>) {</td></tr>
<tr><th id="778">778</th><td>      <a class="local col5 ref" href="#125Instr" title='Instr' data-ref="125Instr" data-ref-filename="125Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#126PIdx" title='PIdx' data-ref="126PIdx" data-ref-filename="126PIdx">PIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#123LastVPTReg" title='LastVPTReg' data-ref="123LastVPTReg" data-ref-filename="123LastVPTReg">LastVPTReg</a>);</td></tr>
<tr><th id="779">779</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE">use_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#127VPR" title='VPR' data-ref="127VPR" data-ref-filename="127VPR">VPR</a>)) {</td></tr>
<tr><th id="780">780</th><td>        <a class="local col4 ref" href="#124DeadInstructions" title='DeadInstructions' data-ref="124DeadInstructions" data-ref-filename="124DeadInstructions">DeadInstructions</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col8 ref" href="#128Copy" title='Copy' data-ref="128Copy" data-ref-filename="128Copy">Copy</a>);</td></tr>
<tr><th id="781">781</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129GPR" title='GPR' data-ref="129GPR" data-ref-filename="129GPR">GPR</a>))</td></tr>
<tr><th id="782">782</th><td>          <a class="local col4 ref" href="#124DeadInstructions" title='DeadInstructions' data-ref="124DeadInstructions" data-ref-filename="124DeadInstructions">DeadInstructions</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129GPR" title='GPR' data-ref="129GPR" data-ref-filename="129GPR">GPR</a>));</td></tr>
<tr><th id="783">783</th><td>      }</td></tr>
<tr><th id="784">784</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Reusing predicate: in  "</q> &lt;&lt; Instr);</td></tr>
<tr><th id="785">785</th><td>    } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#123LastVPTReg" title='LastVPTReg' data-ref="123LastVPTReg" data-ref-filename="123LastVPTReg">LastVPTReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var> &amp;&amp; <a class="local col2 ref" href="#122LastVPTImm" title='LastVPTImm' data-ref="122LastVPTImm" data-ref-filename="122LastVPTImm">LastVPTImm</a> == <a class="local col4 ref" href="#134NotImm" title='NotImm' data-ref="134NotImm" data-ref-filename="134NotImm">NotImm</a>) {</td></tr>
<tr><th id="786">786</th><td>      <i>// We have found the not of a previous constant. Create a VPNot of the</i></td></tr>
<tr><th id="787">787</th><td><i>      // earlier predicate reg and use it instead of the copy.</i></td></tr>
<tr><th id="788">788</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="135NewVPR" title='NewVPR' data-type='llvm::Register' data-ref="135NewVPR" data-ref-filename="135NewVPR">NewVPR</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VCCRRegClass" title='llvm::ARM::VCCRRegClass' data-ref="llvm::ARM::VCCRRegClass" data-ref-filename="llvm..ARM..VCCRRegClass">VCCRRegClass</a>);</td></tr>
<tr><th id="789">789</th><td>      <em>auto</em> <dfn class="local col6 decl" id="136VPNot" title='VPNot' data-type='llvm::MachineInstrBuilder' data-ref="136VPNot" data-ref-filename="136VPNot">VPNot</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#120MBB" title='MBB' data-ref="120MBB" data-ref-filename="120MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#125Instr" title='Instr' data-ref="125Instr" data-ref-filename="125Instr">Instr</a>, <a class="local col5 ref" href="#125Instr" title='Instr' data-ref="125Instr" data-ref-filename="125Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="790">790</th><td>                           <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::TII" title='(anonymous namespace)::MVEVPTOptimisations::TII' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::TII" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPNOT" title='llvm::ARM::MVE_VPNOT' data-ref="llvm::ARM::MVE_VPNOT" data-ref-filename="llvm..ARM..MVE_VPNOT">MVE_VPNOT</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#135NewVPR" title='NewVPR' data-ref="135NewVPR" data-ref-filename="135NewVPR">NewVPR</a>)</td></tr>
<tr><th id="791">791</th><td>                       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#123LastVPTReg" title='LastVPTReg' data-ref="123LastVPTReg" data-ref-filename="123LastVPTReg">LastVPTReg</a>);</td></tr>
<tr><th id="792">792</th><td>      <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" title='llvm::addUnpredicatedMveVpredNOp' data-ref="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm26addUnpredicatedMveVpredNOpERNS_19MachineInstrBuilderE">addUnpredicatedMveVpredNOp</a>(<span class='refarg'><a class="local col6 ref" href="#136VPNot" title='VPNot' data-ref="136VPNot" data-ref-filename="136VPNot">VPNot</a></span>);</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>      <i>// Use the new register and check if the def is now dead.</i></td></tr>
<tr><th id="795">795</th><td>      <a class="local col5 ref" href="#125Instr" title='Instr' data-ref="125Instr" data-ref-filename="125Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#126PIdx" title='PIdx' data-ref="126PIdx" data-ref-filename="126PIdx">PIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#135NewVPR" title='NewVPR' data-ref="135NewVPR" data-ref-filename="135NewVPR">NewVPR</a>);</td></tr>
<tr><th id="796">796</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE">use_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#127VPR" title='VPR' data-ref="127VPR" data-ref-filename="127VPR">VPR</a>)) {</td></tr>
<tr><th id="797">797</th><td>        <a class="local col4 ref" href="#124DeadInstructions" title='DeadInstructions' data-ref="124DeadInstructions" data-ref-filename="124DeadInstructions">DeadInstructions</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col8 ref" href="#128Copy" title='Copy' data-ref="128Copy" data-ref-filename="128Copy">Copy</a>);</td></tr>
<tr><th id="798">798</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129GPR" title='GPR' data-ref="129GPR" data-ref-filename="129GPR">GPR</a>))</td></tr>
<tr><th id="799">799</th><td>          <a class="local col4 ref" href="#124DeadInstructions" title='DeadInstructions' data-ref="124DeadInstructions" data-ref-filename="124DeadInstructions">DeadInstructions</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#129GPR" title='GPR' data-ref="129GPR" data-ref-filename="129GPR">GPR</a>));</td></tr>
<tr><th id="800">800</th><td>      }</td></tr>
<tr><th id="801">801</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Adding VPNot: "</q> &lt;&lt; *VPNot &lt;&lt; <q>"  to replace use at "</q></td></tr>
<tr><th id="802">802</th><td>                        &lt;&lt; Instr);</td></tr>
<tr><th id="803">803</th><td>      <a class="local col7 ref" href="#127VPR" title='VPR' data-ref="127VPR" data-ref-filename="127VPR">VPR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#135NewVPR" title='NewVPR' data-ref="135NewVPR" data-ref-filename="135NewVPR">NewVPR</a>;</td></tr>
<tr><th id="804">804</th><td>    }</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>    <a class="local col2 ref" href="#122LastVPTImm" title='LastVPTImm' data-ref="122LastVPTImm" data-ref-filename="122LastVPTImm">LastVPTImm</a> = <a class="local col3 ref" href="#133Imm" title='Imm' data-ref="133Imm" data-ref-filename="133Imm">Imm</a>;</td></tr>
<tr><th id="807">807</th><td>    <a class="local col3 ref" href="#123LastVPTReg" title='LastVPTReg' data-ref="123LastVPTReg" data-ref-filename="123LastVPTReg">LastVPTReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#127VPR" title='VPR' data-ref="127VPR" data-ref-filename="127VPR">VPR</a>;</td></tr>
<tr><th id="808">808</th><td>  }</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="137DI" title='DI' data-type='llvm::MachineInstr *' data-ref="137DI" data-ref-filename="137DI">DI</dfn> : <a class="local col4 ref" href="#124DeadInstructions" title='DeadInstructions' data-ref="124DeadInstructions" data-ref-filename="124DeadInstructions">DeadInstructions</a>)</td></tr>
<tr><th id="811">811</th><td>    <a class="local col7 ref" href="#137DI" title='DI' data-ref="137DI" data-ref-filename="137DI">DI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <b>return</b> !<a class="local col4 ref" href="#124DeadInstructions" title='DeadInstructions' data-ref="124DeadInstructions" data-ref-filename="124DeadInstructions">DeadInstructions</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase5emptyEv" title='llvm::SmallPtrSetImplBase::empty' data-ref="_ZNK4llvm19SmallPtrSetImplBase5emptyEv" data-ref-filename="_ZNK4llvm19SmallPtrSetImplBase5emptyEv">empty</a>();</td></tr>
<tr><th id="814">814</th><td>}</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE">// Replace VPSEL with a predicated VMOV in blocks with a VCTP. This is a</i></td></tr>
<tr><th id="817">817</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE">// somewhat blunt approximation to allow tail predicated with vpsel</i></td></tr>
<tr><th id="818">818</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE">// instructions. We turn a vselect into a VPSEL in ISEL, but they have slightly</i></td></tr>
<tr><th id="819">819</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE">// different semantics under tail predication. Until that is modelled we just</i></td></tr>
<tr><th id="820">820</th><td><i  data-doc="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE">// convert to a VMOVT (via a predicated VORR) instead.</i></td></tr>
<tr><th id="821">821</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MVEVPTOptimisations::ConvertVPSEL' data-type='bool (anonymous namespace)::MVEVPTOptimisations::ConvertVPSEL(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE">ConvertVPSEL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="138MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="138MBB" data-ref-filename="138MBB">MBB</dfn>) {</td></tr>
<tr><th id="822">822</th><td>  <em>bool</em> <dfn class="local col9 decl" id="139HasVCTP" title='HasVCTP' data-type='bool' data-ref="139HasVCTP" data-ref-filename="139HasVCTP">HasVCTP</dfn> = <b>false</b>;</td></tr>
<tr><th id="823">823</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="140DeadInstructions" title='DeadInstructions' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="140DeadInstructions" data-ref-filename="140DeadInstructions">DeadInstructions</dfn>;</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="141MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="141MI" data-ref-filename="141MI">MI</dfn> : <a class="local col8 ref" href="#138MBB" title='MBB' data-ref="138MBB" data-ref-filename="138MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>()) {</td></tr>
<tr><th id="826">826</th><td>    <b>if</b> (<a class="ref fn" href="MVETailPredUtils.h.html#_ZN4llvmL6isVCTPEPKNS_12MachineInstrE" title='llvm::isVCTP' data-ref="_ZN4llvmL6isVCTPEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvmL6isVCTPEPKNS_12MachineInstrE">isVCTP</a>(&amp;<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>)) {</td></tr>
<tr><th id="827">827</th><td>      <a class="local col9 ref" href="#139HasVCTP" title='HasVCTP' data-ref="139HasVCTP" data-ref-filename="139HasVCTP">HasVCTP</a> = <b>true</b>;</td></tr>
<tr><th id="828">828</th><td>      <b>continue</b>;</td></tr>
<tr><th id="829">829</th><td>    }</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>    <b>if</b> (!<a class="local col9 ref" href="#139HasVCTP" title='HasVCTP' data-ref="139HasVCTP" data-ref-filename="139HasVCTP">HasVCTP</a> || <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VPSEL" title='llvm::ARM::MVE_VPSEL' data-ref="llvm::ARM::MVE_VPSEL" data-ref-filename="llvm..ARM..MVE_VPSEL">MVE_VPSEL</a>)</td></tr>
<tr><th id="832">832</th><td>      <b>continue</b>;</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="142MIBuilder" title='MIBuilder' data-type='llvm::MachineInstrBuilder' data-ref="142MIBuilder" data-ref-filename="142MIBuilder">MIBuilder</dfn> =</td></tr>
<tr><th id="835">835</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#138MBB" title='MBB' data-ref="138MBB" data-ref-filename="138MBB">MBB</a></span>, &amp;<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>, <a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::TII" title='(anonymous namespace)::MVEVPTOptimisations::TII' data-use='r' data-ref="(anonymousnamespace)::MVEVPTOptimisations::TII" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVE_VORR" title='llvm::ARM::MVE_VORR' data-ref="llvm::ARM::MVE_VORR" data-ref-filename="llvm..ARM..MVE_VORR">MVE_VORR</a>))</td></tr>
<tr><th id="836">836</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="837">837</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="838">838</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="839">839</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARMVCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMVCC::Then" title='llvm::ARMVCC::Then' data-ref="llvm::ARMVCC::Then" data-ref-filename="llvm..ARMVCC..Then">Then</a>)</td></tr>
<tr><th id="840">840</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>))</td></tr>
<tr><th id="841">841</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="842">842</th><td>    <i>// Silence unused variable warning in release builds.</i></td></tr>
<tr><th id="843">843</th><td>    (<em>void</em>)<a class="local col2 ref" href="#142MIBuilder" title='MIBuilder' data-ref="142MIBuilder" data-ref-filename="142MIBuilder">MIBuilder</a>;</td></tr>
<tr><th id="844">844</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Replacing VPSEL: "</q>; MI.dump();</td></tr>
<tr><th id="845">845</th><td>               dbgs() &lt;&lt; <q>"     with VMOVT: "</q>; MIBuilder.getInstr()-&gt;dump());</td></tr>
<tr><th id="846">846</th><td>    <a class="local col0 ref" href="#140DeadInstructions" title='DeadInstructions' data-ref="140DeadInstructions" data-ref-filename="140DeadInstructions">DeadInstructions</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#141MI" title='MI' data-ref="141MI" data-ref-filename="141MI">MI</a>);</td></tr>
<tr><th id="847">847</th><td>  }</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="143DeadInstruction" title='DeadInstruction' data-type='llvm::MachineInstr *' data-ref="143DeadInstruction" data-ref-filename="143DeadInstruction">DeadInstruction</dfn> : <a class="local col0 ref" href="#140DeadInstructions" title='DeadInstructions' data-ref="140DeadInstructions" data-ref-filename="140DeadInstructions">DeadInstructions</a>)</td></tr>
<tr><th id="850">850</th><td>    <a class="local col3 ref" href="#143DeadInstruction" title='DeadInstruction' data-ref="143DeadInstruction" data-ref-filename="143DeadInstruction">DeadInstruction</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <b>return</b> !<a class="local col0 ref" href="#140DeadInstructions" title='DeadInstructions' data-ref="140DeadInstructions" data-ref-filename="140DeadInstructions">DeadInstructions</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>();</td></tr>
<tr><th id="853">853</th><td>}</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_119MVEVPTOptimisations20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MVEVPTOptimisations::runOnMachineFunction' data-type='bool (anonymous namespace)::MVEVPTOptimisations::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="144Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="144Fn" data-ref-filename="144Fn">Fn</dfn>) {</td></tr>
<tr><th id="856">856</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col5 decl" id="145STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="145STI" data-ref-filename="145STI">STI</dfn> =</td></tr>
<tr><th id="857">857</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;&gt;(<a class="local col4 ref" href="#144Fn" title='Fn' data-ref="144Fn" data-ref-filename="144Fn">Fn</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <b>if</b> (!<a class="local col5 ref" href="#145STI" title='STI' data-ref="145STI" data-ref-filename="145STI">STI</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev" data-ref-filename="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>() || !<a class="local col5 ref" href="#145STI" title='STI' data-ref="145STI" data-ref-filename="145STI">STI</a>.<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6hasLOBEv" title='llvm::ARMSubtarget::hasLOB' data-ref="_ZNK4llvm12ARMSubtarget6hasLOBEv" data-ref-filename="_ZNK4llvm12ARMSubtarget6hasLOBEv">hasLOB</a>())</td></tr>
<tr><th id="860">860</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::TII" title='(anonymous namespace)::MVEVPTOptimisations::TII' data-use='w' data-ref="(anonymousnamespace)::MVEVPTOptimisations::TII" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..TII">TII</a> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo" data-ref-filename="llvm..Thumb2InstrInfo">Thumb2InstrInfo</a> *&gt;(<a class="local col5 ref" href="#145STI" title='STI' data-ref="145STI" data-ref-filename="145STI">STI</a>.<a class="virtual ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="863">863</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MVEVPTOptimisations::MRI" title='(anonymous namespace)::MVEVPTOptimisations::MRI' data-use='w' data-ref="(anonymousnamespace)::MVEVPTOptimisations::MRI" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations..MRI">MRI</a> = &amp;<a class="local col4 ref" href="#144Fn" title='Fn' data-ref="144Fn" data-ref-filename="144Fn">Fn</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="864">864</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a> *<dfn class="local col6 decl" id="146MLI" title='MLI' data-type='llvm::MachineLoopInfo *' data-ref="146MLI" data-ref-filename="146MLI">MLI</dfn> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="865">865</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col7 decl" id="147DT" title='DT' data-type='llvm::MachineDominatorTree *' data-ref="147DT" data-ref-filename="147DT">DT</dfn> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"********** ARM MVE VPT Optimisations **********\n"</q></td></tr>
<tr><th id="868">868</th><td>                    &lt;&lt; <q>"********** Function: "</q> &lt;&lt; Fn.getName() &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <em>bool</em> <dfn class="local col8 decl" id="148Modified" title='Modified' data-type='bool' data-ref="148Modified" data-ref-filename="148Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="871">871</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop" data-ref-filename="llvm..MachineLoop">MachineLoop</a> *<dfn class="local col9 decl" id="149ML" title='ML' data-type='llvm::MachineLoop *' data-ref="149ML" data-ref-filename="149ML">ML</dfn> : <a class="local col6 ref" href="#146MLI" title='MLI' data-ref="146MLI" data-ref-filename="146MLI">MLI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm15MachineLoopInfo7getBaseEv" title='llvm::MachineLoopInfo::getBase' data-ref="_ZN4llvm15MachineLoopInfo7getBaseEv" data-ref-filename="_ZN4llvm15MachineLoopInfo7getBaseEv">getBase</a>().<a class="ref fn" href="../../../include/llvm/Analysis/LoopInfo.h.html#_ZN4llvm12LoopInfoBase18getLoopsInPreorderEv" title='llvm::LoopInfoBase::getLoopsInPreorder' data-ref="_ZN4llvm12LoopInfoBase18getLoopsInPreorderEv" data-ref-filename="_ZN4llvm12LoopInfoBase18getLoopsInPreorderEv">getLoopsInPreorder</a>()) {</td></tr>
<tr><th id="872">872</th><td>    <a class="local col8 ref" href="#148Modified" title='Modified' data-ref="148Modified" data-ref-filename="148Modified">Modified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE" title='(anonymous namespace)::MVEVPTOptimisations::MergeLoopEnd' data-use='c' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations12MergeLoopEndEPN4llvm11MachineLoopE">MergeLoopEnd</a>(<a class="local col9 ref" href="#149ML" title='ML' data-ref="149ML" data-ref-filename="149ML">ML</a>);</td></tr>
<tr><th id="873">873</th><td>    <a class="local col8 ref" href="#148Modified" title='Modified' data-ref="148Modified" data-ref-filename="148Modified">Modified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE" title='(anonymous namespace)::MVEVPTOptimisations::ConvertTailPredLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE">ConvertTailPredLoop</a>(<a class="local col9 ref" href="#149ML" title='ML' data-ref="149ML" data-ref-filename="149ML">ML</a>, <a class="local col7 ref" href="#147DT" title='DT' data-ref="147DT" data-ref-filename="147DT">DT</a>);</td></tr>
<tr><th id="874">874</th><td>  }</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="150MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="150MBB" data-ref-filename="150MBB">MBB</dfn> : <a class="local col4 ref" href="#144Fn" title='Fn' data-ref="144Fn" data-ref-filename="144Fn">Fn</a>) {</td></tr>
<tr><th id="877">877</th><td>    <a class="local col8 ref" href="#148Modified" title='Modified' data-ref="148Modified" data-ref-filename="148Modified">Modified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE" title='(anonymous namespace)::MVEVPTOptimisations::ReplaceConstByVPNOTs' data-use='c' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE">ReplaceConstByVPNOTs</a>(<span class='refarg'><a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB" data-ref-filename="150MBB">MBB</a></span>, <a class="local col7 ref" href="#147DT" title='DT' data-ref="147DT" data-ref-filename="147DT">DT</a>);</td></tr>
<tr><th id="878">878</th><td>    <a class="local col8 ref" href="#148Modified" title='Modified' data-ref="148Modified" data-ref-filename="148Modified">Modified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceVCMPsByVPNOTsERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MVEVPTOptimisations::ReplaceVCMPsByVPNOTs' data-use='c' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceVCMPsByVPNOTsERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceVCMPsByVPNOTsERN4llvm17MachineBasicBlockE">ReplaceVCMPsByVPNOTs</a>(<span class='refarg'><a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB" data-ref-filename="150MBB">MBB</a></span>);</td></tr>
<tr><th id="879">879</th><td>    <a class="local col8 ref" href="#148Modified" title='Modified' data-ref="148Modified" data-ref-filename="148Modified">Modified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MVEVPTOptimisations::ReduceOldVCCRValueUses' data-use='c' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE">ReduceOldVCCRValueUses</a>(<span class='refarg'><a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB" data-ref-filename="150MBB">MBB</a></span>);</td></tr>
<tr><th id="880">880</th><td>    <a class="local col8 ref" href="#148Modified" title='Modified' data-ref="148Modified" data-ref-filename="148Modified">Modified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MVEVPTOptimisations::ConvertVPSEL' data-use='c' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisations12ConvertVPSELERN4llvm17MachineBasicBlockE">ConvertVPSEL</a>(<span class='refarg'><a class="local col0 ref" href="#150MBB" title='MBB' data-ref="150MBB" data-ref-filename="150MBB">MBB</a></span>);</td></tr>
<tr><th id="881">881</th><td>  }</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"**************************************\n"</q>);</td></tr>
<tr><th id="884">884</th><td>  <b>return</b> <a class="local col8 ref" href="#148Modified" title='Modified' data-ref="148Modified" data-ref-filename="148Modified">Modified</a>;</td></tr>
<tr><th id="885">885</th><td>}</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><i class="doc">/// createMVEVPTOptimisationsPass</i></td></tr>
<tr><th id="888">888</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm29createMVEVPTOptimisationsPassEv" title='llvm::createMVEVPTOptimisationsPass' data-ref="_ZN4llvm29createMVEVPTOptimisationsPassEv" data-ref-filename="_ZN4llvm29createMVEVPTOptimisationsPassEv">createMVEVPTOptimisationsPass</dfn>() {</td></tr>
<tr><th id="889">889</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::MVEVPTOptimisations" title='(anonymous namespace)::MVEVPTOptimisations' data-ref="(anonymousnamespace)::MVEVPTOptimisations" data-ref-filename="(anonymousnamespace)..MVEVPTOptimisations">MVEVPTOptimisations</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_119MVEVPTOptimisationsC1Ev" title='(anonymous namespace)::MVEVPTOptimisations::MVEVPTOptimisations' data-use='c' data-ref="_ZN12_GLOBAL__N_119MVEVPTOptimisationsC1Ev" data-ref-filename="_ZN12_GLOBAL__N_119MVEVPTOptimisationsC1Ev">(</a>);</td></tr>
<tr><th id="890">890</th><td>}</td></tr>
<tr><th id="891">891</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>