

================================================================
== Synthesis Summary Report of 'doitgen'
================================================================
+ General Information: 
    * Date:           Mon May  5 06:25:03 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        doitgen
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |            |              |              |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |     DSP    |      FF      |      LUT     | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |+ doitgen                                            |     -|  0.00|     3234|  1.617e+04|         -|     3235|     -|        no|     -|  1740 (19%)|  424394 (16%)|  205372 (15%)|    -|
    | + doitgen_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_48_2  |     -|  0.00|     3075|  1.538e+04|         -|     3075|     -|        no|     -|  1740 (19%)|  299082 (11%)|  188459 (14%)|    -|
    |  o VITIS_LOOP_46_1_VITIS_LOOP_48_2                  |    II|  3.65|     3073|  1.536e+04|        80|        6|   500|       yes|     -|           -|             -|             -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_10 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_11 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_12 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_13 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_14 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_15 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_16 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_17 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_18 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_19 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_20 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_21 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_22 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_23 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_24 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_25 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_26 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_27 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_28 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_29 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_8  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_9  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 9             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+-----------------------+
| Interface     | Register | Offset | Width | Access | Description           |
+---------------+----------+--------+-------+--------+-----------------------+
| s_axi_control | A_0_1    | 0x10   | 32    | W      | Data signal of A_0    |
| s_axi_control | A_0_2    | 0x14   | 32    | W      | Data signal of A_0    |
| s_axi_control | A_1_1    | 0x1c   | 32    | W      | Data signal of A_1    |
| s_axi_control | A_1_2    | 0x20   | 32    | W      | Data signal of A_1    |
| s_axi_control | A_2_1    | 0x28   | 32    | W      | Data signal of A_2    |
| s_axi_control | A_2_2    | 0x2c   | 32    | W      | Data signal of A_2    |
| s_axi_control | A_3_1    | 0x34   | 32    | W      | Data signal of A_3    |
| s_axi_control | A_3_2    | 0x38   | 32    | W      | Data signal of A_3    |
| s_axi_control | A_4_1    | 0x40   | 32    | W      | Data signal of A_4    |
| s_axi_control | A_4_2    | 0x44   | 32    | W      | Data signal of A_4    |
| s_axi_control | C4_0_1   | 0x4c   | 32    | W      | Data signal of C4_0   |
| s_axi_control | C4_0_2   | 0x50   | 32    | W      | Data signal of C4_0   |
| s_axi_control | C4_1_1   | 0x58   | 32    | W      | Data signal of C4_1   |
| s_axi_control | C4_1_2   | 0x5c   | 32    | W      | Data signal of C4_1   |
| s_axi_control | C4_2_1   | 0x64   | 32    | W      | Data signal of C4_2   |
| s_axi_control | C4_2_2   | 0x68   | 32    | W      | Data signal of C4_2   |
| s_axi_control | C4_3_1   | 0x70   | 32    | W      | Data signal of C4_3   |
| s_axi_control | C4_3_2   | 0x74   | 32    | W      | Data signal of C4_3   |
| s_axi_control | C4_4_1   | 0x7c   | 32    | W      | Data signal of C4_4   |
| s_axi_control | C4_4_2   | 0x80   | 32    | W      | Data signal of C4_4   |
| s_axi_control | C4_5_1   | 0x88   | 32    | W      | Data signal of C4_5   |
| s_axi_control | C4_5_2   | 0x8c   | 32    | W      | Data signal of C4_5   |
| s_axi_control | sum_0_1  | 0x94   | 32    | W      | Data signal of sum_0  |
| s_axi_control | sum_0_2  | 0x98   | 32    | W      | Data signal of sum_0  |
| s_axi_control | sum_1_1  | 0xa0   | 32    | W      | Data signal of sum_1  |
| s_axi_control | sum_1_2  | 0xa4   | 32    | W      | Data signal of sum_1  |
| s_axi_control | sum_2_1  | 0xac   | 32    | W      | Data signal of sum_2  |
| s_axi_control | sum_2_2  | 0xb0   | 32    | W      | Data signal of sum_2  |
| s_axi_control | sum_3_1  | 0xb8   | 32    | W      | Data signal of sum_3  |
| s_axi_control | sum_3_2  | 0xbc   | 32    | W      | Data signal of sum_3  |
| s_axi_control | sum_4_1  | 0xc4   | 32    | W      | Data signal of sum_4  |
| s_axi_control | sum_4_2  | 0xc8   | 32    | W      | Data signal of sum_4  |
| s_axi_control | sum_5_1  | 0xd0   | 32    | W      | Data signal of sum_5  |
| s_axi_control | sum_5_2  | 0xd4   | 32    | W      | Data signal of sum_5  |
| s_axi_control | sum_6_1  | 0xdc   | 32    | W      | Data signal of sum_6  |
| s_axi_control | sum_6_2  | 0xe0   | 32    | W      | Data signal of sum_6  |
| s_axi_control | sum_7_1  | 0xe8   | 32    | W      | Data signal of sum_7  |
| s_axi_control | sum_7_2  | 0xec   | 32    | W      | Data signal of sum_7  |
| s_axi_control | sum_8_1  | 0xf4   | 32    | W      | Data signal of sum_8  |
| s_axi_control | sum_8_2  | 0xf8   | 32    | W      | Data signal of sum_8  |
| s_axi_control | sum_9_1  | 0x100  | 32    | W      | Data signal of sum_9  |
| s_axi_control | sum_9_2  | 0x104  | 32    | W      | Data signal of sum_9  |
| s_axi_control | sum_10_1 | 0x10c  | 32    | W      | Data signal of sum_10 |
| s_axi_control | sum_10_2 | 0x110  | 32    | W      | Data signal of sum_10 |
| s_axi_control | sum_11_1 | 0x118  | 32    | W      | Data signal of sum_11 |
| s_axi_control | sum_11_2 | 0x11c  | 32    | W      | Data signal of sum_11 |
| s_axi_control | sum_12_1 | 0x124  | 32    | W      | Data signal of sum_12 |
| s_axi_control | sum_12_2 | 0x128  | 32    | W      | Data signal of sum_12 |
| s_axi_control | sum_13_1 | 0x130  | 32    | W      | Data signal of sum_13 |
| s_axi_control | sum_13_2 | 0x134  | 32    | W      | Data signal of sum_13 |
| s_axi_control | sum_14_1 | 0x13c  | 32    | W      | Data signal of sum_14 |
| s_axi_control | sum_14_2 | 0x140  | 32    | W      | Data signal of sum_14 |
| s_axi_control | sum_15_1 | 0x148  | 32    | W      | Data signal of sum_15 |
| s_axi_control | sum_15_2 | 0x14c  | 32    | W      | Data signal of sum_15 |
| s_axi_control | sum_16_1 | 0x154  | 32    | W      | Data signal of sum_16 |
| s_axi_control | sum_16_2 | 0x158  | 32    | W      | Data signal of sum_16 |
| s_axi_control | sum_17_1 | 0x160  | 32    | W      | Data signal of sum_17 |
| s_axi_control | sum_17_2 | 0x164  | 32    | W      | Data signal of sum_17 |
| s_axi_control | sum_18_1 | 0x16c  | 32    | W      | Data signal of sum_18 |
| s_axi_control | sum_18_2 | 0x170  | 32    | W      | Data signal of sum_18 |
| s_axi_control | sum_19_1 | 0x178  | 32    | W      | Data signal of sum_19 |
| s_axi_control | sum_19_2 | 0x17c  | 32    | W      | Data signal of sum_19 |
| s_axi_control | sum_20_1 | 0x184  | 32    | W      | Data signal of sum_20 |
| s_axi_control | sum_20_2 | 0x188  | 32    | W      | Data signal of sum_20 |
| s_axi_control | sum_21_1 | 0x190  | 32    | W      | Data signal of sum_21 |
| s_axi_control | sum_21_2 | 0x194  | 32    | W      | Data signal of sum_21 |
| s_axi_control | sum_22_1 | 0x19c  | 32    | W      | Data signal of sum_22 |
| s_axi_control | sum_22_2 | 0x1a0  | 32    | W      | Data signal of sum_22 |
| s_axi_control | sum_23_1 | 0x1a8  | 32    | W      | Data signal of sum_23 |
| s_axi_control | sum_23_2 | 0x1ac  | 32    | W      | Data signal of sum_23 |
| s_axi_control | sum_24_1 | 0x1b4  | 32    | W      | Data signal of sum_24 |
| s_axi_control | sum_24_2 | 0x1b8  | 32    | W      | Data signal of sum_24 |
| s_axi_control | sum_25_1 | 0x1c0  | 32    | W      | Data signal of sum_25 |
| s_axi_control | sum_25_2 | 0x1c4  | 32    | W      | Data signal of sum_25 |
| s_axi_control | sum_26_1 | 0x1cc  | 32    | W      | Data signal of sum_26 |
| s_axi_control | sum_26_2 | 0x1d0  | 32    | W      | Data signal of sum_26 |
| s_axi_control | sum_27_1 | 0x1d8  | 32    | W      | Data signal of sum_27 |
| s_axi_control | sum_27_2 | 0x1dc  | 32    | W      | Data signal of sum_27 |
| s_axi_control | sum_28_1 | 0x1e4  | 32    | W      | Data signal of sum_28 |
| s_axi_control | sum_28_2 | 0x1e8  | 32    | W      | Data signal of sum_28 |
| s_axi_control | sum_29_1 | 0x1f0  | 32    | W      | Data signal of sum_29 |
| s_axi_control | sum_29_2 | 0x1f4  | 32    | W      | Data signal of sum_29 |
+---------------+----------+--------+-------+--------+-----------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| np        | ap_none | 32       |
| nq        | ap_none | 32       |
| nr        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| nr       | in        | int      |
| nq       | in        | int      |
| np       | in        | int      |
| A        | inout     | double*  |
| C4       | inout     | double*  |
| sum      | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| nr       | nr            | port      |          |
| nq       | nq            | port      |          |
| np       | np            | port      |          |
| A        | m_axi_gmem_0  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_1  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_2  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_3  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_4  | interface |          |
| A        | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_0  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_1  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_2  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_3  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_4  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_5  | interface |          |
| C4       | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_0  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_1  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_2  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_3  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_4  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_5  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_6  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_7  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_8  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_9  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_10 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_11 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_12 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_13 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_14 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_15 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_16 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_17 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_18 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_19 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_20 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_21 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_22 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_23 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_24 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_25 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_26 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_27 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_28 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_29 | interface |          |
| sum      | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                                                 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | read      | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_1 | read      | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_2 | read      | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_3 | read      | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_4 | read      | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_0 | write     | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_1 | write     | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_2 | write     | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_3 | write     | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_4 | write     | 6      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface | Variable | Problem                                                                                                  | Resolution | Location                                                                                 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:78:38 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+------+--------+-------------------+------+---------+---------+
| Name                                                | DSP  | Pragma | Variable          | Op   | Impl    | Latency |
+-----------------------------------------------------+------+--------+-------------------+------+---------+---------+
| + doitgen                                           | 1740 |        |                   |      |         |         |
|  + doitgen_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_48_2 | 1740 |        |                   |      |         |         |
|    add_ln46_fu_9185_p2                              | -    |        | add_ln46          | add  | fabric  | 0       |
|    add_ln46_1_fu_9211_p2                            | -    |        | add_ln46_1        | add  | fabric  | 0       |
|    sub_ln48_fu_9249_p2                              | -    |        | sub_ln48          | sub  | fabric  | 0       |
|    sub_ln48_1_fu_9283_p2                            | -    |        | sub_ln48_1        | sub  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_i             | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i             | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_i_s           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i12_s         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_i_6           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i12_6         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_i_7           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i12_7         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_i_8           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i12_8         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_i_9           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i12_9         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_i_10          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i12_10        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_i_11382_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i12_11384_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_i_11382_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i12_11384_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_i_11382_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i12_11384_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_i_11382_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i12_11384_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_i_11382_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i12_11384_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_i_11          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i12_11        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_i_21389_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i12_21391_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_i_21389_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i12_21391_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_i_21389_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i12_21391_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_i_21389_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i12_21391_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_i_21389_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i12_21391_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_i_12          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i12_12        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_i_31396_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i12_31398_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_i_31396_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i12_31398_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_i_31396_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i12_31398_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_i_31396_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i12_31398_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_i_31396_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i12_31398_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_i_13          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i12_13        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_i_41403_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i12_41405_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_i_41403_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i12_41405_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_i_41403_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i12_41405_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_i_41403_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i12_41405_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_i_41403_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i12_41405_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add               | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add34_s           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add34_6           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add34_7           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add34_8           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add34_9           | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_i_14          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i12_14        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_i_11172_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i12_11174_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_i_11172_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i12_11174_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_i_11172_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i12_11174_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_i_11172_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i12_11174_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_i_11172_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i12_11174_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_i_11172_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i12_11174_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_i_11172_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i12_11174_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_i_11172_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i12_11174_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_i_11172_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i12_11174_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_i_11172_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i12_11174_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_i_11172_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i12_11174_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_i_11172_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i12_11174_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_i_11172_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i12_11174_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_i_11172_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i12_11174_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_11172_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i12_11174_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_11172_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i12_11174_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_11172_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i12_11174_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_11172_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i12_11174_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_11172_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i12_11174_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_11172_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i12_11174_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_11172_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i12_11174_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_11172_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i12_11174_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_11172_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i12_11174_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_11172_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i12_11174_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_11172_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i12_11174_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_11172_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i12_11174_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_11172_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i12_11174_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_11172_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i12_11174_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_11172_4_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i12_11174_4_5 | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add34_10          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add34_11178_1     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add34_11178_2     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add34_11178_3     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add34_11178_4     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add34_11178_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_15          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i12_15        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_21189_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i12_21191_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_21189_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i12_21191_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_21189_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i12_21191_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_21189_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i12_21191_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_21189_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i12_21191_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_21189_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i12_21191_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_21189_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i12_21191_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_21189_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i12_21191_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_21189_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i12_21191_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_21189_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i12_21191_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_21189_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i12_21191_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_21189_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i12_21191_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_21189_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i12_21191_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_21189_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i12_21191_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_21189_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i12_21191_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_21189_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i12_21191_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_21189_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i12_21191_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_21189_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i12_21191_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_21189_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i12_21191_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_21189_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i12_21191_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_21189_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i12_21191_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_21189_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i12_21191_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_21189_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i12_21191_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_21189_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i12_21191_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_21189_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i12_21191_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_21189_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i12_21191_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_21189_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i12_21191_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_21189_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i12_21191_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_21189_4_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i12_21191_4_5 | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add34_11          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add34_21195_1     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add34_21195_2     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add34_21195_3     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add34_21195_4     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add34_21195_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_16          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i12_16        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_31206_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i12_31208_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_31206_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i12_31208_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_31206_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i12_31208_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_31206_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i12_31208_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_31206_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i12_31208_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_31206_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i12_31208_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_31206_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i12_31208_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_31206_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i12_31208_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_31206_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i12_31208_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_31206_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i12_31208_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_31206_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i12_31208_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_31206_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i12_31208_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_31206_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i12_31208_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_31206_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i12_31208_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_31206_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i12_31208_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_31206_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i12_31208_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_31206_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i12_31208_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_31206_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i12_31208_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_31206_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i12_31208_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_31206_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i12_31208_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_31206_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i12_31208_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_31206_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i12_31208_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_31206_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i12_31208_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_31206_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i12_31208_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_31206_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i12_31208_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_31206_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i12_31208_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_31206_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i12_31208_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_31206_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i12_31208_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_31206_4_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i12_31208_4_5 | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add34_12          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add34_31212_1     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add34_31212_2     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add34_31212_3     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add34_31212_4     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add34_31212_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_17          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i12_17        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_41223_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i12_41225_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_41223_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i12_41225_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_41223_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i12_41225_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_41223_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i12_41225_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_41223_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i12_41225_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_41223_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i12_41225_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_41223_1_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i12_41225_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_41223_1_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i12_41225_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_41223_1_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i12_41225_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_41223_1_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i12_41225_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_41223_1_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i12_41225_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_41223_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i12_41225_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_41223_2_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i12_41225_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_41223_2_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i12_41225_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_41223_2_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i12_41225_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_41223_2_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i12_41225_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_41223_2_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i12_41225_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_41223_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i12_41225_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_41223_3_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i12_41225_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_41223_3_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i12_41225_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_41223_3_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i12_41225_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_41223_3_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i12_41225_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_41223_3_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i12_41225_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_41223_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i12_41225_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_41223_4_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i12_41225_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_41223_4_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i12_41225_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_41223_4_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i12_41225_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_41223_4_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i12_41225_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_41223_4_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i12_41225_4_5 | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add34_13          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add34_41229_1     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add34_41229_2     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add34_41229_3     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add34_41229_4     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add34_41229_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_i_1           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i12_1         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_i_1_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i12_1_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_i_1_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i12_1_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_i_1_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i12_1_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_i_1_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i12_1_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_i_1_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i12_1_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_i_1_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i12_1_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_i_1_11086_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i12_1_11088_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_i_1_11086_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i12_1_11088_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_i_1_11086_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i12_1_11088_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_i_1_11086_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i12_1_11088_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_i_1_11086_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i12_1_11088_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_i_1_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i12_1_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_i_1_21093_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i12_1_21095_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_i_1_21093_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i12_1_21095_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_i_1_21093_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i12_1_21095_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_i_1_21093_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i12_1_21095_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_i_1_21093_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i12_1_21095_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_i_1_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i12_1_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_i_1_31100_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i12_1_31102_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_i_1_31100_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i12_1_31102_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_i_1_31100_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i12_1_31102_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_i_1_31100_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i12_1_31102_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_i_1_31100_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i12_1_31102_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_i_1_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i12_1_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_i_1_41107_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i12_1_41109_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_i_1_41107_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i12_1_41109_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_i_1_41107_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i12_1_41109_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_i_1_41107_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i12_1_41109_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_i_1_41107_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i12_1_41109_5 | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add34_1           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add34_1_s         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add34_1_6         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add34_1_7         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add34_1_8         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add34_1_5         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_i_1_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i12_1_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_i_1_1_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i12_1_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_i_1_1_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i12_1_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_i_1_1_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i12_1_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_i_1_1_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i12_1_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_i_1_1_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i12_1_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_i_1_1_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i12_1_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_i_1_1_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i12_1_1_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_i_1_1_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i12_1_1_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_i_1_1_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i12_1_1_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_i_1_1_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i12_1_1_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_i_1_1_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i12_1_1_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_i_1_1_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i12_1_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_i_1_1_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i12_1_1_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_i_1_1_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i12_1_1_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_1_1_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i12_1_1_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_1_1_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i12_1_1_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_1_1_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i12_1_1_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_1_1_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i12_1_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_1_1_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i12_1_1_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_1_1_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i12_1_1_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_1_1_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i12_1_1_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_1_1_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i12_1_1_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_1_1_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i12_1_1_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_1_1_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i12_1_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_1_1_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i12_1_1_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_1_1_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i12_1_1_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_1_1_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i12_1_1_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_1_1_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i12_1_1_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_1_1_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i12_1_1_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add34_1_1         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add34_1_1_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add34_1_1_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add34_1_1_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add34_1_1_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add34_1_1_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_1_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i12_1_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_1_2_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i12_1_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_1_2_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i12_1_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_1_2_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i12_1_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_1_2_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i12_1_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_1_2_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i12_1_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_1_2_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i12_1_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_1_2_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i12_1_2_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_1_2_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i12_1_2_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_1_2_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i12_1_2_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_1_2_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i12_1_2_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_1_2_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i12_1_2_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_1_2_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i12_1_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_1_2_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i12_1_2_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_1_2_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i12_1_2_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_1_2_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i12_1_2_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_1_2_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i12_1_2_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_1_2_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i12_1_2_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_1_2_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i12_1_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_1_2_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i12_1_2_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_1_2_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i12_1_2_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_1_2_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i12_1_2_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_1_2_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i12_1_2_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_1_2_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i12_1_2_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_1_2_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i12_1_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_1_2_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i12_1_2_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_1_2_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i12_1_2_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_1_2_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i12_1_2_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_1_2_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i12_1_2_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_1_2_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i12_1_2_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add34_1_2         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add34_1_2_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add34_1_2_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add34_1_2_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add34_1_2_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add34_1_2_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_1_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i12_1_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_1_3_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i12_1_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_1_3_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i12_1_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_1_3_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i12_1_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_1_3_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i12_1_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_1_3_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i12_1_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_1_3_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i12_1_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_1_3_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i12_1_3_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_1_3_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i12_1_3_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_1_3_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i12_1_3_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_1_3_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i12_1_3_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_1_3_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i12_1_3_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_1_3_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i12_1_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_1_3_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i12_1_3_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_1_3_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i12_1_3_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_1_3_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i12_1_3_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_1_3_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i12_1_3_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_1_3_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i12_1_3_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_1_3_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i12_1_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_1_3_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i12_1_3_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_1_3_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i12_1_3_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_1_3_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i12_1_3_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_1_3_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i12_1_3_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_1_3_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i12_1_3_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_1_3_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i12_1_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_1_3_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i12_1_3_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_1_3_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i12_1_3_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_1_3_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i12_1_3_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_1_3_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i12_1_3_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_1_3_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i12_1_3_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add34_1_3         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add34_1_3_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add34_1_3_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add34_1_3_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add34_1_3_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add34_1_3_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_1_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i12_1_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_1_4_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i12_1_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_1_4_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i12_1_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_1_4_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i12_1_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_1_4_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i12_1_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_1_4_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i12_1_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_1_4_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i12_1_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_1_4_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i12_1_4_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_1_4_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i12_1_4_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_1_4_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i12_1_4_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_1_4_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i12_1_4_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_1_4_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i12_1_4_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_1_4_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i12_1_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_1_4_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i12_1_4_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_1_4_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i12_1_4_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_1_4_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i12_1_4_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_1_4_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i12_1_4_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_1_4_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i12_1_4_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_1_4_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i12_1_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_1_4_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i12_1_4_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_1_4_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i12_1_4_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_1_4_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i12_1_4_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_1_4_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i12_1_4_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_1_4_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i12_1_4_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_1_4_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i12_1_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_1_4_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i12_1_4_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_1_4_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i12_1_4_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_1_4_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i12_1_4_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_1_4_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i12_1_4_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_1_4_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i12_1_4_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add34_1_4         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add34_1_4_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add34_1_4_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add34_1_4_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add34_1_4_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add34_1_4_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_i_2           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i12_2         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_i_2_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i12_2_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_i_2_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i12_2_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_i_2_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i12_2_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_i_2_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i12_2_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_i_2_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i12_2_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_i_2_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i12_2_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_i_2_1862_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i12_2_1864_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_i_2_1862_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i12_2_1864_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_i_2_1862_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i12_2_1864_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_i_2_1862_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i12_2_1864_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_i_2_1862_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i12_2_1864_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_i_2_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i12_2_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_i_2_2869_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i12_2_2871_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_i_2_2869_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i12_2_2871_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_i_2_2869_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i12_2_2871_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_i_2_2869_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i12_2_2871_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_i_2_2869_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i12_2_2871_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_i_2_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i12_2_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_i_2_3876_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i12_2_3878_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_i_2_3876_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i12_2_3878_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_i_2_3876_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i12_2_3878_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_i_2_3876_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i12_2_3878_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_i_2_3876_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i12_2_3878_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_i_2_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i12_2_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_i_2_4883_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i12_2_4885_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_i_2_4883_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i12_2_4885_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_i_2_4883_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i12_2_4885_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_i_2_4883_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i12_2_4885_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_i_2_4883_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i12_2_4885_5  | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add34_2           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add34_2_s         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add34_2_6         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add34_2_7         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add34_2_8         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add34_2_5         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_i_2_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i12_2_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_i_2_1_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i12_2_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_i_2_1_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i12_2_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_i_2_1_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i12_2_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_i_2_1_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i12_2_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_i_2_1_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i12_2_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_i_2_1_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i12_2_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_i_2_1_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i12_2_1_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_i_2_1_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i12_2_1_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_i_2_1_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i12_2_1_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_i_2_1_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i12_2_1_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_i_2_1_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i12_2_1_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_i_2_1_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i12_2_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_i_2_1_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i12_2_1_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_i_2_1_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i12_2_1_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_2_1_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i12_2_1_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_2_1_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i12_2_1_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_2_1_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i12_2_1_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_2_1_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i12_2_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_2_1_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i12_2_1_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_2_1_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i12_2_1_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_2_1_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i12_2_1_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_2_1_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i12_2_1_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_2_1_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i12_2_1_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_2_1_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i12_2_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_2_1_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i12_2_1_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_2_1_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i12_2_1_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_2_1_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i12_2_1_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_2_1_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i12_2_1_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_2_1_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i12_2_1_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add34_2_1         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add34_2_1_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add34_2_1_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add34_2_1_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add34_2_1_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add34_2_1_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_2_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i12_2_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_2_2_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i12_2_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_2_2_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i12_2_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_2_2_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i12_2_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_2_2_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i12_2_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_2_2_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i12_2_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_2_2_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i12_2_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_2_2_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i12_2_2_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_2_2_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i12_2_2_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_2_2_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i12_2_2_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_2_2_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i12_2_2_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_2_2_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i12_2_2_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_2_2_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i12_2_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_2_2_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i12_2_2_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_2_2_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i12_2_2_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_2_2_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i12_2_2_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_2_2_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i12_2_2_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_2_2_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i12_2_2_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_2_2_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i12_2_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_2_2_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i12_2_2_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_2_2_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i12_2_2_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_2_2_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i12_2_2_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_2_2_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i12_2_2_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_2_2_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i12_2_2_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_2_2_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i12_2_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_2_2_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i12_2_2_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_2_2_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i12_2_2_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_2_2_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i12_2_2_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_2_2_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i12_2_2_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_2_2_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i12_2_2_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add34_2_2         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add34_2_2_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add34_2_2_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add34_2_2_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add34_2_2_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add34_2_2_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_2_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i12_2_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_2_3_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i12_2_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_2_3_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i12_2_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_2_3_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i12_2_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_2_3_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i12_2_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_2_3_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i12_2_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_2_3_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i12_2_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_2_3_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i12_2_3_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_2_3_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i12_2_3_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_2_3_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i12_2_3_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_2_3_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i12_2_3_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_2_3_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i12_2_3_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_2_3_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i12_2_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_2_3_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i12_2_3_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_2_3_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i12_2_3_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_2_3_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i12_2_3_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_2_3_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i12_2_3_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_2_3_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i12_2_3_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_2_3_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i12_2_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_2_3_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i12_2_3_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_2_3_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i12_2_3_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_2_3_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i12_2_3_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_2_3_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i12_2_3_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_2_3_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i12_2_3_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_2_3_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i12_2_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_2_3_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i12_2_3_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_2_3_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i12_2_3_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_2_3_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i12_2_3_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_2_3_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i12_2_3_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_2_3_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i12_2_3_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add34_2_3         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add34_2_3_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add34_2_3_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add34_2_3_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add34_2_3_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add34_2_3_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_2_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i12_2_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_2_4_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i12_2_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_2_4_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i12_2_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_2_4_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i12_2_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_2_4_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i12_2_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_2_4_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i12_2_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_2_4_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i12_2_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_2_4_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i12_2_4_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_2_4_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i12_2_4_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_2_4_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i12_2_4_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_2_4_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i12_2_4_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_2_4_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i12_2_4_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_2_4_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i12_2_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_2_4_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i12_2_4_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_2_4_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i12_2_4_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_2_4_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i12_2_4_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_2_4_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i12_2_4_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_2_4_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i12_2_4_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_2_4_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i12_2_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_2_4_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i12_2_4_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_2_4_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i12_2_4_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_2_4_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i12_2_4_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_2_4_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i12_2_4_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_2_4_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i12_2_4_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_2_4_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i12_2_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_2_4_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i12_2_4_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_2_4_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i12_2_4_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_2_4_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i12_2_4_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_2_4_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i12_2_4_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_2_4_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i12_2_4_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add34_2_4         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add34_2_4_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add34_2_4_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add34_2_4_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add34_2_4_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add34_2_4_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_i_3           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i12_3         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_i_3_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i12_3_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_i_3_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i12_3_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_i_3_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i12_3_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_i_3_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i12_3_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_i_3_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i12_3_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_i_3_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i12_3_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_i_3_1638_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i12_3_1640_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_i_3_1638_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i12_3_1640_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_i_3_1638_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i12_3_1640_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_i_3_1638_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i12_3_1640_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_i_3_1638_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i12_3_1640_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_i_3_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i12_3_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_i_3_2645_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i12_3_2647_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_i_3_2645_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i12_3_2647_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_i_3_2645_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i12_3_2647_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_i_3_2645_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i12_3_2647_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_i_3_2645_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i12_3_2647_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_i_3_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i12_3_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_i_3_3652_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i12_3_3654_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_i_3_3652_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i12_3_3654_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_i_3_3652_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i12_3_3654_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_i_3_3652_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i12_3_3654_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_i_3_3652_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i12_3_3654_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_i_3_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i12_3_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_i_3_4659_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i12_3_4661_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_i_3_4659_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i12_3_4661_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_i_3_4659_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i12_3_4661_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_i_3_4659_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i12_3_4661_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_i_3_4659_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i12_3_4661_5  | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add34_3           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add34_3_s         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add34_3_6         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add34_3_7         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add34_3_8         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add34_3_5         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_i_3_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i12_3_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_i_3_1_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i12_3_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_i_3_1_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i12_3_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_i_3_1_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i12_3_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_i_3_1_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i12_3_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_i_3_1_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i12_3_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_i_3_1_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i12_3_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_i_3_1_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i12_3_1_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_i_3_1_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i12_3_1_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_i_3_1_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i12_3_1_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_i_3_1_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i12_3_1_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_i_3_1_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i12_3_1_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_i_3_1_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i12_3_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_i_3_1_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i12_3_1_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_i_3_1_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i12_3_1_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_3_1_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i12_3_1_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_3_1_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i12_3_1_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_3_1_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i12_3_1_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_3_1_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i12_3_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_3_1_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i12_3_1_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_3_1_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i12_3_1_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_3_1_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i12_3_1_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_3_1_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i12_3_1_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_3_1_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i12_3_1_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_3_1_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i12_3_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_3_1_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i12_3_1_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_3_1_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i12_3_1_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_3_1_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i12_3_1_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_3_1_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i12_3_1_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_3_1_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i12_3_1_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add34_3_1         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add34_3_1_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add34_3_1_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add34_3_1_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add34_3_1_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add34_3_1_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_3_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i12_3_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_3_2_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i12_3_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_3_2_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i12_3_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_3_2_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i12_3_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_3_2_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i12_3_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_3_2_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i12_3_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_3_2_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i12_3_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_3_2_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i12_3_2_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_3_2_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i12_3_2_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_3_2_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i12_3_2_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_3_2_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i12_3_2_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_3_2_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i12_3_2_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_3_2_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i12_3_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_3_2_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i12_3_2_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_3_2_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i12_3_2_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_3_2_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i12_3_2_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_3_2_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i12_3_2_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_3_2_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i12_3_2_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_3_2_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i12_3_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_3_2_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i12_3_2_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_3_2_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i12_3_2_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_3_2_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i12_3_2_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_3_2_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i12_3_2_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_3_2_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i12_3_2_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_3_2_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i12_3_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_3_2_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i12_3_2_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_3_2_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i12_3_2_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_3_2_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i12_3_2_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_3_2_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i12_3_2_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_3_2_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i12_3_2_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add34_3_2         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add34_3_2_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add34_3_2_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add34_3_2_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add34_3_2_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add34_3_2_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_3_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i12_3_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_3_3_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i12_3_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_3_3_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i12_3_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_3_3_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i12_3_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_3_3_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i12_3_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_3_3_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i12_3_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_3_3_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i12_3_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_3_3_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i12_3_3_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_3_3_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i12_3_3_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_3_3_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i12_3_3_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_3_3_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i12_3_3_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_3_3_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i12_3_3_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_3_3_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i12_3_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_3_3_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i12_3_3_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_3_3_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i12_3_3_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_3_3_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i12_3_3_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_3_3_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i12_3_3_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_3_3_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i12_3_3_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_3_3_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i12_3_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_3_3_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i12_3_3_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_3_3_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i12_3_3_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_3_3_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i12_3_3_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_3_3_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i12_3_3_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_3_3_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i12_3_3_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_3_3_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i12_3_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_3_3_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i12_3_3_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_3_3_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i12_3_3_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_3_3_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i12_3_3_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_3_3_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i12_3_3_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_3_3_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i12_3_3_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add34_3_3         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add34_3_3_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add34_3_3_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add34_3_3_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add34_3_3_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add34_3_3_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_3_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i12_3_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_3_4_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i12_3_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_3_4_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i12_3_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_3_4_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i12_3_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_3_4_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i12_3_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_3_4_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i12_3_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_3_4_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i12_3_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_3_4_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i12_3_4_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_3_4_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i12_3_4_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_3_4_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i12_3_4_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_3_4_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i12_3_4_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_3_4_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i12_3_4_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_3_4_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i12_3_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_3_4_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i12_3_4_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_3_4_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i12_3_4_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_3_4_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i12_3_4_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_3_4_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i12_3_4_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_3_4_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i12_3_4_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_3_4_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i12_3_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_3_4_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i12_3_4_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_3_4_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i12_3_4_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_3_4_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i12_3_4_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_3_4_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i12_3_4_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_3_4_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i12_3_4_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_3_4_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i12_3_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_3_4_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i12_3_4_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_3_4_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i12_3_4_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_3_4_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i12_3_4_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_3_4_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i12_3_4_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_3_4_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i12_3_4_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add34_3_4         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add34_3_4_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add34_3_4_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add34_3_4_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add34_3_4_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add34_3_4_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_i_4           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i12_4         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_i_4_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i12_4_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_i_4_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i12_4_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_i_4_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i12_4_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_i_4_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i12_4_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_i_4_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i12_4_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_i_4_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i12_4_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_i_4_1414_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i12_4_1416_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_i_4_1414_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i12_4_1416_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_i_4_1414_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i12_4_1416_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_i_4_1414_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i12_4_1416_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_i_4_1414_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i12_4_1416_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_i_4_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i12_4_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_i_4_2421_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i12_4_2423_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_i_4_2421_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i12_4_2423_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_i_4_2421_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i12_4_2423_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_i_4_2421_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i12_4_2423_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_i_4_2421_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i12_4_2423_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_i_4_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i12_4_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_i_4_3428_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i12_4_3430_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_i_4_3428_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i12_4_3430_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_i_4_3428_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i12_4_3430_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_i_4_3428_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i12_4_3430_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_i_4_3428_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i12_4_3430_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_i_4_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i12_4_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_i_4_4435_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i12_4_4437_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_i_4_4435_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i12_4_4437_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_i_4_4435_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i12_4_4437_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_i_4_4435_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i12_4_4437_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_i_4_4435_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i12_4_4437_5  | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add34_4           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add34_4_s         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add34_4_6         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add34_4_7         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add34_4_8         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add34_4_5         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_i_4_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i12_4_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_i_4_1_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i12_4_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_i_4_1_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i12_4_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_i_4_1_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i12_4_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_i_4_1_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i12_4_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_i_4_1_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i12_4_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_i_4_1_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i12_4_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_i_4_1_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i12_4_1_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_i_4_1_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i12_4_1_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_i_4_1_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i12_4_1_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_i_4_1_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i12_4_1_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_i_4_1_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i12_4_1_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_i_4_1_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i12_4_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_i_4_1_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i12_4_1_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_i_4_1_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i12_4_1_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_4_1_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i12_4_1_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_4_1_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i12_4_1_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_4_1_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i12_4_1_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_4_1_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i12_4_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_4_1_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i12_4_1_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_4_1_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i12_4_1_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_4_1_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i12_4_1_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_4_1_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i12_4_1_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_4_1_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i12_4_1_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_4_1_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i12_4_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_4_1_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i12_4_1_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_4_1_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i12_4_1_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_4_1_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i12_4_1_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_4_1_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i12_4_1_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_4_1_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i12_4_1_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add34_4_1         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add34_4_1_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add34_4_1_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add34_4_1_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add34_4_1_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add34_4_1_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_4_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i12_4_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_4_2_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i12_4_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_4_2_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i12_4_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_4_2_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i12_4_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_4_2_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i12_4_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_4_2_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i12_4_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_4_2_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i12_4_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_4_2_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i12_4_2_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_4_2_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i12_4_2_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_4_2_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i12_4_2_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_4_2_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i12_4_2_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_4_2_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i12_4_2_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_4_2_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i12_4_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_4_2_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i12_4_2_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_4_2_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i12_4_2_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_4_2_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i12_4_2_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_4_2_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i12_4_2_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_4_2_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i12_4_2_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_4_2_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i12_4_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_4_2_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i12_4_2_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_4_2_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i12_4_2_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_4_2_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i12_4_2_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_4_2_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i12_4_2_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_4_2_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i12_4_2_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_4_2_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i12_4_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_4_2_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i12_4_2_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_4_2_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i12_4_2_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_4_2_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i12_4_2_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_4_2_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i12_4_2_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_4_2_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i12_4_2_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add34_4_2         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add34_4_2_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add34_4_2_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add34_4_2_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add34_4_2_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add34_4_2_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_4_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i12_4_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_4_3_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i12_4_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_4_3_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i12_4_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_4_3_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i12_4_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_4_3_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i12_4_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_4_3_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i12_4_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_4_3_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i12_4_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_4_3_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i12_4_3_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_4_3_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i12_4_3_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_4_3_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i12_4_3_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_4_3_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i12_4_3_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_4_3_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i12_4_3_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_4_3_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i12_4_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_4_3_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i12_4_3_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_4_3_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i12_4_3_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_4_3_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i12_4_3_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_4_3_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i12_4_3_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_4_3_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i12_4_3_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_4_3_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i12_4_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_4_3_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i12_4_3_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_4_3_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i12_4_3_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_4_3_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i12_4_3_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_4_3_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i12_4_3_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_4_3_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i12_4_3_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_4_3_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i12_4_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_4_3_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i12_4_3_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_4_3_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i12_4_3_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_4_3_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i12_4_3_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_4_3_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i12_4_3_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_4_3_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i12_4_3_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add34_4_3         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add34_4_3_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add34_4_3_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add34_4_3_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add34_4_3_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add34_4_3_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_4_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i12_4_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_4_4_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i12_4_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_4_4_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i12_4_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_4_4_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i12_4_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_4_4_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i12_4_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_4_4_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i12_4_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_4_4_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i12_4_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_4_4_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i12_4_4_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_4_4_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i12_4_4_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_4_4_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i12_4_4_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_4_4_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i12_4_4_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_4_4_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i12_4_4_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_4_4_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i12_4_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_4_4_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i12_4_4_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_4_4_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i12_4_4_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_4_4_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i12_4_4_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_4_4_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i12_4_4_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_4_4_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i12_4_4_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_4_4_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i12_4_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_4_4_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i12_4_4_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_4_4_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i12_4_4_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_4_4_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i12_4_4_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_4_4_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i12_4_4_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_4_4_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i12_4_4_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_4_4_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i12_4_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_4_4_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i12_4_4_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_4_4_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i12_4_4_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_4_4_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i12_4_4_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_4_4_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i12_4_4_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_4_4_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i12_4_4_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add34_4_4         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add34_4_4_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add34_4_4_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add34_4_4_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add34_4_4_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add34_4_4_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_i_5           | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i12_5         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_i_5_s         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i12_5_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_i_5_6         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i12_5_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_i_5_7         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i12_5_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_i_5_8         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i12_5_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_i_5_5         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i12_5_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_i_5_9         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i12_5_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_i_5_1190_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i12_5_1192_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_i_5_1190_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i12_5_1192_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_i_5_1190_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i12_5_1192_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_i_5_1190_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i12_5_1192_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_i_5_1190_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i12_5_1192_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_i_5_10        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i12_5_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_i_5_2197_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i12_5_2199_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_i_5_2197_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i12_5_2199_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_i_5_2197_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i12_5_2199_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_i_5_2197_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i12_5_2199_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_i_5_2197_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i12_5_2199_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_i_5_11        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i12_5_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_i_5_3204_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i12_5_3206_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_i_5_3204_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i12_5_3206_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_i_5_3204_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i12_5_3206_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_i_5_3204_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i12_5_3206_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_i_5_3204_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i12_5_3206_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_i_5_12        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_i12_5_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_i_5_4211_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_i12_5_4213_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_i_5_4211_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_i12_5_4213_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_i_5_4211_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_i12_5_4213_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_i_5_4211_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_i12_5_4213_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_i_5_4211_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_i12_5_4213_5  | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add34_5           | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add34_5_s         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add34_5_6         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add34_5_7         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add34_5_8         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add34_5_5         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_i_5_1         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i12_5_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_i_5_1_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i12_5_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_i_5_1_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i12_5_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_i_5_1_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i12_5_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_i_5_1_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i12_5_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_i_5_1_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i12_5_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_i_5_1_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i12_5_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_i_5_1_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i12_5_1_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_i_5_1_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i12_5_1_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_i_5_1_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i12_5_1_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_i_5_1_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i12_5_1_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_i_5_1_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i12_5_1_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_i_5_1_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i12_5_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_i_5_1_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i12_5_1_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_i_5_1_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i12_5_1_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_5_1_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i12_5_1_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_5_1_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i12_5_1_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_5_1_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i12_5_1_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_5_1_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i12_5_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_5_1_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i12_5_1_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_5_1_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i12_5_1_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_5_1_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i12_5_1_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_5_1_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i12_5_1_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_5_1_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i12_5_1_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_5_1_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_i12_5_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_5_1_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_i12_5_1_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_5_1_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_i12_5_1_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_5_1_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_i12_5_1_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_5_1_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_i12_5_1_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_5_1_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_i12_5_1_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add34_5_1         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add34_5_1_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add34_5_1_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add34_5_1_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add34_5_1_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add34_5_1_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_5_2         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i12_5_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_5_2_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i12_5_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_5_2_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i12_5_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_5_2_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i12_5_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_5_2_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i12_5_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_5_2_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i12_5_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_5_2_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i12_5_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_5_2_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i12_5_2_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_5_2_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i12_5_2_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_5_2_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i12_5_2_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_5_2_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i12_5_2_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_5_2_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i12_5_2_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_5_2_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i12_5_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_5_2_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i12_5_2_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_5_2_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i12_5_2_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_5_2_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i12_5_2_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_5_2_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i12_5_2_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_5_2_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i12_5_2_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_5_2_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i12_5_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_5_2_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i12_5_2_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_5_2_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i12_5_2_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_5_2_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i12_5_2_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_5_2_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i12_5_2_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_5_2_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i12_5_2_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_5_2_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_i12_5_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_5_2_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_i12_5_2_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_5_2_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_i12_5_2_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_5_2_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_i12_5_2_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_5_2_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_i12_5_2_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_5_2_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_i12_5_2_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add34_5_2         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add34_5_2_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add34_5_2_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add34_5_2_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add34_5_2_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add34_5_2_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_5_3         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i12_5_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_5_3_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i12_5_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_5_3_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i12_5_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_5_3_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i12_5_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_5_3_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i12_5_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_5_3_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i12_5_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_5_3_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i12_5_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_5_3_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i12_5_3_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_5_3_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i12_5_3_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_5_3_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i12_5_3_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_5_3_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i12_5_3_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_5_3_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i12_5_3_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_5_3_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i12_5_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_5_3_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i12_5_3_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_5_3_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i12_5_3_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_5_3_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i12_5_3_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_5_3_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i12_5_3_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_5_3_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i12_5_3_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_5_3_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i12_5_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_5_3_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i12_5_3_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_5_3_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i12_5_3_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_5_3_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i12_5_3_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_5_3_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i12_5_3_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_5_3_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i12_5_3_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_5_3_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_i12_5_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_5_3_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_i12_5_3_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_5_3_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_i12_5_3_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_5_3_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_i12_5_3_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_5_3_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_i12_5_3_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_5_3_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_i12_5_3_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add34_5_3         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add34_5_3_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add34_5_3_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add34_5_3_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add34_5_3_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add34_5_3_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_5_4         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i12_5_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_5_4_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i12_5_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_5_4_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i12_5_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_5_4_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i12_5_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_5_4_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i12_5_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_5_4_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i12_5_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_5_4_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i12_5_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_5_4_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i12_5_4_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_5_4_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i12_5_4_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_5_4_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i12_5_4_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_5_4_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i12_5_4_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_5_4_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i12_5_4_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_5_4_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i12_5_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_5_4_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i12_5_4_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_5_4_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i12_5_4_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_5_4_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i12_5_4_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_5_4_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i12_5_4_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_5_4_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i12_5_4_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_5_4_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i12_5_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_5_4_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i12_5_4_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_5_4_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i12_5_4_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_5_4_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i12_5_4_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_5_4_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i12_5_4_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_5_4_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i12_5_4_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_5_4_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_i12_5_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_5_4_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_i12_5_4_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_5_4_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_i12_5_4_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_5_4_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_i12_5_4_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_5_4_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_i12_5_4_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_5_4_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_i12_5_4_4_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add34_5_4         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add34_5_4_1       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add34_5_4_2       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add34_5_4_3       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add34_5_4_4       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add34_5_4_5       | dadd | fulldsp | 4       |
|    add_ln48_10_fu_9403_p2                           | -    |        | add_ln48_10       | add  | fabric  | 0       |
+-----------------------------------------------------+------+--------+-------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------+--------------------------------------------------------------+
| Type            | Options                             | Location                                                     |
+-----------------+-------------------------------------+--------------------------------------------------------------+
| inline          |                                     | ../doitgen/generate/doitgen.cpp:4 in process_a_tile          |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:6 in process_a_tile          |
| inline          |                                     | ../doitgen/generate/doitgen.cpp:12 in load_c4_tile           |
| array_partition | variable=local_C4 complete dim=1    | ../doitgen/generate/doitgen.cpp:13 in load_c4_tile, local_C4 |
| array_partition | variable=local_C4 complete dim=2    | ../doitgen/generate/doitgen.cpp:14 in load_c4_tile, local_C4 |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:16 in load_c4_tile           |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:18 in load_c4_tile           |
| inline          |                                     | ../doitgen/generate/doitgen.cpp:25 in compute_partial_sum    |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:27 in compute_partial_sum    |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:29 in compute_partial_sum    |
| interface       | m_axi port=A depth=15000            | ../doitgen/generate/doitgen.cpp:36 in doitgen, A             |
| interface       | m_axi port=C4 depth=900             | ../doitgen/generate/doitgen.cpp:37 in doitgen, C4            |
| interface       | m_axi port=sum depth=30             | ../doitgen/generate/doitgen.cpp:38 in doitgen, sum           |
| array_partition | variable=sum complete dim=1         | ../doitgen/generate/doitgen.cpp:39 in doitgen, sum           |
| array_partition | variable=A cyclic factor=5 dim=3    | ../doitgen/generate/doitgen.cpp:40 in doitgen, A             |
| array_partition | variable=C4 cyclic factor=6 dim=2   | ../doitgen/generate/doitgen.cpp:41 in doitgen, C4            |
| array_partition | variable=sum_buffer complete dim=2  | ../doitgen/generate/doitgen.cpp:44 in doitgen, sum_buffer    |
| loop_flatten    |                                     | ../doitgen/generate/doitgen.cpp:47 in doitgen                |
| pipeline        | II=1                                | ../doitgen/generate/doitgen.cpp:49 in doitgen                |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:54 in doitgen                |
| array_partition | variable=local_A complete dim=1     | ../doitgen/generate/doitgen.cpp:60 in doitgen, local_A       |
| array_partition | variable=partial_sum complete dim=1 | ../doitgen/generate/doitgen.cpp:68 in doitgen, partial_sum   |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:72 in doitgen                |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:79 in doitgen                |
+-----------------+-------------------------------------+--------------------------------------------------------------+


