# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
clk(R)->clk(R)	3.900    0.055/*         3.900/*         out_valid    1
clk(R)->clk(R)	3.900    0.065/*         3.900/*         out_value    1
clk(R)->clk(R)	9.085    0.190/*         0.134/*         CORE/pool_temp_reg_3__1_/D    1
clk(R)->clk(R)	9.084    0.190/*         0.134/*         CORE/pool_temp_reg_3__0_/D    1
clk(R)->clk(R)	9.084    0.193/*         0.133/*         CORE/pool_temp_reg_3__4_/D    1
clk(R)->clk(R)	9.065    */0.194         */0.134         CORE/product_reg_15_/D    1
clk(R)->clk(R)	9.083    0.194/*         0.134/*         CORE/pool_temp_reg_3__5_/D    1
clk(R)->clk(R)	9.083    0.195/*         0.133/*         CORE/pool_temp_reg_3__6_/D    1
clk(R)->clk(R)	9.086    0.198/*         0.134/*         CORE/pool_temp_reg_3__3_/D    1
clk(R)->clk(R)	9.066    0.202/*         0.131/*         CORE/conv_out_reg_reg_18_/D    1
clk(R)->clk(R)	9.086    0.204/*         0.133/*         CORE/pool_temp_reg_3__2_/D    1
clk(R)->clk(R)	9.084    0.205/*         0.133/*         CORE/pool_temp_reg_3__7_/D    1
clk(R)->clk(R)	9.034    0.217/*         0.184/*         CORE/conv_temp_reg_19_/D    1
clk(R)->clk(R)	9.028    0.223/*         0.170/*         CORE/SRAM_192X32_addr_reg_7_/D    1
clk(R)->clk(R)	9.021    */0.236         */0.166         CORE/pool_temp_reg_0__0_/D    1
clk(R)->clk(R)	9.021    */0.244         */0.165         CORE/pool_temp_reg_0__7_/D    1
clk(R)->clk(R)	9.065    */0.248         */0.134         CORE/product_reg_14_/D    1
clk(R)->clk(R)	9.005    0.254/*         0.194/*         CORE/rd_addr_reg_6_/D    1
clk(R)->clk(R)	9.081    */0.255         */0.118         CORE/rd_addr_reg_7_/D    1
clk(R)->clk(R)	9.020    */0.256         */0.168         CORE/pool_temp_reg_0__4_/D    1
clk(R)->clk(R)	9.017    */0.257         */0.170         CORE/pool_temp_reg_0__1_/D    1
clk(R)->clk(R)	9.020    */0.261         */0.167         CORE/pool_temp_reg_0__3_/D    1
clk(R)->clk(R)	9.019    */0.261         */0.167         CORE/pool_temp_reg_0__5_/D    1
clk(R)->clk(R)	9.021    */0.262         */0.167         CORE/pool_temp_reg_0__2_/D    1
clk(R)->clk(R)	9.019    */0.262         */0.167         CORE/pool_temp_reg_0__6_/D    1
clk(R)->clk(R)	9.014    0.270/*         0.183/*         CORE/conv_temp_reg_18_/D    1
clk(R)->clk(R)	9.109    0.314/*         0.110/*         CORE/conv_out_reg_reg_19_/D    1
clk(R)->clk(R)	8.983    0.331/*         0.209/*         CORE/find_median_inst_min2_reg_reg_5_/D    1
clk(R)->clk(R)	9.010    0.337/*         0.209/*         CORE/conv_temp_reg_17_/D    1
clk(R)->clk(R)	9.079    */0.350         */0.120         CORE/SRAM_64X32_addr_reg_5_/D    1
clk(R)->clk(R)	8.986    0.364/*         0.205/*         CORE/find_median_inst_min2_reg_reg_6_/D    1
clk(R)->clk(R)	8.988    0.387/*         0.204/*         CORE/find_median_inst_min2_reg_reg_3_/D    1
clk(R)->clk(R)	8.989    0.395/*         0.202/*         CORE/find_median_inst_min2_reg_reg_4_/D    1
clk(R)->clk(R)	8.980    0.396/*         0.218/*         CORE/find_median_inst_min3_reg_reg_6_/D    1
clk(R)->clk(R)	8.990    0.397/*         0.202/*         CORE/find_median_inst_min2_reg_reg_2_/D    1
clk(R)->clk(R)	8.991    0.400/*         0.201/*         CORE/find_median_inst_min2_reg_reg_1_/D    1
clk(R)->clk(R)	9.091    */0.404         */0.118         CORE/gray_max_temp_reg_0__5_/D    1
clk(R)->clk(R)	9.040    */0.406         */0.158         CORE/SRAM_192X32_addr_reg_6_/D    1
clk(R)->clk(R)	8.993    0.411/*         0.198/*         CORE/find_median_inst_min2_reg_reg_0_/D    1
clk(R)->clk(R)	9.030    0.419/*         0.169/*         CORE/SRAM_64X32_addr_reg_4_/D    1
clk(R)->clk(R)	9.065    0.419/*         0.131/*         CORE/conv_out_reg_reg_17_/D    1
clk(R)->clk(R)	9.015    */0.423         */0.173         CORE/pool_temp_reg_2__1_/D    1
clk(R)->clk(R)	9.018    */0.424         */0.169         CORE/pool_temp_reg_2__3_/D    1
clk(R)->clk(R)	9.019    */0.428         */0.169         CORE/pool_temp_reg_2__4_/D    1
clk(R)->clk(R)	9.019    */0.436         */0.167         CORE/pool_temp_reg_2__2_/D    1
clk(R)->clk(R)	8.979    0.437/*         0.213/*         CORE/find_median_inst_min3_reg_reg_1_/D    1
clk(R)->clk(R)	9.021    */0.440         */0.166         CORE/pool_temp_reg_2__5_/D    1
clk(R)->clk(R)	9.021    */0.440         */0.166         CORE/pool_temp_reg_2__6_/D    1
clk(R)->clk(R)	9.020    */0.442         */0.166         CORE/pool_temp_reg_2__0_/D    1
clk(R)->clk(R)	9.019    */0.446         */0.165         CORE/pool_temp_reg_2__7_/D    1
clk(R)->clk(R)	8.987    0.450/*         0.211/*         CORE/find_median_inst_min3_reg_reg_4_/D    1
clk(R)->clk(R)	8.983    0.454/*         0.208/*         CORE/find_median_inst_min3_reg_reg_2_/D    1
clk(R)->clk(R)	8.989    0.460/*         0.208/*         CORE/find_median_inst_min3_reg_reg_5_/D    1
clk(R)->clk(R)	8.986    0.463/*         0.206/*         CORE/find_median_inst_min3_reg_reg_3_/D    1
clk(R)->clk(R)	8.988    0.471/*         0.204/*         CORE/find_median_inst_min3_reg_reg_0_/D    1
clk(R)->clk(R)	9.037    */0.524         */0.170         CORE/gray_max_temp_reg_0__1_/D    1
clk(R)->clk(R)	9.050    0.528/*         0.137/*         CORE/pool_temp_reg_1__2_/D    1
clk(R)->clk(R)	9.049    0.537/*         0.136/*         CORE/pool_temp_reg_1__1_/D    1
clk(R)->clk(R)	8.988    0.538/*         0.208/*         CORE/conv_temp_reg_16_/D    1
clk(R)->clk(R)	9.052    0.556/*         0.134/*         CORE/pool_temp_reg_1__0_/D    1
clk(R)->clk(R)	9.052    0.561/*         0.132/*         CORE/pool_temp_reg_1__4_/D    1
clk(R)->clk(R)	9.051    0.563/*         0.133/*         CORE/pool_temp_reg_1__7_/D    1
clk(R)->clk(R)	9.051    0.564/*         0.133/*         CORE/pool_temp_reg_1__5_/D    1
clk(R)->clk(R)	9.052    0.564/*         0.133/*         CORE/pool_temp_reg_1__3_/D    1
clk(R)->clk(R)	9.052    0.568/*         0.132/*         CORE/pool_temp_reg_1__6_/D    1
clk(R)->clk(R)	9.046    0.583/*         0.163/*         CORE/wgt_temp_reg_4_/D    1
clk(R)->clk(R)	9.042    */0.591         */0.171         CORE/gray_max_temp_reg_0__6_/D    1
clk(R)->clk(R)	9.032    0.602/*         0.165/*         CORE/SRAM_192X32_addr_reg_5_/D    1
clk(R)->clk(R)	9.064    */0.612         */0.131         CORE/product_reg_13_/D    1
clk(R)->clk(R)	9.008    0.615/*         0.189/*         CORE/avg_temp_reg_9_/D    1
clk(R)->clk(R)	8.978    0.619/*         0.214/*         CORE/find_median_inst_min1_reg_reg_1_/D    1
clk(R)->clk(R)	9.038    */0.621         */0.168         CORE/gray_max_temp_reg_0__2_/D    1
clk(R)->clk(R)	9.001    0.632/*         0.197/*         CORE/max_temp_reg_0_/D    1
clk(R)->clk(R)	9.066    0.641/*         0.131/*         CORE/conv_out_reg_reg_16_/D    1
clk(R)->clk(R)	9.038    */0.643         */0.168         CORE/gray_max_temp_reg_0__4_/D    1
clk(R)->clk(R)	8.977    0.644/*         0.215/*         CORE/find_median_inst_min1_reg_reg_0_/D    1
clk(R)->clk(R)	8.982    0.649/*         0.210/*         CORE/find_median_inst_min1_reg_reg_2_/D    1
clk(R)->clk(R)	8.987    0.650/*         0.207/*         CORE/find_median_inst_min1_reg_reg_5_/D    1
clk(R)->clk(R)	9.005    0.656/*         0.193/*         CORE/max_temp_reg_3_/D    1
clk(R)->clk(R)	9.022    0.658/*         0.188/*         CORE/wgt_temp_reg_7_/D    1
clk(R)->clk(R)	9.027    */0.660         */0.170         CORE/gray_max_temp_reg_0__3_/D    1
clk(R)->clk(R)	9.037    */0.663         */0.169         CORE/gray_max_temp_reg_0__0_/D    1
clk(R)->clk(R)	9.007    0.666/*         0.190/*         CORE/max_temp_reg_2_/D    1
clk(R)->clk(R)	9.007    0.667/*         0.190/*         CORE/max_temp_reg_1_/D    1
clk(R)->clk(R)	9.007    0.667/*         0.191/*         CORE/max_temp_reg_6_/D    1
clk(R)->clk(R)	9.008    0.667/*         0.190/*         CORE/max_temp_reg_5_/D    1
clk(R)->clk(R)	9.007    0.667/*         0.190/*         CORE/max_temp_reg_7_/D    1
clk(R)->clk(R)	9.008    0.669/*         0.190/*         CORE/max_temp_reg_4_/D    1
clk(R)->clk(R)	8.983    0.673/*         0.210/*         CORE/find_median_inst_min1_reg_reg_6_/D    1
clk(R)->clk(R)	8.990    0.699/*         0.203/*         CORE/find_median_inst_min1_reg_reg_4_/D    1
clk(R)->clk(R)	9.034    */0.717         */0.175         CORE/gray_wgt_reg_reg_0__7_/D    1
clk(R)->clk(R)	9.006    0.717/*         0.193/*         CORE/rd_addr_reg_5_/D    1
clk(R)->clk(R)	9.001    0.744/*         0.192/*         CORE/find_median_inst_min1_reg_reg_3_/D    1
clk(R)->clk(R)	9.043    0.758/*         0.166/*         CORE/wgt_temp_reg_6_/D    1
clk(R)->clk(R)	9.103    */0.789         */0.094         CORE/avg_temp_reg_7_/D    1
clk(R)->clk(R)	8.984    0.828/*         0.208/*         CORE/find_median_inst_max2_reg_reg_3_/D    1
clk(R)->clk(R)	8.979    0.842/*         0.213/*         CORE/find_median_inst_max1_reg_reg_0_/D    1
clk(R)->clk(R)	9.051    */0.858         */0.172         CORE/gray_wgt_reg_reg_0__6_/D    1
clk(R)->clk(R)	8.978    0.871/*         0.214/*         CORE/find_median_inst_max1_reg_reg_4_/D    1
clk(R)->clk(R)	9.065    */0.876         */0.130         CORE/product_reg_12_/D    1
clk(R)->clk(R)	8.988    0.881/*         0.203/*         CORE/find_median_inst_max2_reg_reg_5_/D    1
clk(R)->clk(R)	8.980    0.885/*         0.212/*         CORE/find_median_inst_max1_reg_reg_2_/D    1
clk(R)->clk(R)	8.982    0.898/*         0.211/*         CORE/find_median_inst_max1_reg_reg_1_/D    1
clk(R)->clk(R)	9.080    0.902/*         0.133/*         CORE/gray_max_temp_reg_3__3_/D    1
clk(R)->clk(R)	9.038    */0.903         */0.168         CORE/gray_max_temp_reg_3__0_/D    1
clk(R)->clk(R)	9.080    0.904/*         0.132/*         CORE/gray_wgt_reg_reg_3__4_/D    1
clk(R)->clk(R)	9.043    */0.906         */0.169         CORE/gray_max_temp_reg_3__2_/D    1
clk(R)->clk(R)	9.077    0.907/*         0.132/*         CORE/gray_wgt_reg_reg_3__7_/D    1
clk(R)->clk(R)	9.041    */0.907         */0.168         CORE/gray_wgt_reg_reg_1__7_/D    1
clk(R)->clk(R)	9.089    0.909/*         0.133/*         CORE/gray_wgt_reg_reg_3__1_/D    1
clk(R)->clk(R)	9.078    0.912/*         0.131/*         CORE/gray_max_temp_reg_3__7_/D    1
clk(R)->clk(R)	9.082    0.913/*         0.131/*         CORE/gray_wgt_reg_reg_1__2_/D    1
clk(R)->clk(R)	9.078    0.914/*         0.131/*         CORE/gray_wgt_reg_reg_1__5_/D    1
clk(R)->clk(R)	8.992    0.916/*         0.204/*         CORE/conv_temp_reg_15_/D    1
clk(R)->clk(R)	8.991    0.917/*         0.202/*         CORE/find_median_inst_max2_reg_reg_2_/D    1
clk(R)->clk(R)	9.081    0.917/*         0.131/*         CORE/gray_wgt_reg_reg_1__4_/D    1
clk(R)->clk(R)	9.042    */0.917         */0.166         CORE/gray_max_temp_reg_0__7_/D    1
clk(R)->clk(R)	8.985    0.917/*         0.208/*         CORE/find_median_inst_max1_reg_reg_5_/D    1
clk(R)->clk(R)	9.079    0.920/*         0.130/*         CORE/gray_wgt_reg_reg_3__2_/D    1
clk(R)->clk(R)	9.092    0.922/*         0.132/*         CORE/gray_wgt_reg_reg_3__6_/D    1
clk(R)->clk(R)	9.081    0.923/*         0.131/*         CORE/gray_max_temp_reg_3__5_/D    1
clk(R)->clk(R)	8.993    0.930/*         0.199/*         CORE/find_median_inst_max2_reg_reg_6_/D    1
clk(R)->clk(R)	9.093    0.934/*         0.130/*         CORE/gray_max_temp_reg_3__6_/D    1
clk(R)->clk(R)	9.073    0.938/*         0.133/*         CORE/gray_wgt_reg_reg_1__0_/D    1
clk(R)->clk(R)	8.988    0.942/*         0.205/*         CORE/find_median_inst_max1_reg_reg_6_/D    1
clk(R)->clk(R)	9.079    0.949/*         0.133/*         CORE/gray_wgt_reg_reg_3__5_/D    1
clk(R)->clk(R)	8.989    0.949/*         0.204/*         CORE/find_median_inst_max1_reg_reg_3_/D    1
clk(R)->clk(R)	8.996    0.952/*         0.195/*         CORE/find_median_inst_max2_reg_reg_0_/D    1
clk(R)->clk(R)	9.081    0.953/*         0.133/*         CORE/gray_max_temp_reg_3__4_/D    1
clk(R)->clk(R)	9.039    */0.953         */0.169         CORE/gray_wgt_reg_reg_3__0_/D    1
clk(R)->clk(R)	8.997    0.963/*         0.195/*         CORE/find_median_inst_max2_reg_reg_4_/D    1
clk(R)->clk(R)	9.089    0.964/*         0.132/*         CORE/gray_wgt_reg_reg_1__1_/D    1
clk(R)->clk(R)	9.037    0.967/*         0.161/*         CORE/avg_temp_reg_8_/D    1
clk(R)->clk(R)	8.999    0.970/*         0.194/*         CORE/find_median_inst_max2_reg_reg_1_/D    1
clk(R)->clk(R)	9.075    */0.972         */0.134         CORE/gray_max_temp_reg_1__1_/D    1
clk(R)->clk(R)	9.054    */0.973         */0.168         CORE/gray_wgt_reg_reg_3__3_/D    1
clk(R)->clk(R)	9.054    */0.974         */0.168         CORE/gray_max_temp_reg_3__1_/D    1
clk(R)->clk(R)	9.057    */0.976         */0.166         CORE/gray_wgt_reg_reg_1__6_/D    1
clk(R)->clk(R)	9.057    */0.976         */0.166         CORE/gray_wgt_reg_reg_1__3_/D    1
clk(R)->clk(R)	9.066    0.995/*         0.131/*         CORE/conv_out_reg_reg_15_/D    1
clk(R)->clk(R)	9.082    */1.004         */0.130         CORE/gray_max_temp_reg_1__5_/D    1
clk(R)->clk(R)	9.093    */1.012         */0.130         CORE/gray_max_temp_reg_1__6_/D    1
clk(R)->clk(R)	9.088    */1.025         */0.128         CORE/template_reg_reg_8__2_/D    1
clk(R)->clk(R)	9.090    */1.031         */0.127         CORE/template_reg_reg_8__4_/D    1
clk(R)->clk(R)	9.079    */1.044         */0.130         CORE/gray_max_temp_reg_1__7_/D    1
clk(R)->clk(R)	9.079    */1.045         */0.131         CORE/gray_max_temp_reg_1__0_/D    1
clk(R)->clk(R)	9.035    1.046/*         0.163/*         CORE/wgt_temp_reg_3_/D    1
clk(R)->clk(R)	9.077    */1.048         */0.129         CORE/gray_max_temp_reg_1__3_/D    1
clk(R)->clk(R)	9.080    */1.051         */0.129         CORE/gray_max_temp_reg_1__2_/D    1
clk(R)->clk(R)	9.084    */1.061         */0.129         CORE/gray_max_temp_reg_1__4_/D    1
clk(R)->clk(R)	9.081    */1.071         */0.118         CORE/SRAM_64X32_addr_reg_3_/D    1
clk(R)->clk(R)	8.981    1.071/*         0.217/*         CORE/find_median_inst_max_min_reg_reg_0_/D    1
clk(R)->clk(R)	9.103    */1.078         */0.094         CORE/avg_temp_reg_6_/D    1
clk(R)->clk(R)	8.984    1.080/*         0.214/*         CORE/find_median_inst_max_min_reg_reg_2_/D    1
clk(R)->clk(R)	9.033    1.082/*         0.164/*         CORE/SRAM_192X32_addr_reg_4_/D    1
clk(R)->clk(R)	8.986    1.104/*         0.211/*         CORE/find_median_inst_max_min_reg_reg_3_/D    1
clk(R)->clk(R)	8.990    1.113/*         0.208/*         CORE/find_median_inst_max_min_reg_reg_4_/D    1
clk(R)->clk(R)	8.989    1.114/*         0.208/*         CORE/find_median_inst_max_min_reg_reg_6_/D    1
clk(R)->clk(R)	9.093    */1.117         */0.126         CORE/template_reg_reg_8__3_/D    1
clk(R)->clk(R)	8.990    1.117/*         0.207/*         CORE/find_median_inst_max_min_reg_reg_1_/D    1
clk(R)->clk(R)	8.995    1.134/*         0.203/*         CORE/find_median_inst_max_min_reg_reg_5_/D    1
clk(R)->clk(R)	9.094    */1.134         */0.125         CORE/template_reg_reg_8__0_/D    1
clk(R)->clk(R)	9.087    1.170/*         0.122/*         CORE/gray_wgt_reg_reg_0__5_/D    1
clk(R)->clk(R)	9.103    */1.184         */0.106         CORE/wgt_temp_reg_5_/D    1
clk(R)->clk(R)	9.010    1.232/*         0.190/*         CORE/rd_addr_reg_4_/D    1
clk(R)->clk(R)	9.036    1.246/*         0.161/*         CORE/wgt_temp_reg_1_/D    1
clk(R)->clk(R)	9.086    */1.248         */0.131         CORE/template_reg_reg_4__2_/D    1
clk(R)->clk(R)	9.091    */1.261         */0.129         CORE/template_reg_reg_4__4_/D    1
clk(R)->clk(R)	9.037    1.261/*         0.161/*         CORE/wgt_temp_reg_0_/D    1
clk(R)->clk(R)	9.090    1.267/*         0.105/*         CORE/product_reg_11_/D    1
clk(R)->clk(R)	8.999    1.280/*         0.199/*         CORE/find_median_inst_max3_reg_reg_5_/D    1
clk(R)->clk(R)	8.995    1.283/*         0.203/*         CORE/conv_temp_reg_14_/D    1
clk(R)->clk(R)	8.993    1.284/*         0.199/*         CORE/find_median_inst_max3_reg_reg_2_/D    1
clk(R)->clk(R)	8.998    1.293/*         0.199/*         CORE/find_median_inst_max3_reg_reg_0_/D    1
clk(R)->clk(R)	8.999    1.300/*         0.196/*         CORE/find_median_inst_max3_reg_reg_6_/D    1
clk(R)->clk(R)	9.122    1.303/*         0.089/*         CORE/image_size_reg_reg_1_/D    1
clk(R)->clk(R)	8.997    1.311/*         0.195/*         CORE/find_median_inst_max3_reg_reg_1_/D    1
clk(R)->clk(R)	8.999    1.331/*         0.193/*         CORE/find_median_inst_max3_reg_reg_3_/D    1
clk(R)->clk(R)	9.124    1.336/*         0.087/*         CORE/image_size_reg_reg_0_/D    1
clk(R)->clk(R)	9.090    */1.340         */0.128         CORE/template_reg_reg_0__0_/D    1
clk(R)->clk(R)	9.002    1.341/*         0.191/*         CORE/find_median_inst_max3_reg_reg_4_/D    1
clk(R)->clk(R)	9.067    1.348/*         0.131/*         CORE/conv_out_reg_reg_14_/D    1
clk(R)->clk(R)	9.086    */1.371         */0.130         CORE/template_reg_reg_2__4_/D    1
clk(R)->clk(R)	9.094    */1.378         */0.125         CORE/template_reg_reg_4__0_/D    1
clk(R)->clk(R)	9.058    */1.384         */0.137         CORE/product_reg_10_/D    1
clk(R)->clk(R)	9.090    */1.387         */0.128         CORE/template_reg_reg_0__2_/D    1
clk(R)->clk(R)	9.092    */1.397         */0.125         CORE/template_reg_reg_4__3_/D    1
clk(R)->clk(R)	9.087    */1.413         */0.130         CORE/template_reg_reg_3__4_/D    1
clk(R)->clk(R)	9.053    */1.416         */0.141         CORE/product_reg_9_/D    1
clk(R)->clk(R)	9.081    */1.416         */0.118         CORE/SRAM_64X32_addr_reg_2_/D    1
clk(R)->clk(R)	9.089    */1.447         */0.129         CORE/template_reg_reg_1__0_/D    1
clk(R)->clk(R)	9.094    */1.448         */0.126         CORE/template_reg_reg_0__4_/D    1
clk(R)->clk(R)	9.092    */1.450         */0.125         CORE/template_reg_reg_0__3_/D    1
clk(R)->clk(R)	9.092    */1.452         */0.129         CORE/template_reg_reg_1__4_/D    1
clk(R)->clk(R)	9.054    1.454/*         0.143/*         CORE/window_reg_0__1__6_/D    1
clk(R)->clk(R)	9.055    1.456/*         0.143/*         CORE/window_reg_0__1__7_/D    1
clk(R)->clk(R)	9.085    1.457/*         0.128/*         CORE/gray_wgt_reg_reg_0__4_/D    1
clk(R)->clk(R)	9.090    */1.468         */0.127         CORE/template_reg_reg_2__2_/D    1
clk(R)->clk(R)	9.087    */1.469         */0.128         CORE/template_reg_reg_3__3_/D    1
clk(R)->clk(R)	9.053    1.469/*         0.141/*         CORE/window_reg_0__1__2_/D    1
clk(R)->clk(R)	9.057    1.481/*         0.140/*         CORE/window_reg_0__0__7_/D    1
clk(R)->clk(R)	9.093    */1.485         */0.126         CORE/template_reg_reg_2__0_/D    1
clk(R)->clk(R)	9.093    */1.493         */0.126         CORE/template_reg_reg_2__3_/D    1
clk(R)->clk(R)	9.091    */1.499         */0.127         CORE/template_reg_reg_3__2_/D    1
clk(R)->clk(R)	9.091    */1.501         */0.126         CORE/template_reg_reg_1__2_/D    1
clk(R)->clk(R)	9.051    */1.502         */0.143         CORE/product_reg_8_/D    1
clk(R)->clk(R)	9.074    1.519/*         0.113/*         CORE/window_reg_2__0__3_/D    1
clk(R)->clk(R)	9.092    */1.528         */0.126         CORE/template_reg_reg_1__3_/D    1
clk(R)->clk(R)	9.094    */1.539         */0.125         CORE/template_reg_reg_3__0_/D    1
clk(R)->clk(R)	9.073    1.569/*         0.115/*         CORE/window_reg_2__0__4_/D    1
clk(R)->clk(R)	9.033    1.570/*         0.164/*         CORE/SRAM_192X32_addr_reg_3_/D    1
clk(R)->clk(R)	9.089    1.575/*         0.099/*         CORE/window_reg_2__0__6_/D    1
clk(R)->clk(R)	9.090    1.583/*         0.098/*         CORE/window_reg_2__0__2_/D    1
clk(R)->clk(R)	8.978    1.586/*         0.217/*         CORE/find_median_inst_mid2_reg_reg_5_/D    1
clk(R)->clk(R)	9.033    1.588/*         0.173/*         CORE/state_reg_0_/D    1
clk(R)->clk(R)	9.090    */1.591         */0.132         CORE/window_reg_1__1__6_/D    1
clk(R)->clk(R)	8.973    1.595/*         0.216/*         CORE/find_median_inst_mid2_reg_reg_1_/D    1
clk(R)->clk(R)	9.055    */1.596         */0.148         CORE/SRAM_192X32_addr_reg_0_/D    1
clk(R)->clk(R)	8.994    1.598/*         0.204/*         CORE/conv_temp_reg_13_/D    1
clk(R)->clk(R)	9.062    */1.600         */0.156         CORE/template_reg_reg_8__7_/D    1
clk(R)->clk(R)	9.065    */1.603         */0.152         CORE/template_reg_reg_8__5_/D    1
clk(R)->clk(R)	9.088    */1.604         */0.133         CORE/window_reg_1__1__5_/D    1
clk(R)->clk(R)	9.064    */1.607         */0.154         CORE/template_reg_reg_8__6_/D    1
clk(R)->clk(R)	9.068    */1.612         */0.153         CORE/window_reg_1__2__2_/D    1
clk(R)->clk(R)	9.130    1.614/*         0.092/*         CORE/window_reg_1__1__0_/D    1
clk(R)->clk(R)	9.087    1.617/*         0.135/*         CORE/window_reg_0__0__4_/D    1
clk(R)->clk(R)	9.054    */1.618         */0.143         CORE/SRAM_192X32_addr_reg_1_/D    1
clk(R)->clk(R)	9.063    */1.621         */0.158         CORE/window_reg_1__2__1_/D    1
clk(R)->clk(R)	9.054    */1.622         */0.142         CORE/SRAM_192X32_addr_reg_2_/D    1
clk(R)->clk(R)	9.091    */1.630         */0.130         CORE/window_reg_1__0__0_/D    1
clk(R)->clk(R)	9.089    */1.632         */0.130         CORE/template_reg_reg_8__1_/D    1
clk(R)->clk(R)	9.089    */1.634         */0.128         CORE/template_reg_reg_5__2_/D    1
clk(R)->clk(R)	9.090    */1.634         */0.130         CORE/window_reg_1__0__6_/D    1
clk(R)->clk(R)	9.089    */1.634         */0.127         CORE/template_reg_reg_7__4_/D    1
clk(R)->clk(R)	9.035    1.634/*         0.165/*         CORE/SRAM_64X32_addr_reg_1_/D    1
clk(R)->clk(R)	9.060    1.637/*         0.137/*         CORE/window_reg_0__1__4_/D    1
clk(R)->clk(R)	9.090    */1.643         */0.127         CORE/template_reg_reg_5__4_/D    1
clk(R)->clk(R)	9.091    */1.644         */0.127         CORE/template_reg_reg_7__0_/D    1
clk(R)->clk(R)	9.089    */1.644         */0.132         CORE/window_reg_1__0__5_/D    1
clk(R)->clk(R)	9.069    */1.645         */0.147         CORE/window_reg_1__2__5_/D    1
clk(R)->clk(R)	9.068    */1.655         */0.147         CORE/window_reg_1__3__1_/D    1
clk(R)->clk(R)	9.041    */1.656         */0.144         CORE/window_reg_2__3__4_/D    1
clk(R)->clk(R)	9.089    */1.656         */0.128         CORE/template_reg_reg_6__2_/D    1
clk(R)->clk(R)	9.072    */1.657         */0.149         CORE/window_reg_1__2__3_/D    1
clk(R)->clk(R)	9.065    1.659/*         0.133/*         CORE/conv_out_reg_reg_13_/D    1
clk(R)->clk(R)	9.092    */1.661         */0.126         CORE/template_reg_reg_7__2_/D    1
clk(R)->clk(R)	9.059    1.661/*         0.135/*         CORE/window_reg_0__0__5_/D    1
clk(R)->clk(R)	9.093    */1.664         */0.128         CORE/template_reg_reg_6__4_/D    1
clk(R)->clk(R)	9.062    1.666/*         0.135/*         CORE/window_reg_0__0__3_/D    1
clk(R)->clk(R)	9.126    1.666/*         0.095/*         CORE/window_reg_2__1__3_/D    1
clk(R)->clk(R)	9.077    */1.669         */0.144         CORE/window_reg_1__2__4_/D    1
clk(R)->clk(R)	9.103    */1.671         */0.094         CORE/avg_temp_reg_4_/D    1
clk(R)->clk(R)	9.091    */1.671         */0.126         CORE/template_reg_reg_5__3_/D    1
clk(R)->clk(R)	9.070    */1.672         */0.147         CORE/window_reg_1__3__6_/D    1
clk(R)->clk(R)	9.075    */1.672         */0.144         CORE/window_reg_1__3__0_/D    1
clk(R)->clk(R)	9.072    */1.672         */0.146         CORE/window_reg_1__3__4_/D    1
clk(R)->clk(R)	8.986    1.674/*         0.212/*         CORE/find_median_inst_min_pool_temp_reg_1_/D    1
clk(R)->clk(R)	9.070    */1.675         */0.146         CORE/window_reg_1__3__2_/D    1
clk(R)->clk(R)	9.077    */1.676         */0.144         CORE/window_reg_1__2__6_/D    1
clk(R)->clk(R)	8.983    1.677/*         0.214/*         CORE/find_median_inst_mid2_reg_reg_7_/D    1
clk(R)->clk(R)	9.090    */1.678         */0.127         CORE/template_reg_reg_7__3_/D    1
clk(R)->clk(R)	9.101    1.678/*         0.120/*         CORE/window_reg_1__0__2_/D    1
clk(R)->clk(R)	9.069    */1.679         */0.142         CORE/window_reg_2__3__3_/D    1
clk(R)->clk(R)	9.052    */1.679         */0.145         CORE/avg_temp_reg_5_/D    1
clk(R)->clk(R)	9.064    1.679/*         0.133/*         CORE/window_reg_0__0__6_/D    1
clk(R)->clk(R)	8.981    1.680/*         0.215/*         CORE/find_median_inst_mid2_reg_reg_3_/D    1
clk(R)->clk(R)	8.982    1.689/*         0.215/*         CORE/find_median_inst_mid2_reg_reg_4_/D    1
clk(R)->clk(R)	8.981    1.692/*         0.215/*         CORE/find_median_inst_mid2_reg_reg_6_/D    1
clk(R)->clk(R)	8.973    1.695/*         0.217/*         CORE/find_median_inst_mid2_reg_reg_0_/D    1
clk(R)->clk(R)	8.989    1.700/*         0.208/*         CORE/find_median_inst_min_pool_temp_reg_6_/D    1
clk(R)->clk(R)	9.075    */1.702         */0.145         CORE/window_reg_1__2__7_/D    1
clk(R)->clk(R)	9.094    */1.702         */0.126         CORE/template_reg_reg_5__0_/D    1
clk(R)->clk(R)	9.062    1.714/*         0.133/*         CORE/window_reg_0__1__3_/D    1
clk(R)->clk(R)	9.073    */1.714         */0.148         CORE/window_reg_1__2__0_/D    1
clk(R)->clk(R)	9.010    1.715/*         0.190/*         CORE/rd_addr_reg_3_/D    1
clk(R)->clk(R)	9.062    1.717/*         0.133/*         CORE/window_reg_0__1__5_/D    1
clk(R)->clk(R)	9.070    */1.719         */0.147         CORE/window_reg_1__3__5_/D    1
clk(R)->clk(R)	9.090    */1.720         */0.125         CORE/template_reg_reg_6__3_/D    1
clk(R)->clk(R)	8.976    1.720/*         0.213/*         CORE/find_median_inst_mid2_reg_reg_2_/D    1
clk(R)->clk(R)	9.068    */1.722         */0.126         CORE/product_reg_7_/D    1
clk(R)->clk(R)	9.042    */1.725         */0.143         CORE/window_reg_2__3__1_/D    1
clk(R)->clk(R)	9.034    1.726/*         0.165/*         CORE/SRAM_64X32_addr_reg_0_/D    1
clk(R)->clk(R)	9.070    */1.729         */0.147         CORE/window_reg_1__3__3_/D    1
clk(R)->clk(R)	9.043    */1.729         */0.141         CORE/window_reg_2__3__5_/D    1
clk(R)->clk(R)	8.995    1.737/*         0.203/*         CORE/find_median_inst_min_pool_temp_reg_0_/D    1
clk(R)->clk(R)	9.094    */1.739         */0.126         CORE/template_reg_reg_6__0_/D    1
clk(R)->clk(R)	8.995    1.744/*         0.202/*         CORE/find_median_inst_min_pool_temp_reg_2_/D    1
clk(R)->clk(R)	8.997    1.753/*         0.201/*         CORE/find_median_inst_min_pool_temp_reg_4_/D    1
clk(R)->clk(R)	9.079    */1.755         */0.127         CORE/gray_avg_reg_reg_0__1_/D    1
clk(R)->clk(R)	8.997    1.755/*         0.200/*         CORE/find_median_inst_min_pool_temp_reg_3_/D    1
clk(R)->clk(R)	9.065    */1.756         */0.146         CORE/window_reg_1__3__7_/D    1
clk(R)->clk(R)	9.078    1.766/*         0.109/*         CORE/window_reg_2__0__5_/D    1
clk(R)->clk(R)	9.061    1.778/*         0.134/*         CORE/window_reg_0__0__1_/D    1
clk(R)->clk(R)	9.062    1.780/*         0.133/*         CORE/window_reg_0__0__2_/D    1
clk(R)->clk(R)	9.086    1.788/*         0.136/*         CORE/window_reg_0__0__0_/D    1
clk(R)->clk(R)	9.111    1.794/*         0.110/*         CORE/window_reg_2__0__7_/D    1
clk(R)->clk(R)	9.027    1.796/*         0.172/*         CORE/state_reg_1_/D    1
clk(R)->clk(R)	9.007    1.824/*         0.191/*         CORE/find_median_inst_min_pool_temp_reg_5_/D    1
clk(R)->clk(R)	9.047    */1.842         */0.176         CORE/gray_wgt_reg_reg_0__3_/D    1
clk(R)->clk(R)	9.035    */1.847         */0.153         CORE/window_reg_2__1__2_/D    1
clk(R)->clk(R)	9.087    */1.853         */0.128         CORE/action_reg_reg_7__1_/D    1
clk(R)->clk(R)	9.095    */1.862         */0.127         CORE/window_reg_2__0__1_/D    1
clk(R)->clk(R)	9.036    */1.863         */0.151         CORE/window_reg_2__0__0_/D    1
clk(R)->clk(R)	9.036    */1.872         */0.159         CORE/template_reg_reg_4__6_/D    1
clk(R)->clk(R)	9.038    */1.880         */0.150         CORE/window_reg_2__1__6_/D    1
clk(R)->clk(R)	9.058    */1.889         */0.160         CORE/template_reg_reg_4__7_/D    1
clk(R)->clk(R)	9.059    */1.891         */0.160         CORE/template_reg_reg_4__5_/D    1
clk(R)->clk(R)	9.087    1.904/*         0.101/*         CORE/window_reg_2__2__5_/D    1
clk(R)->clk(R)	9.084    1.907/*         0.104/*         CORE/window_reg_2__2__1_/D    1
clk(R)->clk(R)	9.040    */1.907         */0.147         CORE/window_reg_2__1__4_/D    1
clk(R)->clk(R)	9.088    */1.907         */0.131         CORE/template_reg_reg_4__1_/D    1
clk(R)->clk(R)	9.087    1.914/*         0.098/*         CORE/window_reg_2__3__7_/D    1
clk(R)->clk(R)	9.060    */1.915         */0.158         CORE/template_reg_reg_0__6_/D    1
clk(R)->clk(R)	9.063    */1.926         */0.155         CORE/template_reg_reg_0__5_/D    1
clk(R)->clk(R)	9.064    */1.933         */0.154         CORE/template_reg_reg_0__7_/D    1
clk(R)->clk(R)	9.113    1.934/*         0.099/*         CORE/window_reg_2__3__6_/D    1
clk(R)->clk(R)	9.029    */1.942         */0.159         CORE/window_reg_2__2__6_/D    1
clk(R)->clk(R)	9.040    */1.946         */0.147         CORE/window_reg_2__1__0_/D    1
clk(R)->clk(R)	9.079    */1.947         */0.143         CORE/window_reg_2__1__1_/D    1
clk(R)->clk(R)	9.087    1.947/*         0.098/*         CORE/window_reg_2__3__2_/D    1
clk(R)->clk(R)	9.037    */1.948         */0.151         CORE/window_reg_2__1__5_/D    1
clk(R)->clk(R)	9.079    */1.954         */0.143         CORE/window_reg_2__1__7_/D    1
clk(R)->clk(R)	9.090    */1.959         */0.129         CORE/template_reg_reg_0__1_/D    1
clk(R)->clk(R)	9.104    */1.968         */0.093         CORE/avg_temp_reg_3_/D    1
clk(R)->clk(R)	9.077    1.977/*         0.136/*         CORE/gray_avg_reg_reg_3__5_/D    1
clk(R)->clk(R)	9.056    */1.978         */0.141         CORE/gray_avg_reg_reg_0__7_/D    1
clk(R)->clk(R)	9.065    */1.979         */0.153         CORE/template_reg_reg_2__5_/D    1
clk(R)->clk(R)	9.064    */1.981         */0.155         CORE/template_reg_reg_2__6_/D    1
clk(R)->clk(R)	9.064    */1.983         */0.154         CORE/template_reg_reg_2__7_/D    1
clk(R)->clk(R)	8.993    1.985/*         0.202/*         CORE/conv_temp_reg_12_/D    1
clk(R)->clk(R)	9.078    1.989/*         0.134/*         CORE/gray_avg_reg_reg_3__3_/D    1
clk(R)->clk(R)	9.032    */1.991         */0.176         CORE/gray_avg_reg_reg_3__0_/D    1
clk(R)->clk(R)	9.031    */1.991         */0.176         CORE/gray_avg_reg_reg_0__4_/D    1
clk(R)->clk(R)	9.037    */1.994         */0.176         CORE/gray_avg_reg_reg_0__6_/D    1
clk(R)->clk(R)	9.031    */1.994         */0.175         CORE/gray_avg_reg_reg_0__3_/D    1
clk(R)->clk(R)	9.031    */1.994         */0.175         CORE/gray_avg_reg_reg_0__2_/D    1
clk(R)->clk(R)	9.032    */1.994         */0.175         CORE/gray_avg_reg_reg_1__5_/D    1
clk(R)->clk(R)	9.033    */1.995         */0.175         CORE/gray_avg_reg_reg_3__2_/D    1
clk(R)->clk(R)	9.037    */1.995         */0.176         CORE/gray_avg_reg_reg_3__4_/D    1
clk(R)->clk(R)	9.035    */1.998         */0.174         CORE/gray_avg_reg_reg_3__7_/D    1
clk(R)->clk(R)	9.035    */1.999         */0.174         CORE/gray_avg_reg_reg_3__1_/D    1
clk(R)->clk(R)	9.039    */2.001         */0.174         CORE/gray_avg_reg_reg_3__6_/D    1
clk(R)->clk(R)	9.088    2.003/*         0.097/*         CORE/window_reg_2__3__0_/D    1
clk(R)->clk(R)	9.035    */2.003         */0.152         CORE/window_reg_2__2__0_/D    1
clk(R)->clk(R)	9.087    2.004/*         0.101/*         CORE/window_reg_2__2__7_/D    1
clk(R)->clk(R)	9.058    */2.005         */0.153         CORE/window_reg_2__4__3_/D    1
clk(R)->clk(R)	9.063    */2.010         */0.155         CORE/template_reg_reg_1__7_/D    1
clk(R)->clk(R)	9.090    */2.011         */0.129         CORE/template_reg_reg_2__1_/D    1
clk(R)->clk(R)	9.064    */2.013         */0.154         CORE/template_reg_reg_1__6_/D    1
clk(R)->clk(R)	9.068    */2.015         */0.150         CORE/template_reg_reg_1__5_/D    1
clk(R)->clk(R)	9.064    */2.016         */0.151         CORE/template_reg_reg_3__5_/D    1
clk(R)->clk(R)	9.039    */2.019         */0.146         CORE/window_reg_2__4__7_/D    1
clk(R)->clk(R)	9.064    */2.019         */0.154         CORE/template_reg_reg_3__6_/D    1
clk(R)->clk(R)	9.037    */2.020         */0.148         CORE/window_reg_2__4__4_/D    1
clk(R)->clk(R)	9.064    */2.021         */0.154         CORE/template_reg_reg_3__7_/D    1
clk(R)->clk(R)	9.038    */2.023         */0.147         CORE/window_reg_2__4__5_/D    1
clk(R)->clk(R)	9.043    2.026/*         0.159/*         CORE/avg_temp_reg_2_/D    1
clk(R)->clk(R)	9.015    2.031/*         0.205/*         CORE/template_count_reg_0_/D    1
clk(R)->clk(R)	9.030    2.033/*         0.167/*         CORE/wgt_temp_reg_2_/D    1
clk(R)->clk(R)	9.039    */2.035         */0.146         CORE/window_reg_2__4__2_/D    1
clk(R)->clk(R)	9.089    */2.037         */0.130         CORE/template_reg_reg_1__1_/D    1
clk(R)->clk(R)	9.041    */2.038         */0.144         CORE/window_reg_2__4__1_/D    1
clk(R)->clk(R)	9.041    */2.038         */0.145         CORE/window_reg_2__4__6_/D    1
clk(R)->clk(R)	9.064    2.044/*         0.131/*         CORE/conv_out_reg_reg_12_/D    1
clk(R)->clk(R)	9.114    2.045/*         0.092/*         CORE/gray_avg_reg_reg_0__0_/D    1
clk(R)->clk(R)	9.091    */2.057         */0.128         CORE/template_reg_reg_3__1_/D    1
clk(R)->clk(R)	9.066    */2.060         */0.145         CORE/window_reg_2__4__0_/D    1
clk(R)->clk(R)	9.084    2.082/*         0.103/*         CORE/window_reg_2__2__2_/D    1
clk(R)->clk(R)	9.076    */2.095         */0.130         CORE/gray_avg_reg_reg_1__0_/D    1
clk(R)->clk(R)	9.082    */2.096         */0.131         CORE/gray_avg_reg_reg_1__4_/D    1
clk(R)->clk(R)	9.081    */2.096         */0.135         CORE/action_reg_reg_0__1_/D    1
clk(R)->clk(R)	9.076    */2.096         */0.130         CORE/gray_avg_reg_reg_1__3_/D    1
clk(R)->clk(R)	9.078    */2.098         */0.130         CORE/gray_avg_reg_reg_1__1_/D    1
clk(R)->clk(R)	9.079    */2.101         */0.130         CORE/gray_avg_reg_reg_1__2_/D    1
clk(R)->clk(R)	9.083    */2.102         */0.130         CORE/gray_avg_reg_reg_1__6_/D    1
clk(R)->clk(R)	9.087    */2.103         */0.128         CORE/action_reg_reg_3__1_/D    1
clk(R)->clk(R)	9.080    */2.109         */0.129         CORE/gray_avg_reg_reg_1__7_/D    1
clk(R)->clk(R)	9.084    2.124/*         0.104/*         CORE/window_reg_2__2__3_/D    1
clk(R)->clk(R)	9.036    */2.150         */0.159         CORE/template_reg_reg_7__6_/D    1
clk(R)->clk(R)	9.090    */2.150         */0.126         CORE/action_reg_reg_6__1_/D    1
clk(R)->clk(R)	9.090    */2.151         */0.125         CORE/action_reg_reg_4__1_/D    1
clk(R)->clk(R)	9.084    2.158/*         0.103/*         CORE/window_reg_2__2__4_/D    1
clk(R)->clk(R)	9.085    */2.158         */0.128         CORE/action_reg_reg_5__1_/D    1
clk(R)->clk(R)	9.040    */2.167         */0.155         CORE/template_reg_reg_7__7_/D    1
clk(R)->clk(R)	9.107    */2.170         */0.114         CORE/template_count_reg_1_/D    1
clk(R)->clk(R)	9.062    */2.173         */0.156         CORE/template_reg_reg_5__5_/D    1
clk(R)->clk(R)	9.061    */2.174         */0.156         CORE/template_reg_reg_5__6_/D    1
clk(R)->clk(R)	9.062    */2.183         */0.156         CORE/template_reg_reg_7__5_/D    1
clk(R)->clk(R)	9.063    */2.185         */0.155         CORE/template_reg_reg_5__7_/D    1
clk(R)->clk(R)	9.032    */2.186         */0.177         CORE/gray_wgt_reg_reg_0__2_/D    1
clk(R)->clk(R)	9.120    2.189/*         0.097/*         CORE/window_reg_0__3__1_/D    1
clk(R)->clk(R)	9.085    2.195/*         0.128/*         CORE/gray_max_temp_reg_2__4_/D    1
clk(R)->clk(R)	9.008    2.202/*         0.191/*         CORE/rd_addr_reg_2_/D    1
clk(R)->clk(R)	9.087    2.202/*         0.126/*         CORE/gray_wgt_reg_reg_2__4_/D    1
clk(R)->clk(R)	9.084    2.205/*         0.124/*         CORE/gray_max_temp_reg_2__7_/D    1
clk(R)->clk(R)	9.081    2.207/*         0.125/*         CORE/gray_wgt_reg_reg_0__0_/D    1
clk(R)->clk(R)	9.089    */2.207         */0.130         CORE/template_reg_reg_5__1_/D    1
clk(R)->clk(R)	9.097    2.209/*         0.126/*         CORE/gray_wgt_reg_reg_2__3_/D    1
clk(R)->clk(R)	9.087    2.209/*         0.124/*         CORE/gray_wgt_reg_reg_2__5_/D    1
clk(R)->clk(R)	9.082    2.210/*         0.124/*         CORE/gray_max_temp_reg_2__3_/D    1
clk(R)->clk(R)	9.098    2.214/*         0.125/*         CORE/gray_max_temp_reg_2__6_/D    1
clk(R)->clk(R)	9.085    2.215/*         0.124/*         CORE/gray_wgt_reg_reg_2__0_/D    1
clk(R)->clk(R)	9.087    2.215/*         0.122/*         CORE/gray_wgt_reg_reg_2__7_/D    1
clk(R)->clk(R)	9.086    2.216/*         0.124/*         CORE/gray_max_temp_reg_2__0_/D    1
clk(R)->clk(R)	9.063    */2.217         */0.155         CORE/template_reg_reg_6__7_/D    1
clk(R)->clk(R)	9.064    */2.217         */0.154         CORE/template_reg_reg_6__6_/D    1
clk(R)->clk(R)	9.089    */2.218         */0.129         CORE/template_reg_reg_7__1_/D    1
clk(R)->clk(R)	9.089    2.218/*         0.123/*         CORE/gray_max_temp_reg_2__2_/D    1
clk(R)->clk(R)	9.096    2.219/*         0.125/*         CORE/gray_max_temp_reg_2__1_/D    1
clk(R)->clk(R)	9.100    2.220/*         0.124/*         CORE/gray_wgt_reg_reg_2__6_/D    1
clk(R)->clk(R)	9.090    2.220/*         0.122/*         CORE/gray_max_temp_reg_2__5_/D    1
clk(R)->clk(R)	9.098    2.221/*         0.123/*         CORE/gray_wgt_reg_reg_2__1_/D    1
clk(R)->clk(R)	9.087    2.222/*         0.122/*         CORE/gray_wgt_reg_reg_0__1_/D    1
clk(R)->clk(R)	9.121    2.224/*         0.097/*         CORE/window_reg_0__3__5_/D    1
clk(R)->clk(R)	9.087    */2.225         */0.132         CORE/template_reg_reg_6__1_/D    1
clk(R)->clk(R)	9.088    */2.225         */0.127         CORE/action_reg_reg_1__1_/D    1
clk(R)->clk(R)	9.089    2.226/*         0.121/*         CORE/gray_wgt_reg_reg_2__2_/D    1
clk(R)->clk(R)	9.067    */2.227         */0.150         CORE/template_reg_reg_6__5_/D    1
clk(R)->clk(R)	9.121    2.228/*         0.097/*         CORE/window_reg_0__3__3_/D    1
clk(R)->clk(R)	9.121    2.228/*         0.096/*         CORE/window_reg_0__3__7_/D    1
clk(R)->clk(R)	9.121    2.230/*         0.097/*         CORE/window_reg_0__3__0_/D    1
clk(R)->clk(R)	9.122    2.235/*         0.096/*         CORE/window_reg_0__3__6_/D    1
clk(R)->clk(R)	9.122    2.240/*         0.096/*         CORE/window_reg_0__3__4_/D    1
clk(R)->clk(R)	9.123    2.241/*         0.095/*         CORE/window_reg_0__3__2_/D    1
clk(R)->clk(R)	9.067    */2.247         */0.127         CORE/product_reg_6_/D    1
clk(R)->clk(R)	9.122    2.249/*         0.097/*         CORE/window_reg_0__2__2_/D    1
clk(R)->clk(R)	9.122    2.277/*         0.097/*         CORE/window_reg_0__2__0_/D    1
clk(R)->clk(R)	8.990    2.277/*         0.205/*         CORE/conv_temp_reg_11_/D    1
clk(R)->clk(R)	9.035    2.285/*         0.167/*         CORE/avg_temp_reg_1_/D    1
clk(R)->clk(R)	9.036    2.293/*         0.166/*         CORE/avg_temp_reg_0_/D    1
clk(R)->clk(R)	9.122    2.298/*         0.096/*         CORE/window_reg_0__2__7_/D    1
clk(R)->clk(R)	9.122    2.313/*         0.096/*         CORE/window_reg_0__2__3_/D    1
clk(R)->clk(R)	9.031    2.313/*         0.189/*         CORE/template_count_reg_3_/D    1
clk(R)->clk(R)	9.123    2.315/*         0.096/*         CORE/window_reg_0__2__5_/D    1
clk(R)->clk(R)	9.122    2.322/*         0.096/*         CORE/window_reg_0__2__1_/D    1
clk(R)->clk(R)	9.123    2.323/*         0.096/*         CORE/window_reg_0__2__6_/D    1
clk(R)->clk(R)	9.123    2.329/*         0.095/*         CORE/window_reg_0__2__4_/D    1
clk(R)->clk(R)	9.067    2.356/*         0.131/*         CORE/conv_out_reg_reg_11_/D    1
clk(R)->clk(R)	9.113    2.398/*         0.097/*         CORE/window_reg_0__4__0_/D    1
clk(R)->clk(R)	9.032    2.423/*         0.176/*         CORE/cal_count_10_reg_3_/D    1
clk(R)->clk(R)	9.069    */2.424         */0.147         CORE/action_reg_reg_7__0_/D    1
clk(R)->clk(R)	9.068    */2.424         */0.147         CORE/action_reg_reg_7__2_/D    1
clk(R)->clk(R)	8.967    2.430/*         0.229/*         CORE/find_median_inst_mid1_reg_reg_4_/D    1
clk(R)->clk(R)	9.121    2.432/*         0.098/*         CORE/window_reg_0__1__0_/D    1
clk(R)->clk(R)	9.121    2.434/*         0.099/*         CORE/window_reg_0__4__5_/D    1
clk(R)->clk(R)	9.121    2.435/*         0.099/*         CORE/window_reg_0__4__3_/D    1
clk(R)->clk(R)	9.120    2.436/*         0.099/*         CORE/window_reg_0__4__6_/D    1
clk(R)->clk(R)	9.121    2.437/*         0.099/*         CORE/window_reg_0__4__1_/D    1
clk(R)->clk(R)	9.079    2.445/*         0.117/*         CORE/state_reg_3_/RB    1
clk(R)->clk(R)	9.079    2.445/*         0.117/*         CORE/flip_flag_reg/RB    1
clk(R)->clk(R)	9.113    2.449/*         0.097/*         CORE/window_reg_0__4__7_/D    1
clk(R)->clk(R)	8.959    2.450/*         0.230/*         CORE/find_median_inst_mid1_reg_reg_2_/D    1
clk(R)->clk(R)	9.122    2.450/*         0.098/*         CORE/window_reg_0__4__2_/D    1
clk(R)->clk(R)	9.091    2.453/*         0.105/*         CORE/SRAM_192_32_in_count_reg_0_/RB    1
clk(R)->clk(R)	9.094    2.454/*         0.105/*         CORE/wb_addr_reg_3_/RB    1
clk(R)->clk(R)	9.091    2.454/*         0.105/*         CORE/SRAM_192_32_in_count_reg_1_/RB    1
clk(R)->clk(R)	9.085    */2.458         */0.134         CORE/window_reg_0__1__1_/D    1
clk(R)->clk(R)	9.103    2.460/*         0.104/*         CORE/cal_count_10_reg_3_/RB    1
clk(R)->clk(R)	9.116    2.461/*         0.096/*         CORE/window_reg_0__4__4_/D    1
clk(R)->clk(R)	9.105    2.462/*         0.104/*         CORE/cal_count_10_reg_1_/RB    1
clk(R)->clk(R)	9.023    2.465/*         0.192/*         CORE/cal_count_10_reg_2_/D    1
clk(R)->clk(R)	9.111    2.466/*         0.104/*         CORE/cal_count_5_reg_1_/RB    1
clk(R)->clk(R)	9.111    2.466/*         0.104/*         CORE/cal_count_10_reg_0_/RB    1
clk(R)->clk(R)	9.111    2.467/*         0.104/*         CORE/cal_count_10_reg_2_/RB    1
clk(R)->clk(R)	9.102    2.468/*         0.104/*         CORE/start_write_flag_reg/RB    1
clk(R)->clk(R)	9.098    2.468/*         0.104/*         CORE/avg_temp_reg_2_/RB    1
clk(R)->clk(R)	9.113    2.468/*         0.104/*         CORE/cal_count_5_reg_0_/RB    1
clk(R)->clk(R)	9.113    2.468/*         0.104/*         CORE/cal_count_5_reg_2_/RB    1
clk(R)->clk(R)	9.113    2.468/*         0.104/*         CORE/SRAM_64X32_WE_reg/RB    1
clk(R)->clk(R)	9.111    2.470/*         0.104/*         CORE/action_idx_reg_3_/RB    1
clk(R)->clk(R)	9.102    2.471/*         0.104/*         CORE/RGB_count_reg_1_/RB    1
clk(R)->clk(R)	9.103    2.475/*         0.104/*         CORE/SRAM_192X32_WE_reg/RB    1
clk(R)->clk(R)	9.104    2.480/*         0.104/*         CORE/cal_count_reg_0_/RB    1
clk(R)->clk(R)	8.962    2.488/*         0.227/*         CORE/find_median_inst_mid1_reg_reg_5_/D    1
clk(R)->clk(R)	9.124    2.495/*         0.097/*         CORE/window_reg_1__1__1_/D    1
clk(R)->clk(R)	9.125    2.503/*         0.096/*         CORE/window_reg_1__1__4_/D    1
clk(R)->clk(R)	9.018    2.507/*         0.190/*         CORE/cal_count_10_reg_1_/D    1
clk(R)->clk(R)	9.126    2.509/*         0.095/*         CORE/window_reg_1__1__2_/D    1
clk(R)->clk(R)	8.961    2.529/*         0.228/*         CORE/find_median_inst_mid1_reg_reg_3_/D    1
clk(R)->clk(R)	9.127    2.532/*         0.094/*         CORE/window_reg_1__1__3_/D    1
clk(R)->clk(R)	9.127    2.533/*         0.095/*         CORE/window_reg_1__1__7_/D    1
clk(R)->clk(R)	9.090    */2.552         */0.125         CORE/action_reg_reg_2__1_/D    1
clk(R)->clk(R)	8.963    2.555/*         0.226/*         CORE/find_median_inst_mid1_reg_reg_1_/D    1
clk(R)->clk(R)	8.975    2.575/*         0.214/*         CORE/find_median_inst_mid3_reg_reg_1_/D    1
clk(R)->clk(R)	8.975    2.578/*         0.222/*         CORE/find_median_inst_mid1_reg_reg_6_/D    1
clk(R)->clk(R)	8.973    2.581/*         0.216/*         CORE/find_median_inst_mid3_reg_reg_0_/D    1
clk(R)->clk(R)	8.970    2.585/*         0.227/*         CORE/find_median_inst_mid1_reg_reg_7_/D    1
clk(R)->clk(R)	9.064    */2.611         */0.134         CORE/product_reg_5_/D    1
clk(R)->clk(R)	8.970    2.616/*         0.219/*         CORE/find_median_inst_mid1_reg_reg_0_/D    1
clk(R)->clk(R)	8.977    2.621/*         0.213/*         CORE/find_median_inst_mid3_reg_reg_3_/D    1
clk(R)->clk(R)	8.990    2.634/*         0.205/*         CORE/conv_temp_reg_10_/D    1
clk(R)->clk(R)	9.086    2.635/*         0.100/*         CORE/SRAM_out_buffer_reg_2__1__6_/D    1
clk(R)->clk(R)	9.085    2.636/*         0.099/*         CORE/SRAM_out_buffer_reg_2__1__0_/D    1
clk(R)->clk(R)	8.976    2.641/*         0.213/*         CORE/find_median_inst_mid3_reg_reg_6_/D    1
clk(R)->clk(R)	9.086    2.642/*         0.099/*         CORE/SRAM_out_buffer_reg_2__2__0_/D    1
clk(R)->clk(R)	9.086    2.643/*         0.099/*         CORE/SRAM_out_buffer_reg_2__2__4_/D    1
clk(R)->clk(R)	9.087    2.645/*         0.098/*         CORE/SRAM_out_buffer_reg_2__2__2_/D    1
clk(R)->clk(R)	8.977    2.647/*         0.212/*         CORE/find_median_inst_mid3_reg_reg_2_/D    1
clk(R)->clk(R)	9.087    2.652/*         0.098/*         CORE/SRAM_out_buffer_reg_2__1__7_/D    1
clk(R)->clk(R)	9.113    */2.655         */0.102         CORE/action_idx_reg_3_/D    1
clk(R)->clk(R)	9.084    2.658/*         0.102/*         CORE/SRAM_out_buffer_reg_2__0__5_/D    1
clk(R)->clk(R)	9.088    2.659/*         0.097/*         CORE/SRAM_out_buffer_reg_2__2__1_/D    1
clk(R)->clk(R)	9.098    */2.660         */0.102         CORE/action_idx_reg_2_/D    1
clk(R)->clk(R)	9.088    2.662/*         0.096/*         CORE/SRAM_out_buffer_reg_2__1__4_/D    1
clk(R)->clk(R)	8.988    2.663/*         0.208/*         CORE/find_median_inst_mid3_reg_reg_7_/D    1
clk(R)->clk(R)	9.065    */2.663         */0.150         CORE/action_reg_reg_6__2_/D    1
clk(R)->clk(R)	9.088    2.664/*         0.096/*         CORE/SRAM_out_buffer_reg_2__1__5_/D    1
clk(R)->clk(R)	9.091    2.665/*         0.097/*         CORE/SRAM_out_buffer_reg_2__1__2_/D    1
clk(R)->clk(R)	9.088    2.666/*         0.096/*         CORE/SRAM_out_buffer_reg_2__1__1_/D    1
clk(R)->clk(R)	9.089    2.666/*         0.096/*         CORE/SRAM_out_buffer_reg_2__3__4_/D    1
clk(R)->clk(R)	8.979    2.666/*         0.210/*         CORE/find_median_inst_mid3_reg_reg_4_/D    1
clk(R)->clk(R)	9.089    2.667/*         0.096/*         CORE/SRAM_out_buffer_reg_2__2__7_/D    1
clk(R)->clk(R)	9.006    */2.667         */0.181         CORE/SRAM_out_buffer_reg_1__0__6_/D    1
clk(R)->clk(R)	9.089    2.667/*         0.096/*         CORE/SRAM_out_buffer_reg_2__2__5_/D    1
clk(R)->clk(R)	9.068    */2.668         */0.147         CORE/action_reg_reg_4__2_/D    1
clk(R)->clk(R)	9.111    2.668/*         0.099/*         CORE/SRAM_out_buffer_reg_2__3__1_/D    1
clk(R)->clk(R)	9.090    2.672/*         0.095/*         CORE/SRAM_out_buffer_reg_2__3__7_/D    1
clk(R)->clk(R)	9.070    */2.674         */0.145         CORE/action_reg_reg_4__0_/D    1
clk(R)->clk(R)	8.981    2.676/*         0.209/*         CORE/find_median_inst_mid3_reg_reg_5_/D    1
clk(R)->clk(R)	9.107    2.676/*         0.097/*         CORE/SRAM_out_buffer_reg_2__3__2_/D    1
clk(R)->clk(R)	9.113    2.676/*         0.098/*         CORE/SRAM_out_buffer_reg_2__3__0_/D    1
clk(R)->clk(R)	9.109    2.678/*         0.097/*         CORE/SRAM_out_buffer_reg_2__3__5_/D    1
clk(R)->clk(R)	9.113    2.679/*         0.098/*         CORE/SRAM_out_buffer_reg_2__3__6_/D    1
clk(R)->clk(R)	9.109    2.683/*         0.097/*         CORE/SRAM_out_buffer_reg_2__3__3_/D    1
clk(R)->clk(R)	9.010    */2.684         */0.177         CORE/SRAM_out_buffer_reg_1__0__4_/D    1
clk(R)->clk(R)	9.114    2.687/*         0.097/*         CORE/SRAM_out_buffer_reg_2__1__3_/D    1
clk(R)->clk(R)	9.071    */2.691         */0.144         CORE/action_reg_reg_6__0_/D    1
clk(R)->clk(R)	9.115    2.693/*         0.096/*         CORE/SRAM_out_buffer_reg_2__2__6_/D    1
clk(R)->clk(R)	9.012    */2.693         */0.175         CORE/SRAM_out_buffer_reg_1__0__0_/D    1
clk(R)->clk(R)	9.115    2.694/*         0.096/*         CORE/SRAM_out_buffer_reg_2__2__3_/D    1
clk(R)->clk(R)	9.030    */2.694         */0.182         CORE/SRAM_out_buffer_reg_1__2__4_/D    1
clk(R)->clk(R)	9.012    */2.695         */0.176         CORE/SRAM_out_buffer_reg_1__0__7_/D    1
clk(R)->clk(R)	9.013    */2.696         */0.175         CORE/SRAM_out_buffer_reg_1__0__2_/D    1
clk(R)->clk(R)	9.031    */2.700         */0.180         CORE/SRAM_out_buffer_reg_1__1__5_/D    1
clk(R)->clk(R)	9.015    */2.704         */0.173         CORE/SRAM_out_buffer_reg_1__0__5_/D    1
clk(R)->clk(R)	9.087    2.709/*         0.100/*         CORE/SRAM_out_buffer_reg_2__0__6_/D    1
clk(R)->clk(R)	9.039    */2.710         */0.179         CORE/SRAM_out_buffer_reg_1__1__7_/D    1
clk(R)->clk(R)	9.087    2.711/*         0.099/*         CORE/SRAM_out_buffer_reg_2__0__0_/D    1
clk(R)->clk(R)	9.029    */2.712         */0.181         CORE/SRAM_out_buffer_reg_1__3__0_/D    1
clk(R)->clk(R)	9.029    */2.713         */0.181         CORE/SRAM_out_buffer_reg_1__2__3_/D    1
clk(R)->clk(R)	9.088    2.713/*         0.099/*         CORE/SRAM_out_buffer_reg_2__0__4_/D    1
clk(R)->clk(R)	9.032    */2.717         */0.180         CORE/SRAM_out_buffer_reg_1__1__3_/D    1
clk(R)->clk(R)	9.034    */2.717         */0.178         CORE/SRAM_out_buffer_reg_1__2__6_/D    1
clk(R)->clk(R)	9.035    */2.717         */0.177         CORE/SRAM_out_buffer_reg_1__1__2_/D    1
clk(R)->clk(R)	9.035    */2.718         */0.177         CORE/SRAM_out_buffer_reg_1__2__0_/D    1
clk(R)->clk(R)	9.039    */2.719         */0.182         CORE/SRAM_out_buffer_reg_1__0__1_/D    1
clk(R)->clk(R)	9.066    */2.722         */0.148         CORE/action_reg_reg_3__2_/D    1
clk(R)->clk(R)	9.034    */2.722         */0.176         CORE/SRAM_out_buffer_reg_1__2__1_/D    1
clk(R)->clk(R)	9.068    2.722/*         0.130/*         CORE/conv_out_reg_reg_10_/D    1
clk(R)->clk(R)	9.035    */2.723         */0.176         CORE/SRAM_out_buffer_reg_1__3__5_/D    1
clk(R)->clk(R)	9.037    */2.723         */0.174         CORE/SRAM_out_buffer_reg_1__1__0_/D    1
clk(R)->clk(R)	9.032    */2.724         */0.178         CORE/SRAM_out_buffer_reg_1__2__2_/D    1
clk(R)->clk(R)	9.033    2.725/*         0.174/*         CORE/in_valid_reg_reg/D    1
clk(R)->clk(R)	9.033    */2.725         */0.178         CORE/SRAM_out_buffer_reg_1__3__1_/D    1
clk(R)->clk(R)	9.033    */2.726         */0.178         CORE/SRAM_out_buffer_reg_1__2__5_/D    1
clk(R)->clk(R)	9.035    */2.726         */0.176         CORE/SRAM_out_buffer_reg_1__3__7_/D    1
clk(R)->clk(R)	9.043    */2.727         */0.175         CORE/SRAM_out_buffer_reg_1__1__6_/D    1
clk(R)->clk(R)	9.036    */2.727         */0.175         CORE/SRAM_out_buffer_reg_1__3__4_/D    1
clk(R)->clk(R)	9.043    */2.728         */0.175         CORE/SRAM_out_buffer_reg_1__1__4_/D    1
clk(R)->clk(R)	9.043    */2.729         */0.175         CORE/SRAM_out_buffer_reg_1__1__1_/D    1
clk(R)->clk(R)	9.036    */2.730         */0.175         CORE/SRAM_out_buffer_reg_1__3__3_/D    1
clk(R)->clk(R)	9.036    */2.731         */0.174         CORE/SRAM_out_buffer_reg_1__3__6_/D    1
clk(R)->clk(R)	9.037    */2.732         */0.174         CORE/SRAM_out_buffer_reg_1__3__2_/D    1
clk(R)->clk(R)	9.008    2.734/*         0.200/*         CORE/cal_count_reg_0_/D    1
clk(R)->clk(R)	9.034    */2.734         */0.176         CORE/SRAM_out_buffer_reg_1__2__7_/D    1
clk(R)->clk(R)	9.091    2.735/*         0.097/*         CORE/SRAM_out_buffer_reg_2__0__2_/D    1
clk(R)->clk(R)	9.049    */2.740         */0.173         CORE/SRAM_out_buffer_reg_1__0__3_/D    1
clk(R)->clk(R)	9.071    */2.740         */0.144         CORE/action_reg_reg_3__0_/D    1
clk(R)->clk(R)	9.069    */2.740         */0.129         CORE/product_reg_4_/D    1
clk(R)->clk(R)	9.012    2.747/*         0.196/*         CORE/cal_count_reg_6_/D    1
clk(R)->clk(R)	9.033    2.748/*         0.174/*         CORE/rd_addr_reg_1_/D    1
clk(R)->clk(R)	9.014    2.750/*         0.194/*         CORE/cal_count_reg_5_/D    1
clk(R)->clk(R)	9.120    2.771/*         0.100/*         CORE/window_reg_1__4__5_/D    1
clk(R)->clk(R)	9.029    2.775/*         0.189/*         CORE/cal_count_5_reg_2_/D    1
clk(R)->clk(R)	9.122    2.775/*         0.098/*         CORE/window_reg_1__4__1_/D    1
clk(R)->clk(R)	9.070    */2.775         */0.145         CORE/action_reg_reg_5__0_/D    1
clk(R)->clk(R)	9.070    */2.778         */0.145         CORE/action_reg_reg_5__2_/D    1
clk(R)->clk(R)	9.113    2.779/*         0.098/*         CORE/window_reg_1__4__6_/D    1
clk(R)->clk(R)	9.113    2.781/*         0.098/*         CORE/window_reg_1__4__7_/D    1
clk(R)->clk(R)	9.123    2.781/*         0.098/*         CORE/window_reg_1__4__3_/D    1
clk(R)->clk(R)	9.084    */2.782         */0.137         CORE/window_reg_1__0__4_/D    1
clk(R)->clk(R)	9.114    2.788/*         0.097/*         CORE/window_reg_1__4__0_/D    1
clk(R)->clk(R)	9.069    */2.793         */0.146         CORE/action_reg_reg_1__0_/D    1
clk(R)->clk(R)	9.115    2.795/*         0.097/*         CORE/window_reg_1__4__4_/D    1
clk(R)->clk(R)	9.123    2.796/*         0.097/*         CORE/window_reg_1__4__2_/D    1
clk(R)->clk(R)	9.070    */2.800         */0.145         CORE/action_reg_reg_1__2_/D    1
clk(R)->clk(R)	9.050    2.806/*         0.165/*         CORE/cal_count_10_reg_0_/D    1
clk(R)->clk(R)	8.989    2.818/*         0.206/*         CORE/conv_temp_reg_9_/D    1
clk(R)->clk(R)	9.091    */2.833         */0.130         CORE/window_reg_1__0__3_/D    1
clk(R)->clk(R)	9.091    */2.835         */0.130         CORE/window_reg_1__0__1_/D    1
clk(R)->clk(R)	9.022    2.839/*         0.178/*         CORE/action_idx_reg_1_/D    1
clk(R)->clk(R)	9.012    2.839/*         0.199/*         CORE/cal_count_reg_3_/D    1
clk(R)->clk(R)	9.092    */2.841         */0.130         CORE/window_reg_1__0__7_/D    1
clk(R)->clk(R)	9.034    2.895/*         0.172/*         CORE/RGB_count_reg_1_/D    1
clk(R)->clk(R)	9.033    2.905/*         0.170/*         CORE/RGB_count_reg_0_/D    1
clk(R)->clk(R)	9.065    2.908/*         0.130/*         CORE/conv_out_reg_reg_9_/D    1
clk(R)->clk(R)	9.086    */2.909         */0.112         CORE/find_median_inst_mid_mid_reg_reg_7_/D    1
clk(R)->clk(R)	9.086    */2.910         */0.130         CORE/action_reg_reg_0__0_/D    1
clk(R)->clk(R)	9.088    */2.929         */0.109         CORE/find_median_inst_mid_mid_reg_reg_4_/D    1
clk(R)->clk(R)	9.030    2.935/*         0.169/*         CORE/action_idx_reg_0_/D    1
clk(R)->clk(R)	9.053    */2.951         */0.135         CORE/filter_result_reg_reg_1__1__5_/D    1
clk(R)->clk(R)	9.071    */2.966         */0.129         CORE/wb_addr_reg_4_/D    1
clk(R)->clk(R)	9.072    */2.971         */0.126         CORE/wb_addr_reg_2_/D    1
clk(R)->clk(R)	9.055    */2.975         */0.130         CORE/filter_result_reg_reg_2__1__0_/D    1
clk(R)->clk(R)	9.057    */2.976         */0.131         CORE/filter_result_reg_reg_2__1__6_/D    1
clk(R)->clk(R)	9.056    */2.978         */0.131         CORE/filter_result_reg_reg_1__1__1_/D    1
clk(R)->clk(R)	9.057    */2.980         */0.130         CORE/filter_result_reg_reg_2__1__1_/D    1
clk(R)->clk(R)	9.059    */2.981         */0.130         CORE/filter_result_reg_reg_1__0__3_/D    1
clk(R)->clk(R)	9.059    */2.982         */0.130         CORE/filter_result_reg_reg_2__0__0_/D    1
clk(R)->clk(R)	9.057    */2.983         */0.131         CORE/filter_result_reg_reg_2__1__2_/D    1
clk(R)->clk(R)	9.057    */2.984         */0.130         CORE/filter_result_reg_reg_2__1__5_/D    1
clk(R)->clk(R)	9.058    */2.984         */0.130         CORE/filter_result_reg_reg_1__1__6_/D    1
clk(R)->clk(R)	9.057    */2.985         */0.130         CORE/filter_result_reg_reg_2__1__3_/D    1
clk(R)->clk(R)	9.057    */2.986         */0.130         CORE/filter_result_reg_reg_1__1__2_/D    1
clk(R)->clk(R)	9.078    */2.986         */0.132         CORE/filter_result_reg_reg_2__3__5_/D    1
clk(R)->clk(R)	9.067    */2.987         */0.131         CORE/filter_result_reg_reg_2__0__6_/D    1
clk(R)->clk(R)	9.059    */2.987         */0.130         CORE/filter_result_reg_reg_1__0__4_/D    1
clk(R)->clk(R)	9.057    */2.988         */0.130         CORE/filter_result_reg_reg_1__1__3_/D    1
clk(R)->clk(R)	9.058    */2.988         */0.130         CORE/filter_result_reg_reg_2__1__7_/D    1
clk(R)->clk(R)	9.067    */2.988         */0.131         CORE/filter_result_reg_reg_1__0__7_/D    1
clk(R)->clk(R)	9.078    */2.989         */0.131         CORE/filter_result_reg_reg_1__3__5_/D    1
clk(R)->clk(R)	9.067    */2.989         */0.130         CORE/filter_result_reg_reg_1__0__1_/D    1
clk(R)->clk(R)	9.058    */2.989         */0.130         CORE/filter_result_reg_reg_1__1__7_/D    1
clk(R)->clk(R)	9.079    */2.991         */0.131         CORE/filter_result_reg_reg_2__3__3_/D    1
clk(R)->clk(R)	9.079    */2.992         */0.131         CORE/filter_result_reg_reg_1__3__1_/D    1
clk(R)->clk(R)	9.068    */2.992         */0.130         CORE/filter_result_reg_reg_2__0__7_/D    1
clk(R)->clk(R)	9.068    */2.992         */0.130         CORE/filter_result_reg_reg_1__0__6_/D    1
clk(R)->clk(R)	9.068    */2.995         */0.130         CORE/filter_result_reg_reg_1__0__0_/D    1
clk(R)->clk(R)	9.068    */2.995         */0.130         CORE/filter_result_reg_reg_2__0__2_/D    1
clk(R)->clk(R)	9.085    */2.995         */0.131         CORE/filter_result_reg_reg_1__3__6_/D    1
clk(R)->clk(R)	9.086    */2.996         */0.132         CORE/filter_result_reg_reg_1__2__5_/D    1
clk(R)->clk(R)	9.085    */2.996         */0.131         CORE/filter_result_reg_reg_2__2__2_/D    1
clk(R)->clk(R)	9.015    2.996/*         0.192/*         CORE/cal_count_reg_7_/D    1
clk(R)->clk(R)	9.084    */2.996         */0.131         CORE/filter_result_reg_reg_2__3__6_/D    1
clk(R)->clk(R)	9.081    */2.997         */0.130         CORE/filter_result_reg_reg_1__3__7_/D    1
clk(R)->clk(R)	9.084    */2.998         */0.131         CORE/filter_result_reg_reg_2__3__7_/D    1
clk(R)->clk(R)	9.080    */2.999         */0.130         CORE/filter_result_reg_reg_2__2__1_/D    1
clk(R)->clk(R)	9.088    */2.999         */0.132         CORE/filter_result_reg_reg_2__2__6_/D    1
clk(R)->clk(R)	9.069    */2.999         */0.129         CORE/filter_result_reg_reg_1__0__2_/D    1
clk(R)->clk(R)	9.080    */2.999         */0.130         CORE/filter_result_reg_reg_2__3__1_/D    1
clk(R)->clk(R)	9.006    2.999/*         0.204/*         CORE/cal_count_reg_2_/D    1
clk(R)->clk(R)	9.080    */2.999         */0.130         CORE/filter_result_reg_reg_1__2__1_/D    1
clk(R)->clk(R)	9.086    */3.002         */0.131         CORE/filter_result_reg_reg_2__2__3_/D    1
clk(R)->clk(R)	9.087    */3.004         */0.130         CORE/filter_result_reg_reg_1__2__3_/D    1
clk(R)->clk(R)	9.089    */3.008         */0.130         CORE/filter_result_reg_reg_1__2__6_/D    1
clk(R)->clk(R)	9.089    */3.009         */0.130         CORE/filter_result_reg_reg_1__2__7_/D    1
clk(R)->clk(R)	9.090    */3.011         */0.130         CORE/filter_result_reg_reg_2__2__7_/D    1
clk(R)->clk(R)	9.089    */3.012         */0.130         CORE/filter_result_reg_reg_2__2__5_/D    1
clk(R)->clk(R)	9.090    3.019/*         0.126/*         CORE/SRAM_out_buffer_reg_0__1__5_/D    1
clk(R)->clk(R)	9.084    */3.028         */0.114         CORE/find_median_inst_mid_mid_reg_reg_1_/D    1
clk(R)->clk(R)	9.007    3.030/*         0.201/*         CORE/cal_count_reg_4_/D    1
clk(R)->clk(R)	9.093    */3.041         */0.106         CORE/wb_addr_reg_7_/D    1
clk(R)->clk(R)	9.084    */3.048         */0.113         CORE/find_median_inst_final_mid_reg_reg_4_/D    1
clk(R)->clk(R)	9.085    */3.053         */0.112         CORE/find_median_inst_mid_mid_reg_reg_0_/D    1
clk(R)->clk(R)	9.086    */3.058         */0.112         CORE/find_median_inst_final_mid_reg_reg_1_/D    1
clk(R)->clk(R)	9.088    */3.069         */0.110         CORE/find_median_inst_final_mid_reg_reg_7_/D    1
clk(R)->clk(R)	9.070    */3.077         */0.146         CORE/action_reg_reg_2__0_/D    1
clk(R)->clk(R)	9.071    */3.087         */0.144         CORE/action_reg_reg_2__2_/D    1
clk(R)->clk(R)	9.037    3.105/*         0.170/*         CORE/rd_addr_reg_0_/D    1
clk(R)->clk(R)	9.020    3.114/*         0.194/*         CORE/cal_count_5_reg_1_/D    1
clk(R)->clk(R)	9.004    3.131/*         0.195/*         CORE/wb_addr_reg_3_/D    1
clk(R)->clk(R)	9.102    3.134/*         0.096/*         CORE/product_reg_3_/D    1
clk(R)->clk(R)	9.008    3.162/*         0.191/*         CORE/wb_addr_reg_5_/D    1
clk(R)->clk(R)	9.010    3.174/*         0.189/*         CORE/wb_addr_reg_1_/D    1
clk(R)->clk(R)	9.019    3.214/*         0.189/*         CORE/cal_count_reg_1_/D    1
clk(R)->clk(R)	9.093    */3.216         */0.106         CORE/wb_addr_reg_0_/D    1
clk(R)->clk(R)	9.089    */3.222         */0.109         CORE/find_median_inst_final_mid_reg_reg_0_/D    1
clk(R)->clk(R)	9.023    3.262/*         0.184/*         CORE/cal_count_reg_8_/D    1
clk(R)->clk(R)	9.102    3.263/*         0.119/*         CORE/SRAM_out_buffer_reg_0__0__2_/D    1
clk(R)->clk(R)	9.084    3.268/*         0.111/*         CORE/conv_temp_reg_10_/RB    1
clk(R)->clk(R)	9.084    3.268/*         0.111/*         CORE/conv_temp_reg_9_/RB    1
clk(R)->clk(R)	9.084    3.268/*         0.111/*         CORE/conv_temp_reg_11_/RB    1
clk(R)->clk(R)	9.084    3.269/*         0.111/*         CORE/conv_temp_reg_8_/RB    1
clk(R)->clk(R)	9.084    3.269/*         0.111/*         CORE/conv_temp_reg_7_/RB    1
clk(R)->clk(R)	9.084    3.269/*         0.111/*         CORE/conv_temp_reg_12_/RB    1
clk(R)->clk(R)	9.084    3.269/*         0.111/*         CORE/conv_temp_reg_6_/RB    1
clk(R)->clk(R)	9.077    */3.270         */0.122         CORE/wb_addr_reg_6_/D    1
clk(R)->clk(R)	9.087    3.273/*         0.111/*         CORE/conv_temp_reg_3_/RB    1
clk(R)->clk(R)	9.087    3.273/*         0.111/*         CORE/conv_temp_reg_2_/RB    1
clk(R)->clk(R)	9.088    3.274/*         0.111/*         CORE/conv_temp_reg_5_/RB    1
clk(R)->clk(R)	9.088    3.274/*         0.111/*         CORE/conv_temp_reg_4_/RB    1
clk(R)->clk(R)	9.088    3.275/*         0.111/*         CORE/conv_temp_reg_13_/RB    1
clk(R)->clk(R)	9.086    3.275/*         0.111/*         CORE/conv_temp_reg_15_/RB    1
clk(R)->clk(R)	9.036    3.275/*         0.184/*         CORE/template_count_reg_2_/D    1
clk(R)->clk(R)	9.088    3.275/*         0.111/*         CORE/conv_temp_reg_14_/RB    1
clk(R)->clk(R)	9.086    3.276/*         0.111/*         CORE/conv_temp_reg_16_/RB    1
clk(R)->clk(R)	9.084    3.283/*         0.111/*         CORE/conv_dly3_reg_2_/RB    1
clk(R)->clk(R)	9.109    3.303/*         0.110/*         CORE/conv_temp_reg_17_/RB    1
clk(R)->clk(R)	9.108    3.304/*         0.110/*         CORE/wait_conv_out_count_reg_3_/RB    1
clk(R)->clk(R)	9.093    3.306/*         0.130/*         CORE/gray_avg_reg_reg_2__6_/D    1
clk(R)->clk(R)	9.085    3.308/*         0.128/*         CORE/gray_avg_reg_reg_2__5_/D    1
clk(R)->clk(R)	9.111    3.317/*         0.110/*         CORE/template_count_reg_1_/RB    1
clk(R)->clk(R)	9.097    3.322/*         0.122/*         CORE/SRAM_out_buffer_reg_0__1__7_/D    1
clk(R)->clk(R)	9.085    3.324/*         0.123/*         CORE/gray_avg_reg_reg_0__5_/D    1
clk(R)->clk(R)	9.097    3.326/*         0.124/*         CORE/SRAM_out_buffer_reg_0__0__6_/D    1
clk(R)->clk(R)	9.096    3.336/*         0.125/*         CORE/SRAM_out_buffer_reg_0__0__3_/D    1
clk(R)->clk(R)	9.090    3.342/*         0.119/*         CORE/gray_avg_reg_reg_2__2_/D    1
clk(R)->clk(R)	9.091    3.345/*         0.118/*         CORE/gray_avg_reg_reg_2__7_/D    1
clk(R)->clk(R)	9.095    3.348/*         0.118/*         CORE/gray_avg_reg_reg_2__4_/D    1
clk(R)->clk(R)	9.094    3.349/*         0.118/*         CORE/gray_avg_reg_reg_2__3_/D    1
clk(R)->clk(R)	9.091    3.351/*         0.117/*         CORE/gray_avg_reg_reg_2__0_/D    1
clk(R)->clk(R)	9.094    3.358/*         0.116/*         CORE/gray_avg_reg_reg_2__1_/D    1
clk(R)->clk(R)	9.088    3.361/*         0.123/*         CORE/SRAM_out_buffer_reg_0__3__6_/D    1
clk(R)->clk(R)	9.060    */3.369         */0.138         CORE/find_median_inst_mid_mid_reg_reg_5_/D    1
clk(R)->clk(R)	9.061    */3.371         */0.137         CORE/find_median_inst_mid_mid_reg_reg_6_/D    1
clk(R)->clk(R)	9.061    */3.376         */0.136         CORE/find_median_inst_mid_mid_reg_reg_2_/D    1
clk(R)->clk(R)	9.062    */3.378         */0.136         CORE/find_median_inst_mid_mid_reg_reg_3_/D    1
clk(R)->clk(R)	9.094    3.399/*         0.123/*         CORE/SRAM_out_buffer_reg_0__1__4_/D    1
clk(R)->clk(R)	9.093    3.400/*         0.128/*         CORE/SRAM_out_buffer_reg_2__0__3_/D    1
clk(R)->clk(R)	9.060    3.405/*         0.128/*         CORE/SRAM_out_buffer_reg_2__0__1_/D    1
clk(R)->clk(R)	9.060    3.407/*         0.128/*         CORE/SRAM_out_buffer_reg_2__0__7_/D    1
clk(R)->clk(R)	9.051    3.482/*         0.167/*         CORE/cal_count_5_reg_0_/D    1
clk(R)->clk(R)	8.988    3.487/*         0.207/*         CORE/conv_temp_reg_8_/D    1
clk(R)->clk(R)	9.091    3.488/*         0.120/*         CORE/SRAM_out_buffer_reg_0__3__7_/D    1
clk(R)->clk(R)	9.060    */3.499         */0.137         CORE/find_median_inst_final_mid_reg_reg_6_/D    1
clk(R)->clk(R)	9.091    3.517/*         0.121/*         CORE/SRAM_out_buffer_reg_0__2__0_/D    1
clk(R)->clk(R)	9.065    */3.520         */0.133         CORE/find_median_inst_final_mid_reg_reg_3_/D    1
clk(R)->clk(R)	9.065    */3.520         */0.133         CORE/find_median_inst_final_mid_reg_reg_2_/D    1
clk(R)->clk(R)	9.065    */3.524         */0.133         CORE/find_median_inst_final_mid_reg_reg_5_/D    1
clk(R)->clk(R)	9.096    3.538/*         0.124/*         CORE/SRAM_out_buffer_reg_0__3__5_/D    1
clk(R)->clk(R)	9.060    3.554/*         0.134/*         CORE/conv_out_reg_reg_8_/D    1
clk(R)->clk(R)	9.099    3.663/*         0.123/*         CORE/SRAM_out_buffer_reg_0__3__3_/D    1
clk(R)->clk(R)	9.105    3.669/*         0.093/*         CORE/product_reg_2_/D    1
clk(R)->clk(R)	8.992    3.702/*         0.203/*         CORE/conv_temp_reg_7_/D    1
clk(R)->clk(R)	9.065    3.753/*         0.134/*         CORE/conv_out_reg_reg_7_/D    1
clk(R)->clk(R)	9.089    3.754/*         0.121/*         CORE/SRAM_out_buffer_reg_0__3__4_/D    1
clk(R)->clk(R)	9.027    3.781/*         0.189/*         CORE/current_action_idx_reg_2_/D    1
clk(R)->clk(R)	9.029    */3.820         */0.160         CORE/filter_result_reg_reg_0__0__5_/D    1
clk(R)->clk(R)	9.031    */3.825         */0.159         CORE/filter_result_reg_reg_0__0__0_/D    1
clk(R)->clk(R)	9.032    */3.830         */0.158         CORE/filter_result_reg_reg_0__0__4_/D    1
clk(R)->clk(R)	9.093    3.835/*         0.124/*         CORE/SRAM_out_buffer_reg_0__2__1_/D    1
clk(R)->clk(R)	9.040    */3.836         */0.158         CORE/filter_result_reg_reg_0__0__3_/D    1
clk(R)->clk(R)	9.032    3.839/*         0.184/*         CORE/current_action_idx_reg_1_/D    1
clk(R)->clk(R)	9.040    */3.839         */0.157         CORE/filter_result_reg_reg_0__0__6_/D    1
clk(R)->clk(R)	9.041    */3.840         */0.157         CORE/filter_result_reg_reg_0__0__1_/D    1
clk(R)->clk(R)	9.057    3.843/*         0.132/*         CORE/filter_result_reg_reg_0__1__6_/D    1
clk(R)->clk(R)	9.042    */3.843         */0.156         CORE/filter_result_reg_reg_0__0__7_/D    1
clk(R)->clk(R)	9.042    */3.845         */0.156         CORE/filter_result_reg_reg_0__0__2_/D    1
clk(R)->clk(R)	9.063    3.849/*         0.133/*         CORE/conv_out_reg_reg_2_/D    1
clk(R)->clk(R)	9.066    3.851/*         0.133/*         CORE/conv_out_reg_reg_6_/D    1
clk(R)->clk(R)	9.066    3.855/*         0.132/*         CORE/conv_out_reg_reg_1_/D    1
clk(R)->clk(R)	9.065    3.859/*         0.131/*         CORE/conv_out_reg_reg_0_/D    1
clk(R)->clk(R)	9.068    3.860/*         0.131/*         CORE/conv_out_reg_reg_5_/D    1
clk(R)->clk(R)	9.067    3.861/*         0.131/*         CORE/conv_out_reg_reg_3_/D    1
clk(R)->clk(R)	9.068    3.863/*         0.130/*         CORE/conv_out_reg_reg_4_/D    1
clk(R)->clk(R)	9.029    */3.877         */0.159         CORE/filter_result_reg_reg_0__1__3_/D    1
clk(R)->clk(R)	9.030    */3.883         */0.158         CORE/filter_result_reg_reg_0__1__7_/D    1
clk(R)->clk(R)	9.030    */3.885         */0.157         CORE/filter_result_reg_reg_0__1__1_/D    1
clk(R)->clk(R)	9.032    */3.886         */0.157         CORE/filter_result_reg_reg_0__1__4_/D    1
clk(R)->clk(R)	9.094    3.886/*         0.128/*         CORE/SRAM_out_buffer_reg_0__0__0_/D    1
clk(R)->clk(R)	9.032    */3.887         */0.157         CORE/filter_result_reg_reg_0__1__5_/D    1
clk(R)->clk(R)	9.033    */3.897         */0.154         CORE/filter_result_reg_reg_0__1__2_/D    1
clk(R)->clk(R)	9.063    */3.919         */0.157         CORE/filter_result_reg_reg_0__1__0_/D    1
clk(R)->clk(R)	9.087    3.934/*         0.124/*         CORE/SRAM_out_buffer_reg_0__3__2_/D    1
clk(R)->clk(R)	9.092    3.950/*         0.098/*         CORE/SRAM_64X32_data_in_reg_reg_24_/D    1
clk(R)->clk(R)	9.091    3.953/*         0.097/*         CORE/SRAM_64X32_data_in_reg_reg_29_/D    1
clk(R)->clk(R)	9.092    3.956/*         0.097/*         CORE/SRAM_64X32_data_in_reg_reg_23_/D    1
clk(R)->clk(R)	9.091    3.958/*         0.097/*         CORE/SRAM_64X32_data_in_reg_reg_21_/D    1
clk(R)->clk(R)	9.091    3.959/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_20_/D    1
clk(R)->clk(R)	9.092    3.959/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_22_/D    1
clk(R)->clk(R)	9.090    3.959/*         0.097/*         CORE/SRAM_64X32_data_in_reg_reg_16_/D    1
clk(R)->clk(R)	9.093    3.963/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_25_/D    1
clk(R)->clk(R)	9.091    3.964/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_17_/D    1
clk(R)->clk(R)	9.092    3.967/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_19_/D    1
clk(R)->clk(R)	9.092    3.968/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_18_/D    1
clk(R)->clk(R)	9.093    3.968/*         0.095/*         CORE/SRAM_64X32_data_in_reg_reg_28_/D    1
clk(R)->clk(R)	9.094    3.969/*         0.095/*         CORE/SRAM_64X32_data_in_reg_reg_27_/D    1
clk(R)->clk(R)	9.102    3.971/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_30_/D    1
clk(R)->clk(R)	9.102    3.975/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_26_/D    1
clk(R)->clk(R)	9.102    3.976/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_31_/D    1
clk(R)->clk(R)	8.991    3.987/*         0.199/*         CORE/find_median_inst_mid1_reg_reg_5_/RB    1
clk(R)->clk(R)	8.991    3.987/*         0.199/*         CORE/find_median_inst_mid3_reg_reg_6_/RB    1
clk(R)->clk(R)	8.991    3.987/*         0.199/*         CORE/find_median_inst_mid3_reg_reg_4_/RB    1
clk(R)->clk(R)	8.991    3.987/*         0.199/*         CORE/find_median_inst_mid3_reg_reg_5_/RB    1
clk(R)->clk(R)	8.991    3.987/*         0.199/*         CORE/find_median_inst_mid3_reg_reg_3_/RB    1
clk(R)->clk(R)	8.991    3.988/*         0.199/*         CORE/find_median_inst_mid1_reg_reg_3_/RB    1
clk(R)->clk(R)	9.059    */3.993         */0.131         CORE/filter_result_reg_reg_2__0__4_/D    1
clk(R)->clk(R)	8.996    3.993/*         0.198/*         CORE/find_median_inst_mid2_reg_reg_5_/RB    1
clk(R)->clk(R)	8.998    3.994/*         0.198/*         CORE/find_median_inst_mid2_reg_reg_3_/RB    1
clk(R)->clk(R)	8.996    3.995/*         0.198/*         CORE/find_median_inst_max3_reg_reg_6_/RB    1
clk(R)->clk(R)	8.998    3.995/*         0.198/*         CORE/find_median_inst_mid2_reg_reg_6_/RB    1
clk(R)->clk(R)	8.998    3.995/*         0.198/*         CORE/find_median_inst_mid3_reg_reg_7_/RB    1
clk(R)->clk(R)	8.998    3.995/*         0.198/*         CORE/find_median_inst_mid1_reg_reg_4_/RB    1
clk(R)->clk(R)	9.057    */3.995         */0.130         CORE/filter_result_reg_reg_2__1__4_/D    1
clk(R)->clk(R)	8.998    3.996/*         0.198/*         CORE/find_median_inst_mid2_reg_reg_4_/RB    1
clk(R)->clk(R)	8.999    3.996/*         0.198/*         CORE/find_median_inst_mid1_reg_reg_6_/RB    1
clk(R)->clk(R)	8.999    3.998/*         0.198/*         CORE/find_median_inst_mid_mid_reg_reg_4_/RB    1
clk(R)->clk(R)	8.999    3.998/*         0.198/*         CORE/find_median_inst_final_mid_reg_reg_4_/RB    1
clk(R)->clk(R)	8.999    3.998/*         0.198/*         CORE/find_median_inst_mid_mid_reg_reg_3_/RB    1
clk(R)->clk(R)	8.990    3.999/*         0.208/*         CORE/conv_temp_reg_4_/D    1
clk(R)->clk(R)	8.999    4.000/*         0.198/*         CORE/find_median_inst_final_mid_reg_reg_6_/RB    1
clk(R)->clk(R)	9.057    */4.000         */0.130         CORE/filter_result_reg_reg_1__1__0_/D    1
clk(R)->clk(R)	8.993    4.001/*         0.199/*         CORE/find_median_inst_max3_reg_reg_4_/RB    1
clk(R)->clk(R)	9.060    */4.001         */0.130         CORE/filter_result_reg_reg_2__0__3_/D    1
clk(R)->clk(R)	8.990    4.002/*         0.208/*         CORE/conv_temp_reg_1_/D    1
clk(R)->clk(R)	9.000    4.002/*         0.198/*         CORE/find_median_inst_mid_mid_reg_reg_6_/RB    1
clk(R)->clk(R)	9.000    4.002/*         0.198/*         CORE/find_median_inst_final_mid_reg_reg_5_/RB    1
clk(R)->clk(R)	9.000    4.002/*         0.198/*         CORE/find_median_inst_mid_mid_reg_reg_5_/RB    1
clk(R)->clk(R)	9.000    4.002/*         0.198/*         CORE/find_median_inst_mid_mid_reg_reg_7_/RB    1
clk(R)->clk(R)	8.993    4.002/*         0.199/*         CORE/find_median_inst_min3_reg_reg_7_/RB    1
clk(R)->clk(R)	8.999    4.003/*         0.198/*         CORE/find_median_inst_max3_reg_reg_5_/RB    1
clk(R)->clk(R)	8.999    4.004/*         0.198/*         CORE/find_median_inst_max3_reg_reg_0_/RB    1
clk(R)->clk(R)	9.060    */4.005         */0.129         CORE/filter_result_reg_reg_1__1__4_/D    1
clk(R)->clk(R)	9.060    */4.006         */0.129         CORE/filter_result_reg_reg_2__0__5_/D    1
clk(R)->clk(R)	8.993    4.007/*         0.199/*         CORE/find_median_inst_max2_reg_reg_6_/RB    1
clk(R)->clk(R)	8.993    4.011/*         0.199/*         CORE/find_median_inst_max2_reg_reg_5_/RB    1
clk(R)->clk(R)	8.993    4.011/*         0.199/*         CORE/find_median_inst_min3_reg_reg_3_/RB    1
clk(R)->clk(R)	9.061    */4.012         */0.128         CORE/filter_result_reg_reg_2__0__1_/D    1
clk(R)->clk(R)	8.993    4.012/*         0.199/*         CORE/find_median_inst_min2_reg_reg_6_/RB    1
clk(R)->clk(R)	9.061    */4.013         */0.128         CORE/filter_result_reg_reg_1__0__5_/D    1
clk(R)->clk(R)	9.084    */4.015         */0.133         CORE/filter_result_reg_reg_2__2__4_/D    1
clk(R)->clk(R)	8.999    4.015/*         0.198/*         CORE/find_median_inst_min_pool_temp_reg_6_/RB    1
clk(R)->clk(R)	8.999    4.015/*         0.198/*         CORE/find_median_inst_max_min_reg_reg_6_/RB    1
clk(R)->clk(R)	8.999    4.015/*         0.198/*         CORE/find_median_inst_min_pool_temp_reg_7_/RB    1
clk(R)->clk(R)	8.999    4.015/*         0.198/*         CORE/find_median_inst_min_pool_temp_reg_4_/RB    1
clk(R)->clk(R)	8.992    4.016/*         0.206/*         CORE/conv_temp_reg_2_/D    1
clk(R)->clk(R)	8.999    4.016/*         0.198/*         CORE/find_median_inst_min3_reg_reg_6_/RB    1
clk(R)->clk(R)	8.999    4.016/*         0.198/*         CORE/find_median_inst_min_pool_temp_reg_5_/RB    1
clk(R)->clk(R)	8.994    4.017/*         0.198/*         CORE/find_median_inst_min2_reg_reg_3_/RB    1
clk(R)->clk(R)	8.999    4.017/*         0.198/*         CORE/find_median_inst_min3_reg_reg_5_/RB    1
clk(R)->clk(R)	8.999    4.017/*         0.198/*         CORE/find_median_inst_min3_reg_reg_4_/RB    1
clk(R)->clk(R)	8.993    4.017/*         0.198/*         CORE/find_median_inst_min2_reg_reg_4_/RB    1
clk(R)->clk(R)	9.000    4.017/*         0.198/*         CORE/find_median_inst_max_min_reg_reg_5_/RB    1
clk(R)->clk(R)	9.000    4.017/*         0.198/*         CORE/find_median_inst_max_min_reg_reg_4_/RB    1
clk(R)->clk(R)	8.992    4.018/*         0.206/*         CORE/conv_temp_reg_3_/D    1
clk(R)->clk(R)	9.079    */4.019         */0.131         CORE/filter_result_reg_reg_1__3__3_/D    1
clk(R)->clk(R)	9.024    4.019/*         0.191/*         CORE/current_action_idx_reg_0_/D    1
clk(R)->clk(R)	8.990    4.020/*         0.205/*         CORE/conv_temp_reg_6_/D    1
clk(R)->clk(R)	8.994    4.020/*         0.198/*         CORE/find_median_inst_min2_reg_reg_5_/RB    1
clk(R)->clk(R)	8.994    4.024/*         0.198/*         CORE/find_median_inst_max2_reg_reg_3_/RB    1
clk(R)->clk(R)	8.993    4.025/*         0.205/*         CORE/conv_temp_reg_5_/D    1
clk(R)->clk(R)	8.994    4.025/*         0.198/*         CORE/find_median_inst_max1_reg_reg_4_/RB    1
clk(R)->clk(R)	9.084    */4.025         */0.130         CORE/filter_result_reg_reg_1__3__2_/D    1
clk(R)->clk(R)	9.084    */4.025         */0.130         CORE/filter_result_reg_reg_2__3__2_/D    1
clk(R)->clk(R)	9.086    */4.028         */0.131         CORE/filter_result_reg_reg_1__2__4_/D    1
clk(R)->clk(R)	9.086    */4.029         */0.130         CORE/filter_result_reg_reg_1__2__0_/D    1
clk(R)->clk(R)	9.085    */4.030         */0.130         CORE/filter_result_reg_reg_2__3__0_/D    1
clk(R)->clk(R)	9.086    */4.032         */0.130         CORE/filter_result_reg_reg_1__2__2_/D    1
clk(R)->clk(R)	9.082    */4.033         */0.129         CORE/filter_result_reg_reg_2__3__4_/D    1
clk(R)->clk(R)	8.995    4.034/*         0.198/*         CORE/find_median_inst_max1_reg_reg_5_/RB    1
clk(R)->clk(R)	8.995    4.034/*         0.198/*         CORE/find_median_inst_max1_reg_reg_3_/RB    1
clk(R)->clk(R)	9.047    */4.035         */0.149         CORE/conv_temp_reg_0_/D    1
clk(R)->clk(R)	9.081    */4.036         */0.128         CORE/filter_result_reg_reg_1__3__0_/D    1
clk(R)->clk(R)	9.081    */4.036         */0.128         CORE/filter_result_reg_reg_1__3__4_/D    1
clk(R)->clk(R)	8.995    4.037/*         0.198/*         CORE/find_median_inst_min1_reg_reg_5_/RB    1
clk(R)->clk(R)	8.996    4.037/*         0.198/*         CORE/find_median_inst_min1_reg_reg_4_/RB    1
clk(R)->clk(R)	8.996    4.037/*         0.198/*         CORE/find_median_inst_min1_reg_reg_3_/RB    1
clk(R)->clk(R)	8.996    4.037/*         0.198/*         CORE/find_median_inst_min1_reg_reg_6_/RB    1
clk(R)->clk(R)	8.989    4.038/*         0.219/*         CORE/conv_sram_stop_flag_reg_reg/D    1
clk(R)->clk(R)	8.995    4.038/*         0.198/*         CORE/find_median_inst_max1_reg_reg_6_/RB    1
clk(R)->clk(R)	9.088    */4.039         */0.129         CORE/filter_result_reg_reg_2__2__0_/D    1
clk(R)->clk(R)	9.055    */4.054         */0.155         CORE/filter_result_reg_reg_0__2__1_/D    1
clk(R)->clk(R)	9.061    */4.055         */0.155         CORE/filter_result_reg_reg_0__2__7_/D    1
clk(R)->clk(R)	9.079    */4.057         */0.117         CORE/state_reg_3_/D    1
clk(R)->clk(R)	9.062    */4.059         */0.155         CORE/filter_result_reg_reg_0__2__4_/D    1
clk(R)->clk(R)	9.064    */4.059         */0.155         CORE/filter_result_reg_reg_0__2__5_/D    1
clk(R)->clk(R)	9.091    */4.063         */0.115         CORE/set_count_reg_2_/D    1
clk(R)->clk(R)	9.062    */4.065         */0.155         CORE/filter_result_reg_reg_0__2__2_/D    1
clk(R)->clk(R)	9.065    */4.066         */0.153         CORE/filter_result_reg_reg_0__2__6_/D    1
clk(R)->clk(R)	9.056    */4.069         */0.154         CORE/filter_result_reg_reg_0__3__1_/D    1
clk(R)->clk(R)	9.062    */4.069         */0.155         CORE/filter_result_reg_reg_0__3__7_/D    1
clk(R)->clk(R)	9.065    */4.071         */0.153         CORE/filter_result_reg_reg_0__2__3_/D    1
clk(R)->clk(R)	9.056    */4.071         */0.153         CORE/filter_result_reg_reg_0__3__3_/D    1
clk(R)->clk(R)	9.056    */4.071         */0.153         CORE/filter_result_reg_reg_0__3__5_/D    1
clk(R)->clk(R)	9.061    */4.071         */0.154         CORE/filter_result_reg_reg_0__3__4_/D    1
clk(R)->clk(R)	9.056    */4.072         */0.154         CORE/filter_result_reg_reg_0__3__2_/D    1
clk(R)->clk(R)	9.057    */4.073         */0.152         CORE/filter_result_reg_reg_0__3__0_/D    1
clk(R)->clk(R)	9.065    */4.073         */0.152         CORE/filter_result_reg_reg_0__2__0_/D    1
clk(R)->clk(R)	9.063    */4.075         */0.153         CORE/filter_result_reg_reg_0__3__6_/D    1
clk(R)->clk(R)	9.123    4.118/*         0.097/*         CORE/SRAM_64X32_data_in_reg_reg_15_/D    1
clk(R)->clk(R)	9.117    4.119/*         0.098/*         CORE/SRAM_64X32_data_in_reg_reg_2_/D    1
clk(R)->clk(R)	9.121    4.120/*         0.098/*         CORE/SRAM_64X32_data_in_reg_reg_12_/D    1
clk(R)->clk(R)	9.119    4.126/*         0.097/*         CORE/SRAM_64X32_data_in_reg_reg_10_/D    1
clk(R)->clk(R)	9.120    4.127/*         0.097/*         CORE/SRAM_64X32_data_in_reg_reg_9_/D    1
clk(R)->clk(R)	9.113    4.130/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_5_/D    1
clk(R)->clk(R)	9.122    4.130/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_11_/D    1
clk(R)->clk(R)	9.124    4.131/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_14_/D    1
clk(R)->clk(R)	9.124    4.131/*         0.100/*         CORE/SRAM_192X32_data_in_reg_reg_11_/D    1
clk(R)->clk(R)	9.124    4.132/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_13_/D    1
clk(R)->clk(R)	9.116    4.133/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_4_/D    1
clk(R)->clk(R)	9.118    4.133/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_1_/D    1
clk(R)->clk(R)	9.118    4.133/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_3_/D    1
clk(R)->clk(R)	9.121    4.134/*         0.096/*         CORE/SRAM_64X32_data_in_reg_reg_8_/D    1
clk(R)->clk(R)	9.032    */4.140         */0.176         CORE/SRAM_192X32_data_out_reg_reg_28_/D    1
clk(R)->clk(R)	9.114    4.142/*         0.095/*         CORE/SRAM_64X32_data_in_reg_reg_6_/D    1
clk(R)->clk(R)	9.119    4.144/*         0.095/*         CORE/SRAM_64X32_data_in_reg_reg_0_/D    1
clk(R)->clk(R)	9.120    4.147/*         0.095/*         CORE/SRAM_64X32_data_in_reg_reg_7_/D    1
clk(R)->clk(R)	9.045    */4.149         */0.176         CORE/SRAM_192X32_data_out_reg_reg_25_/D    1
clk(R)->clk(R)	9.048    */4.151         */0.172         CORE/SRAM_192X32_data_out_reg_reg_0_/D    1
clk(R)->clk(R)	9.035    */4.153         */0.173         CORE/SRAM_192X32_data_out_reg_reg_29_/D    1
clk(R)->clk(R)	9.038    */4.153         */0.170         CORE/SRAM_192X32_data_out_reg_reg_31_/D    1
clk(R)->clk(R)	9.037    */4.153         */0.171         CORE/SRAM_192X32_data_out_reg_reg_30_/D    1
clk(R)->clk(R)	9.050    */4.155         */0.174         CORE/SRAM_192X32_data_out_reg_reg_1_/D    1
clk(R)->clk(R)	9.037    */4.158         */0.171         CORE/SRAM_192X32_data_out_reg_reg_26_/D    1
clk(R)->clk(R)	9.045    */4.169         */0.173         CORE/SRAM_192X32_data_out_reg_reg_10_/D    1
clk(R)->clk(R)	9.048    */4.170         */0.174         CORE/SRAM_192X32_data_out_reg_reg_20_/D    1
clk(R)->clk(R)	9.045    */4.171         */0.172         CORE/SRAM_192X32_data_out_reg_reg_11_/D    1
clk(R)->clk(R)	9.039    */4.171         */0.181         CORE/SRAM_out_buffer_reg_0__2__3_/D    1
clk(R)->clk(R)	9.048    */4.174         */0.173         CORE/SRAM_192X32_data_out_reg_reg_19_/D    1
clk(R)->clk(R)	9.047    */4.176         */0.172         CORE/SRAM_192X32_data_out_reg_reg_12_/D    1
clk(R)->clk(R)	9.047    */4.176         */0.171         CORE/SRAM_192X32_data_out_reg_reg_13_/D    1
clk(R)->clk(R)	9.049    */4.177         */0.172         CORE/SRAM_192X32_data_out_reg_reg_15_/D    1
clk(R)->clk(R)	9.014    */4.178         */0.173         CORE/SRAM_64X32_data_out_reg_reg_29_/D    1
clk(R)->clk(R)	9.015    */4.179         */0.172         CORE/SRAM_64X32_data_out_reg_reg_31_/D    1
clk(R)->clk(R)	9.063    */4.179         */0.156         CORE/SRAM_192X32_data_out_reg_reg_9_/D    1
clk(R)->clk(R)	9.067    */4.180         */0.153         CORE/SRAM_192X32_data_out_reg_reg_7_/D    1
clk(R)->clk(R)	9.070    */4.183         */0.154         CORE/SRAM_192X32_data_out_reg_reg_3_/D    1
clk(R)->clk(R)	9.047    */4.183         */0.171         CORE/SRAM_192X32_data_out_reg_reg_14_/D    1
clk(R)->clk(R)	9.066    */4.184         */0.152         CORE/SRAM_192X32_data_out_reg_reg_2_/D    1
clk(R)->clk(R)	9.065    */4.185         */0.157         CORE/SRAM_192X32_data_out_reg_reg_18_/D    1
clk(R)->clk(R)	9.123    4.185/*         0.072/*         CORE/wait_conv_out_count_reg_0_/SB    1
clk(R)->clk(R)	9.067    */4.185         */0.154         CORE/SRAM_192X32_data_out_reg_reg_8_/D    1
clk(R)->clk(R)	9.014    */4.186         */0.172         CORE/SRAM_64X32_data_out_reg_reg_27_/D    1
clk(R)->clk(R)	9.124    4.187/*         0.072/*         CORE/wait_conv_out_count_reg_2_/SB    1
clk(R)->clk(R)	9.126    4.187/*         0.097/*         CORE/SRAM_192X32_data_in_reg_reg_3_/D    1
clk(R)->clk(R)	9.066    */4.188         */0.132         CORE/product_reg_1_/D    1
clk(R)->clk(R)	9.068    */4.189         */0.154         CORE/SRAM_192X32_data_out_reg_reg_22_/D    1
clk(R)->clk(R)	9.015    */4.191         */0.172         CORE/SRAM_64X32_data_out_reg_reg_24_/D    1
clk(R)->clk(R)	9.015    */4.193         */0.172         CORE/SRAM_64X32_data_out_reg_reg_23_/D    1
clk(R)->clk(R)	9.067    */4.193         */0.154         CORE/SRAM_192X32_data_out_reg_reg_21_/D    1
clk(R)->clk(R)	9.017    */4.194         */0.170         CORE/SRAM_64X32_data_out_reg_reg_25_/D    1
clk(R)->clk(R)	9.018    */4.200         */0.169         CORE/SRAM_64X32_data_out_reg_reg_26_/D    1
clk(R)->clk(R)	9.017    */4.201         */0.171         CORE/SRAM_64X32_data_out_reg_reg_22_/D    1
clk(R)->clk(R)	9.039    */4.203         */0.178         CORE/SRAM_64X32_data_out_reg_reg_9_/D    1
clk(R)->clk(R)	9.017    */4.204         */0.170         CORE/SRAM_64X32_data_out_reg_reg_21_/D    1
clk(R)->clk(R)	9.037    */4.205         */0.174         CORE/SRAM_64X32_data_out_reg_reg_0_/D    1
clk(R)->clk(R)	9.114    4.214/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_1_/D    1
clk(R)->clk(R)	9.035    */4.218         */0.172         CORE/SRAM_64X32_data_out_reg_reg_3_/D    1
clk(R)->clk(R)	9.113    4.218/*         0.099/*         CORE/SRAM_192X32_data_in_reg_reg_5_/D    1
clk(R)->clk(R)	9.088    4.221/*         0.124/*         CORE/SRAM_out_buffer_reg_0__2__4_/D    1
clk(R)->clk(R)	9.044    */4.221         */0.173         CORE/SRAM_64X32_data_out_reg_reg_8_/D    1
clk(R)->clk(R)	9.086    4.222/*         0.125/*         CORE/SRAM_out_buffer_reg_0__2__7_/D    1
clk(R)->clk(R)	9.093    4.222/*         0.125/*         CORE/SRAM_out_buffer_reg_0__1__3_/D    1
clk(R)->clk(R)	9.088    4.223/*         0.123/*         CORE/SRAM_out_buffer_reg_0__0__1_/D    1
clk(R)->clk(R)	9.039    */4.226         */0.171         CORE/SRAM_64X32_data_out_reg_reg_4_/D    1
clk(R)->clk(R)	9.126    4.227/*         0.098/*         CORE/SRAM_192X32_data_in_reg_reg_14_/D    1
clk(R)->clk(R)	9.126    4.229/*         0.097/*         CORE/SRAM_192X32_data_in_reg_reg_6_/D    1
clk(R)->clk(R)	9.093    4.229/*         0.122/*         CORE/SRAM_out_buffer_reg_0__1__1_/D    1
clk(R)->clk(R)	9.090    4.230/*         0.121/*         CORE/SRAM_out_buffer_reg_0__1__6_/D    1
clk(R)->clk(R)	9.088    4.231/*         0.122/*         CORE/SRAM_out_buffer_reg_0__3__0_/D    1
clk(R)->clk(R)	9.095    4.233/*         0.123/*         CORE/SRAM_out_buffer_reg_0__2__5_/D    1
clk(R)->clk(R)	9.110    4.233/*         0.097/*         CORE/SRAM_192X32_data_in_reg_reg_0_/D    1
clk(R)->clk(R)	9.046    */4.234         */0.171         CORE/SRAM_64X32_data_out_reg_reg_5_/D    1
clk(R)->clk(R)	9.091    4.235/*         0.121/*         CORE/SRAM_out_buffer_reg_0__2__6_/D    1
clk(R)->clk(R)	9.097    4.235/*         0.124/*         CORE/SRAM_out_buffer_reg_0__2__2_/D    1
clk(R)->clk(R)	9.098    4.236/*         0.124/*         CORE/SRAM_out_buffer_reg_0__3__1_/D    1
clk(R)->clk(R)	9.093    */4.237         */0.127         CORE/SRAM_192X32_data_out_reg_reg_6_/D    1
clk(R)->clk(R)	9.099    4.237/*         0.122/*         CORE/SRAM_out_buffer_reg_0__1__0_/D    1
clk(R)->clk(R)	9.100    4.238/*         0.122/*         CORE/SRAM_out_buffer_reg_0__0__7_/D    1
clk(R)->clk(R)	9.082    */4.240         */0.126         CORE/SRAM_192X32_data_out_reg_reg_27_/D    1
clk(R)->clk(R)	9.100    4.240/*         0.121/*         CORE/SRAM_out_buffer_reg_0__1__2_/D    1
clk(R)->clk(R)	9.050    */4.241         */0.170         CORE/SRAM_64X32_data_out_reg_reg_13_/D    1
clk(R)->clk(R)	9.126    4.246/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_19_/D    1
clk(R)->clk(R)	9.098    */4.247         */0.126         CORE/SRAM_192X32_data_out_reg_reg_4_/D    1
clk(R)->clk(R)	9.094    */4.247         */0.127         CORE/SRAM_192X32_data_out_reg_reg_23_/D    1
clk(R)->clk(R)	9.102    4.248/*         0.119/*         CORE/SRAM_out_buffer_reg_0__0__5_/D    1
clk(R)->clk(R)	9.102    4.248/*         0.119/*         CORE/SRAM_out_buffer_reg_0__0__4_/D    1
clk(R)->clk(R)	9.052    */4.249         */0.168         CORE/SRAM_64X32_data_out_reg_reg_14_/D    1
clk(R)->clk(R)	9.093    */4.250         */0.126         CORE/SRAM_192X32_data_out_reg_reg_5_/D    1
clk(R)->clk(R)	9.113    4.252/*         0.099/*         CORE/SRAM_192X32_data_in_reg_reg_7_/D    1
clk(R)->clk(R)	9.095    */4.254         */0.126         CORE/SRAM_192X32_data_out_reg_reg_24_/D    1
clk(R)->clk(R)	9.115    4.260/*         0.097/*         CORE/SRAM_192X32_data_in_reg_reg_8_/D    1
clk(R)->clk(R)	9.116    4.263/*         0.097/*         CORE/SRAM_192X32_data_in_reg_reg_10_/D    1
clk(R)->clk(R)	9.061    */4.265         */0.126         CORE/SRAM_64X32_data_out_reg_reg_30_/D    1
clk(R)->clk(R)	9.125    4.267/*         0.097/*         CORE/SRAM_192X32_data_in_reg_reg_9_/D    1
clk(R)->clk(R)	9.060    */4.267         */0.126         CORE/SRAM_64X32_data_out_reg_reg_28_/D    1
clk(R)->clk(R)	9.093    */4.269         */0.125         CORE/SRAM_192X32_data_out_reg_reg_17_/D    1
clk(R)->clk(R)	9.093    */4.269         */0.125         CORE/SRAM_192X32_data_out_reg_reg_16_/D    1
clk(R)->clk(R)	9.116    4.270/*         0.097/*         CORE/SRAM_192X32_data_in_reg_reg_12_/D    1
clk(R)->clk(R)	9.113    4.271/*         0.099/*         CORE/SRAM_192X32_data_in_reg_reg_13_/D    1
clk(R)->clk(R)	9.060    */4.275         */0.127         CORE/SRAM_64X32_data_out_reg_reg_20_/D    1
clk(R)->clk(R)	9.124    4.275/*         0.098/*         CORE/SRAM_192X32_data_in_reg_reg_25_/D    1
clk(R)->clk(R)	9.112    4.278/*         0.097/*         CORE/SRAM_192X32_data_in_reg_reg_23_/D    1
clk(R)->clk(R)	9.061    */4.280         */0.127         CORE/SRAM_64X32_data_out_reg_reg_19_/D    1
clk(R)->clk(R)	9.061    */4.283         */0.126         CORE/SRAM_64X32_data_out_reg_reg_18_/D    1
clk(R)->clk(R)	9.116    4.283/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_24_/D    1
clk(R)->clk(R)	9.061    */4.285         */0.126         CORE/SRAM_64X32_data_out_reg_reg_16_/D    1
clk(R)->clk(R)	9.115    4.287/*         0.098/*         CORE/SRAM_192X32_data_in_reg_reg_28_/D    1
clk(R)->clk(R)	9.062    */4.291         */0.125         CORE/SRAM_64X32_data_out_reg_reg_15_/D    1
clk(R)->clk(R)	9.062    */4.293         */0.125         CORE/SRAM_64X32_data_out_reg_reg_17_/D    1
clk(R)->clk(R)	9.117    4.294/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_2_/D    1
clk(R)->clk(R)	9.128    4.296/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_22_/D    1
clk(R)->clk(R)	9.081    */4.296         */0.126         CORE/SRAM_64X32_data_out_reg_reg_1_/D    1
clk(R)->clk(R)	9.081    */4.299         */0.126         CORE/SRAM_64X32_data_out_reg_reg_2_/D    1
clk(R)->clk(R)	9.088    */4.302         */0.127         CORE/SRAM_64X32_data_out_reg_reg_6_/D    1
clk(R)->clk(R)	9.116    4.304/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_4_/D    1
clk(R)->clk(R)	9.116    4.312/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_29_/D    1
clk(R)->clk(R)	9.117    4.313/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_21_/D    1
clk(R)->clk(R)	9.092    */4.313         */0.125         CORE/SRAM_64X32_data_out_reg_reg_7_/D    1
clk(R)->clk(R)	9.093    */4.315         */0.126         CORE/SRAM_64X32_data_out_reg_reg_11_/D    1
clk(R)->clk(R)	9.093    */4.316         */0.126         CORE/SRAM_64X32_data_out_reg_reg_10_/D    1
clk(R)->clk(R)	9.082    4.318/*         0.113/*         CORE/wait_conv_out_count_reg_1_/RB    1
clk(R)->clk(R)	9.117    4.319/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_18_/D    1
clk(R)->clk(R)	9.127    4.321/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_17_/D    1
clk(R)->clk(R)	9.025    4.322/*         0.193/*         CORE/SRAM_192_32_read_done_reg/D    1
clk(R)->clk(R)	9.095    */4.324         */0.125         CORE/SRAM_64X32_data_out_reg_reg_12_/D    1
clk(R)->clk(R)	9.128    4.328/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_30_/D    1
clk(R)->clk(R)	9.093    4.329/*         0.102/*         CORE/conv_dly3_reg_0_/RB    1
clk(R)->clk(R)	9.093    4.329/*         0.102/*         CORE/wait_conv_out_count_reg_4_/RB    1
clk(R)->clk(R)	9.117    4.329/*         0.096/*         CORE/SRAM_192X32_data_in_reg_reg_20_/D    1
clk(R)->clk(R)	9.099    4.341/*         0.112/*         CORE/cal_count_reg_2_/RB    1
clk(R)->clk(R)	9.096    4.342/*         0.112/*         CORE/cal_count_reg_6_/RB    1
clk(R)->clk(R)	9.096    4.343/*         0.112/*         CORE/conv_sram_stop_flag_reg_reg/RB    1
clk(R)->clk(R)	9.094    4.343/*         0.112/*         CORE/state_reg_0_/RB    1
clk(R)->clk(R)	9.098    4.345/*         0.102/*         CORE/action_idx_reg_2_/RB    1
clk(R)->clk(R)	9.095    4.345/*         0.102/*         CORE/avg_temp_reg_6_/RB    1
clk(R)->clk(R)	9.098    4.345/*         0.102/*         CORE/action_idx_reg_1_/RB    1
clk(R)->clk(R)	9.098    4.345/*         0.102/*         CORE/action_idx_reg_0_/RB    1
clk(R)->clk(R)	9.096    4.346/*         0.102/*         CORE/max_temp_reg_3_/RB    1
clk(R)->clk(R)	9.096    4.346/*         0.102/*         CORE/max_temp_reg_5_/RB    1
clk(R)->clk(R)	9.096    4.346/*         0.102/*         CORE/max_temp_reg_4_/RB    1
clk(R)->clk(R)	9.096    4.346/*         0.102/*         CORE/max_temp_reg_6_/RB    1
clk(R)->clk(R)	9.096    4.346/*         0.102/*         CORE/max_temp_reg_2_/RB    1
clk(R)->clk(R)	9.096    4.347/*         0.102/*         CORE/max_temp_reg_1_/RB    1
clk(R)->clk(R)	9.096    4.347/*         0.102/*         CORE/max_temp_reg_0_/RB    1
clk(R)->clk(R)	9.098    4.347/*         0.102/*         CORE/state_reg_2_/RB    1
clk(R)->clk(R)	9.107    4.350/*         0.101/*         CORE/cal_count_reg_1_/RB    1
clk(R)->clk(R)	9.103    4.350/*         0.112/*         CORE/current_action_idx_reg_1_/RB    1
clk(R)->clk(R)	9.105    4.351/*         0.101/*         CORE/set_count_reg_2_/RB    1
clk(R)->clk(R)	9.107    4.352/*         0.101/*         CORE/cal_count_reg_4_/RB    1
clk(R)->clk(R)	9.106    4.352/*         0.101/*         CORE/set_count_reg_1_/RB    1
clk(R)->clk(R)	9.110    4.352/*         0.101/*         CORE/cal_count_reg_3_/RB    1
clk(R)->clk(R)	9.107    4.353/*         0.101/*         CORE/cal_count_reg_5_/RB    1
clk(R)->clk(R)	9.101    4.353/*         0.101/*         CORE/avg_temp_reg_1_/RB    1
clk(R)->clk(R)	9.117    4.353/*         0.101/*         CORE/conv_dly3_reg_1_/RB    1
clk(R)->clk(R)	9.102    4.354/*         0.101/*         CORE/RGB_count_reg_0_/RB    1
clk(R)->clk(R)	9.105    4.355/*         0.101/*         CORE/cal_count_reg_8_/RB    1
clk(R)->clk(R)	9.105    4.355/*         0.101/*         CORE/cal_count_reg_7_/RB    1
clk(R)->clk(R)	9.120    4.358/*         0.101/*         CORE/template_count_reg_2_/RB    1
clk(R)->clk(R)	9.120    4.358/*         0.101/*         CORE/template_count_reg_0_/RB    1
clk(R)->clk(R)	9.120    4.359/*         0.101/*         CORE/template_count_reg_3_/RB    1
clk(R)->clk(R)	9.114    4.361/*         0.101/*         CORE/current_action_idx_reg_2_/RB    1
clk(R)->clk(R)	9.114    4.361/*         0.101/*         CORE/current_action_idx_reg_0_/RB    1
clk(R)->clk(R)	9.117    4.365/*         0.101/*         CORE/neg_flag_reg/RB    1
clk(R)->clk(R)	9.096    */4.375         */0.112         CORE/set_count_reg_1_/D    1
clk(R)->clk(R)	9.013    4.416/*         0.205/*         CORE/neg_flag_reg/D    1
clk(R)->clk(R)	9.016    4.427/*         0.180/*         CORE/out_valid_reg/D    1
clk(R)->clk(R)	9.015    4.450/*         0.181/*         CORE/out_value_reg/D    1
clk(R)->clk(R)	9.043    4.473/*         0.175/*         CORE/wait_conv_out_count_reg_3_/D    1
clk(R)->clk(R)	9.011    4.487/*         0.184/*         CORE/wait_conv_out_count_reg_4_/D    1
clk(R)->clk(R)	9.066    */4.497         */0.134         CORE/state_reg_2_/D    1
clk(R)->clk(R)	9.033    4.595/*         0.163/*         CORE/wait_conv_out_count_reg_2_/D    1
clk(R)->clk(R)	9.069    */4.613         */0.149         CORE/SRAM_64X32_WE_reg/D    1
clk(R)->clk(R)	9.012    4.638/*         0.183/*         CORE/wait_conv_out_count_reg_1_/D    1
clk(R)->clk(R)	9.055    */4.648         */0.142         CORE/product_reg_0_/D    1
clk(R)->clk(R)	9.018    4.684/*         0.176/*         CORE/conv_dly3_reg_0_/D    1
clk(R)->clk(R)	9.017    4.737/*         0.179/*         CORE/wait_conv_out_count_reg_0_/D    1
clk(R)->clk(R)	9.109    4.790/*         0.097/*         CORE/SRAM_192X32_data_in_reg_reg_27_/D    1
clk(R)->clk(R)	9.110    4.803/*         0.099/*         CORE/SRAM_192X32_data_in_reg_reg_31_/D    1
clk(R)->clk(R)	9.116    4.810/*         0.097/*         CORE/SRAM_192X32_data_in_reg_reg_16_/D    1
clk(R)->clk(R)	9.118    4.813/*         0.095/*         CORE/SRAM_192X32_data_in_reg_reg_26_/D    1
clk(R)->clk(R)	9.114    4.831/*         0.095/*         CORE/SRAM_192X32_data_in_reg_reg_15_/D    1
clk(R)->clk(R)	9.093    4.992/*         0.125/*         CORE/image_size_temp_reg_1_/D    1
clk(R)->clk(R)	9.032    5.123/*         0.165/*         CORE/max_temp_reg_7_/RB    1
clk(R)->clk(R)	9.032    5.125/*         0.165/*         CORE/wgt_temp_reg_3_/RB    1
clk(R)->clk(R)	9.032    5.125/*         0.165/*         CORE/wgt_temp_reg_2_/RB    1
clk(R)->clk(R)	9.034    5.126/*         0.165/*         CORE/state_reg_1_/RB    1
clk(R)->clk(R)	9.034    5.126/*         0.165/*         CORE/wb_addr_reg_1_/RB    1
clk(R)->clk(R)	9.034    5.126/*         0.165/*         CORE/wb_addr_reg_6_/RB    1
clk(R)->clk(R)	9.032    5.127/*         0.165/*         CORE/wgt_temp_reg_1_/RB    1
clk(R)->clk(R)	9.032    5.128/*         0.165/*         CORE/wgt_temp_reg_0_/RB    1
clk(R)->clk(R)	9.040    5.134/*         0.164/*         CORE/set_count_reg_0_/RB    1
clk(R)->clk(R)	9.045    5.136/*         0.164/*         CORE/wgt_temp_reg_5_/RB    1
clk(R)->clk(R)	9.045    5.136/*         0.164/*         CORE/wgt_temp_reg_7_/RB    1
clk(R)->clk(R)	9.045    5.136/*         0.164/*         CORE/wgt_temp_reg_4_/RB    1
clk(R)->clk(R)	9.045    5.136/*         0.164/*         CORE/wgt_temp_reg_6_/RB    1
clk(R)->clk(R)	9.053    5.144/*         0.164/*         CORE/SRAM_192_32_read_done_reg/RB    1
clk(R)->clk(R)	9.093    5.146/*         0.124/*         CORE/image_size_temp_reg_0_/D    1
clk(R)->clk(R)	9.130    5.225/*         0.067/*         CORE/SRAM_192X32_addr_reg_1_/SB    1
clk(R)->clk(R)	9.129    5.225/*         0.067/*         CORE/SRAM_192X32_addr_reg_2_/SB    1
clk(R)->clk(R)	9.130    5.226/*         0.067/*         CORE/SRAM_192X32_addr_reg_3_/SB    1
clk(R)->clk(R)	9.131    5.226/*         0.067/*         CORE/SRAM_192X32_addr_reg_6_/SB    1
clk(R)->clk(R)	9.130    5.226/*         0.067/*         CORE/SRAM_192X32_addr_reg_4_/SB    1
clk(R)->clk(R)	9.130    5.227/*         0.067/*         CORE/SRAM_192X32_addr_reg_5_/SB    1
clk(R)->clk(R)	9.136    5.231/*         0.066/*         CORE/SRAM_192X32_addr_reg_0_/SB    1
clk(R)->clk(R)	9.008    5.345/*         0.187/*         CORE/conv_dly3_reg_2_/D    1
clk(R)->clk(R)	9.048    5.381/*         0.170/*         CORE/conv_dly3_reg_1_/D    1
clk(R)->clk(R)	9.028    5.513/*         0.169/*         CORE/flip_flag_reg/D    1
clk(R)->clk(R)	9.048    */5.533         */0.156         CORE/set_count_reg_0_/D    1
clk(R)->clk(R)	8.015    5.688/*         1.173/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/A2    1
clk(R)->clk(R)	8.016    5.698/*         1.172/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/A3    1
clk(R)->clk(R)	8.014    5.727/*         1.174/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/A4    1
clk(R)->clk(R)	8.014    5.755/*         1.174/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/A5    1
clk(R)->clk(R)	9.017    5.759/*         0.179/*         CORE/find_median_inst_max3_reg_reg_7_/D    1
clk(R)->clk(R)	9.019    5.759/*         0.177/*         CORE/SRAM_192_32_in_count_reg_0_/D    1
clk(R)->clk(R)	8.018    5.784/*         1.170/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/A0    1
clk(R)->clk(R)	8.186    5.788/*         1.033/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI5    1
clk(R)->clk(R)	9.082    */5.812         */0.112         CORE/find_median_inst_max1_reg_reg_7_/D    1
clk(R)->clk(R)	9.026    5.825/*         0.170/*         CORE/SRAM_192_32_in_count_reg_1_/D    1
clk(R)->clk(R)	8.016    5.829/*         1.172/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/A1    1
clk(R)->clk(R)	8.062    5.837/*         1.156/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/A7    1
clk(R)->clk(R)	8.186    5.841/*         1.033/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI1    1
clk(R)->clk(R)	8.189    5.875/*         1.030/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI7    1
clk(R)->clk(R)	8.190    5.891/*         1.029/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI8    1
clk(R)->clk(R)	8.187    5.910/*         1.032/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI4    1
clk(R)->clk(R)	8.186    5.912/*         1.033/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI0    1
clk(R)->clk(R)	8.192    5.927/*         1.027/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI9    1
clk(R)->clk(R)	8.188    5.962/*         1.031/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI2    1
clk(R)->clk(R)	8.191    5.971/*         1.028/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI3    1
clk(R)->clk(R)	8.061    5.986/*         1.158/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/A5    1
clk(R)->clk(R)	8.062    5.992/*         1.157/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/A4    1
clk(R)->clk(R)	8.194    5.998/*         1.025/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI11    1
clk(R)->clk(R)	8.061    6.002/*         1.158/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/A2    1
clk(R)->clk(R)	9.003    6.002/*         0.189/*         CORE/find_median_inst_min3_reg_reg_7_/D    1
clk(R)->clk(R)	8.193    6.012/*         1.026/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI15    1
clk(R)->clk(R)	8.195    6.014/*         1.024/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI12    1
clk(R)->clk(R)	8.194    6.014/*         1.025/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI13    1
clk(R)->clk(R)	8.062    6.017/*         1.157/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/A3    1
clk(R)->clk(R)	8.063    6.025/*         1.156/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/A1    1
clk(R)->clk(R)	8.064    6.027/*         1.155/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/A0    1
clk(R)->clk(R)	8.192    6.042/*         1.027/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI6    1
clk(R)->clk(R)	9.105    */6.049         */0.101         CORE/start_write_flag_reg/D    1
clk(R)->clk(R)	8.194    6.049/*         1.025/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI10    1
clk(R)->clk(R)	8.066    6.056/*         1.153/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/A6    1
clk(R)->clk(R)	9.002    6.135/*         0.189/*         CORE/find_median_inst_min2_reg_reg_7_/D    1
clk(R)->clk(R)	9.000    6.137/*         0.193/*         CORE/find_median_inst_min1_reg_reg_7_/D    1
clk(R)->clk(R)	8.198    6.137/*         1.020/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI30    1
clk(R)->clk(R)	8.202    6.138/*         1.017/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI14    1
clk(R)->clk(R)	9.007    6.156/*         0.190/*         CORE/avg_temp_reg_7_/RB    1
clk(R)->clk(R)	9.007    6.156/*         0.190/*         CORE/avg_temp_reg_5_/RB    1
clk(R)->clk(R)	9.007    6.156/*         0.190/*         CORE/avg_temp_reg_8_/RB    1
clk(R)->clk(R)	9.007    6.156/*         0.190/*         CORE/avg_temp_reg_4_/RB    1
clk(R)->clk(R)	9.007    6.156/*         0.190/*         CORE/avg_temp_reg_3_/RB    1
clk(R)->clk(R)	9.009    6.159/*         0.190/*         CORE/wb_addr_reg_2_/RB    1
clk(R)->clk(R)	9.009    6.160/*         0.190/*         CORE/wb_addr_reg_7_/RB    1
clk(R)->clk(R)	9.009    6.160/*         0.190/*         CORE/wb_addr_reg_5_/RB    1
clk(R)->clk(R)	9.009    6.160/*         0.190/*         CORE/rd_addr_reg_5_/RB    1
clk(R)->clk(R)	9.009    6.160/*         0.190/*         CORE/rd_addr_reg_6_/RB    1
clk(R)->clk(R)	9.009    6.160/*         0.190/*         CORE/wb_addr_reg_0_/RB    1
clk(R)->clk(R)	9.009    6.161/*         0.190/*         CORE/SRAM_64X32_addr_reg_2_/RB    1
clk(R)->clk(R)	9.009    6.161/*         0.190/*         CORE/SRAM_64X32_addr_reg_3_/RB    1
clk(R)->clk(R)	9.009    6.161/*         0.190/*         CORE/wb_addr_reg_4_/RB    1
clk(R)->clk(R)	9.009    6.161/*         0.190/*         CORE/SRAM_64X32_addr_reg_4_/RB    1
clk(R)->clk(R)	9.009    6.162/*         0.190/*         CORE/SRAM_64X32_addr_reg_5_/RB    1
clk(R)->clk(R)	9.014    6.163/*         0.189/*         CORE/avg_temp_reg_0_/RB    1
clk(R)->clk(R)	9.009    6.164/*         0.190/*         CORE/rd_addr_reg_4_/RB    1
clk(R)->clk(R)	9.009    6.164/*         0.190/*         CORE/rd_addr_reg_3_/RB    1
clk(R)->clk(R)	9.010    6.166/*         0.190/*         CORE/rd_addr_reg_2_/RB    1
clk(R)->clk(R)	9.012    6.167/*         0.180/*         CORE/find_median_inst_max2_reg_reg_7_/D    1
clk(R)->clk(R)	9.010    6.168/*         0.190/*         CORE/SRAM_64X32_addr_reg_0_/RB    1
clk(R)->clk(R)	9.010    6.168/*         0.190/*         CORE/SRAM_64X32_addr_reg_1_/RB    1
clk(R)->clk(R)	9.018    6.177/*         0.189/*         CORE/rd_addr_reg_1_/RB    1
clk(R)->clk(R)	9.018    6.178/*         0.189/*         CORE/rd_addr_reg_0_/RB    1
clk(R)->clk(R)	8.200    6.184/*         1.019/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI16    1
clk(R)->clk(R)	8.203    6.219/*         1.015/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI25    1
clk(R)->clk(R)	8.176    6.232/*         1.012/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI29    1
clk(R)->clk(R)	8.177    6.237/*         1.010/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI31    1
clk(R)->clk(R)	8.179    6.238/*         1.009/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI0    1
clk(R)->clk(R)	8.212    6.244/*         1.007/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI19    1
clk(R)->clk(R)	8.207    6.245/*         1.012/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI26    1
clk(R)->clk(R)	8.211    6.253/*         1.008/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI28    1
clk(R)->clk(R)	8.210    6.253/*         1.009/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI23    1
clk(R)->clk(R)	8.184    6.255/*         1.004/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI7    1
clk(R)->clk(R)	8.212    6.255/*         1.007/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI21    1
clk(R)->clk(R)	8.213    6.256/*         1.006/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI24    1
clk(R)->clk(R)	8.210    6.262/*         1.009/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI18    1
clk(R)->clk(R)	8.211    6.262/*         1.007/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI17    1
clk(R)->clk(R)	8.183    6.263/*         1.004/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI4    1
clk(R)->clk(R)	8.184    6.263/*         1.003/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI8    1
clk(R)->clk(R)	8.179    6.264/*         1.008/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI27    1
clk(R)->clk(R)	8.185    6.270/*         1.003/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI1    1
clk(R)->clk(R)	8.185    6.271/*         1.003/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI3    1
clk(R)->clk(R)	8.186    6.271/*         1.002/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI11    1
clk(R)->clk(R)	8.184    6.272/*         1.003/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI6    1
clk(R)->clk(R)	8.187    6.274/*         1.001/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI13    1
clk(R)->clk(R)	8.182    6.274/*         1.005/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI30    1
clk(R)->clk(R)	8.186    6.274/*         1.001/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI12    1
clk(R)->clk(R)	8.181    6.275/*         1.007/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI28    1
clk(R)->clk(R)	8.211    6.279/*         1.007/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI27    1
clk(R)->clk(R)	8.187    6.280/*         1.000/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI9    1
clk(R)->clk(R)	8.215    6.281/*         1.004/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI20    1
clk(R)->clk(R)	8.187    6.283/*         1.000/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI2    1
clk(R)->clk(R)	8.185    6.284/*         1.002/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI19    1
clk(R)->clk(R)	8.187    6.284/*         1.001/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI5    1
clk(R)->clk(R)	8.189    6.286/*         0.999/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI15    1
clk(R)->clk(R)	8.189    6.286/*         0.999/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI14    1
clk(R)->clk(R)	8.214    6.289/*         1.005/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI29    1
clk(R)->clk(R)	8.186    6.295/*         1.001/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI26    1
clk(R)->clk(R)	8.185    6.296/*         1.003/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI21    1
clk(R)->clk(R)	8.190    6.298/*         0.997/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI10    1
clk(R)->clk(R)	8.185    6.299/*         1.003/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI16    1
clk(R)->clk(R)	8.186    6.302/*         1.002/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI20    1
clk(R)->clk(R)	8.220    6.306/*         0.999/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI22    1
clk(R)->clk(R)	8.187    6.307/*         1.001/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI22    1
clk(R)->clk(R)	8.187    6.309/*         1.001/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI25    1
clk(R)->clk(R)	8.217    6.309/*         1.001/*         CORE/SRAM_192_32_inst_SRAM_192X32_inst/DI31    1
clk(R)->clk(R)	8.188    6.319/*         0.999/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI17    1
clk(R)->clk(R)	8.190    6.324/*         0.998/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI24    1
clk(R)->clk(R)	8.190    6.329/*         0.997/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI23    1
clk(R)->clk(R)	8.191    6.333/*         0.997/*         CORE/SRAM_64_32_inst_SRAM_64X32_inst/DI18    1
clk(R)->clk(R)	8.508    */6.381         */0.711         CORE/SRAM_192_32_inst_SRAM_192X32_inst/WEB    1
clk(R)->clk(R)	8.466    */6.384         */0.721         CORE/SRAM_64_32_inst_SRAM_64X32_inst/WEB    1
clk(R)->clk(R)	8.983    6.572/*         0.224/*         CORE/SRAM_192X32_WE_reg/D    1
clk(R)->clk(R)	9.030    6.602/*         0.168/*         CORE/find_median_inst_max_min_reg_reg_7_/D    1
clk(R)->clk(R)	9.022    6.750/*         0.175/*         CORE/find_median_inst_min_pool_temp_reg_7_/D    1
clk(R)->clk(R)	9.021    7.209/*         0.171/*         CORE/find_median_inst_min1_reg_reg_1_/RB    1
clk(R)->clk(R)	9.021    7.209/*         0.171/*         CORE/find_median_inst_min1_reg_reg_0_/RB    1
clk(R)->clk(R)	9.037    7.225/*         0.155/*         CORE/find_median_inst_min1_reg_reg_2_/RB    1
clk(R)->clk(R)	9.037    7.226/*         0.155/*         CORE/find_median_inst_max1_reg_reg_0_/RB    1
clk(R)->clk(R)	9.038    7.226/*         0.155/*         CORE/find_median_inst_max1_reg_reg_1_/RB    1
clk(R)->clk(R)	9.038    7.226/*         0.155/*         CORE/find_median_inst_max2_reg_reg_2_/RB    1
clk(R)->clk(R)	9.038    7.226/*         0.155/*         CORE/find_median_inst_max1_reg_reg_2_/RB    1
clk(R)->clk(R)	9.038    7.227/*         0.155/*         CORE/find_median_inst_max1_reg_reg_7_/RB    1
clk(R)->clk(R)	9.038    7.227/*         0.155/*         CORE/find_median_inst_min1_reg_reg_7_/RB    1
clk(R)->clk(R)	9.037    7.227/*         0.155/*         CORE/find_median_inst_max2_reg_reg_1_/RB    1
clk(R)->clk(R)	9.036    7.228/*         0.155/*         CORE/find_median_inst_max2_reg_reg_0_/RB    1
clk(R)->clk(R)	9.043    7.229/*         0.155/*         CORE/conv_temp_reg_1_/RB    1
clk(R)->clk(R)	9.037    7.231/*         0.155/*         CORE/find_median_inst_min2_reg_reg_2_/RB    1
clk(R)->clk(R)	9.037    7.231/*         0.155/*         CORE/find_median_inst_min2_reg_reg_1_/RB    1
clk(R)->clk(R)	9.036    7.232/*         0.155/*         CORE/find_median_inst_min2_reg_reg_0_/RB    1
clk(R)->clk(R)	9.036    7.232/*         0.155/*         CORE/find_median_inst_min2_reg_reg_7_/RB    1
clk(R)->clk(R)	9.037    7.232/*         0.155/*         CORE/find_median_inst_max3_reg_reg_2_/RB    1
clk(R)->clk(R)	9.037    7.232/*         0.155/*         CORE/find_median_inst_min3_reg_reg_2_/RB    1
clk(R)->clk(R)	9.037    7.232/*         0.155/*         CORE/find_median_inst_min3_reg_reg_1_/RB    1
clk(R)->clk(R)	9.037    7.236/*         0.155/*         CORE/find_median_inst_max2_reg_reg_7_/RB    1
clk(R)->clk(R)	9.037    7.236/*         0.155/*         CORE/find_median_inst_max3_reg_reg_1_/RB    1
clk(R)->clk(R)	9.037    7.239/*         0.155/*         CORE/find_median_inst_max3_reg_reg_3_/RB    1
clk(R)->clk(R)	9.037    7.241/*         0.155/*         CORE/find_median_inst_min3_reg_reg_0_/RB    1
clk(R)->clk(R)	9.034    7.245/*         0.155/*         CORE/find_median_inst_mid1_reg_reg_0_/RB    1
clk(R)->clk(R)	9.034    7.245/*         0.155/*         CORE/find_median_inst_mid1_reg_reg_1_/RB    1
clk(R)->clk(R)	9.034    7.245/*         0.155/*         CORE/find_median_inst_mid1_reg_reg_2_/RB    1
clk(R)->clk(R)	9.034    7.245/*         0.155/*         CORE/find_median_inst_mid3_reg_reg_1_/RB    1
clk(R)->clk(R)	9.034    7.245/*         0.155/*         CORE/find_median_inst_mid3_reg_reg_2_/RB    1
clk(R)->clk(R)	9.034    7.245/*         0.155/*         CORE/find_median_inst_mid3_reg_reg_0_/RB    1
clk(R)->clk(R)	9.034    7.246/*         0.155/*         CORE/find_median_inst_mid2_reg_reg_0_/RB    1
clk(R)->clk(R)	9.034    7.246/*         0.155/*         CORE/find_median_inst_mid2_reg_reg_1_/RB    1
clk(R)->clk(R)	9.034    7.246/*         0.155/*         CORE/find_median_inst_mid2_reg_reg_2_/RB    1
clk(R)->clk(R)	9.064    7.250/*         0.154/*         CORE/conv_temp_reg_19_/RB    1
clk(R)->clk(R)	9.042    7.251/*         0.155/*         CORE/find_median_inst_max_min_reg_reg_3_/RB    1
clk(R)->clk(R)	9.043    7.251/*         0.155/*         CORE/find_median_inst_min_pool_temp_reg_2_/RB    1
clk(R)->clk(R)	9.043    7.251/*         0.155/*         CORE/find_median_inst_min_pool_temp_reg_3_/RB    1
clk(R)->clk(R)	9.043    7.252/*         0.155/*         CORE/find_median_inst_min_pool_temp_reg_0_/RB    1
clk(R)->clk(R)	9.043    7.252/*         0.155/*         CORE/find_median_inst_min_pool_temp_reg_1_/RB    1
clk(R)->clk(R)	9.043    7.252/*         0.155/*         CORE/find_median_inst_max_min_reg_reg_7_/RB    1
clk(R)->clk(R)	9.043    7.252/*         0.155/*         CORE/find_median_inst_max_min_reg_reg_1_/RB    1
clk(R)->clk(R)	9.043    7.252/*         0.155/*         CORE/find_median_inst_max_min_reg_reg_2_/RB    1
clk(R)->clk(R)	9.042    7.254/*         0.155/*         CORE/find_median_inst_max3_reg_reg_7_/RB    1
clk(R)->clk(R)	9.043    7.255/*         0.155/*         CORE/find_median_inst_mid_mid_reg_reg_1_/RB    1
clk(R)->clk(R)	9.042    7.256/*         0.155/*         CORE/find_median_inst_mid1_reg_reg_7_/RB    1
clk(R)->clk(R)	9.042    7.256/*         0.155/*         CORE/find_median_inst_mid2_reg_reg_7_/RB    1
clk(R)->clk(R)	9.042    7.262/*         0.155/*         CORE/find_median_inst_mid_mid_reg_reg_0_/RB    1
clk(R)->clk(R)	9.043    7.262/*         0.155/*         CORE/find_median_inst_mid_mid_reg_reg_2_/RB    1
clk(R)->clk(R)	9.043    7.264/*         0.155/*         CORE/find_median_inst_final_mid_reg_reg_3_/RB    1
clk(R)->clk(R)	9.043    7.265/*         0.155/*         CORE/find_median_inst_final_mid_reg_reg_0_/RB    1
clk(R)->clk(R)	9.044    7.270/*         0.155/*         CORE/find_median_inst_final_mid_reg_reg_1_/RB    1
clk(R)->clk(R)	9.044    7.270/*         0.155/*         CORE/find_median_inst_final_mid_reg_reg_2_/RB    1
clk(R)->clk(R)	9.044    7.270/*         0.155/*         CORE/find_median_inst_final_mid_reg_reg_7_/RB    1
clk(R)->clk(R)	9.094    7.352/*         0.102/*         CORE/conv_temp_reg_0_/RB    1
clk(R)->clk(R)	9.100    7.361/*         0.092/*         CORE/find_median_inst_max2_reg_reg_4_/RB    1
clk(R)->clk(R)	9.105    7.362/*         0.092/*         CORE/conv_temp_reg_18_/RB    1
clk(R)->clk(R)	9.106    7.369/*         0.092/*         CORE/find_median_inst_max_min_reg_reg_0_/RB    1
clk(R)->clk(R)	9.105    7.371/*         0.092/*         CORE/avg_temp_reg_9_/RB    1
clk(R)->clk(R)	9.106    7.373/*         0.092/*         CORE/SRAM_192X32_addr_reg_7_/RB    1
clk(R)->clk(R)	9.107    7.373/*         0.092/*         CORE/rd_addr_reg_7_/RB    1
clk(R)->clk(R)	9.124    7.382/*         0.071/*         CORE/out_value_reg/RB    1
clk(R)->clk(R)	9.124    7.382/*         0.071/*         CORE/out_valid_reg/RB    1
