$date
	Thu Aug 24 09:19:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Mul4_1_tb $end
$var wire 1 ! f $end
$var reg 2 " S [1:0] $end
$var reg 4 # W [0:3] $end
$scope module M1 $end
$var wire 2 $ S [1:0] $end
$var wire 4 % W [0:3] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 %
b0 $
b1101 #
b0 "
1!
$end
#20
b1 "
b1 $
#40
0!
b10 "
b10 $
#60
1!
b11 "
b11 $
#80
