\doxysubsubsubsection{Interrupts and flags management functions}
\label{group___d_m_a___group4}\index{Interrupts and flags management functions@{Interrupts and flags management functions}}


Interrupts and flags management functions.  


\doxysubsubsubsubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ Functional\+State} \textbf{ DMA\+\_\+\+Get\+Cmd\+Status} (\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Returns the status of EN bit for the specified DMAy Streamx. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Get\+FIFOStatus} (\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$DMAy\+\_\+\+Streamx)
\begin{DoxyCompactList}\small\item\em Returns the current DMAy Streamx FIFO filled level. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ DMA\+\_\+\+Get\+Flag\+Status} (\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified DMAy Streamx flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ DMA\+\_\+\+Clear\+Flag} (\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the DMAy Streamx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
void \textbf{ DMA\+\_\+\+ITConfig} (\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified DMAy Streamx interrupts. \end{DoxyCompactList}\item 
\textbf{ ITStatus} \textbf{ DMA\+\_\+\+Get\+ITStatus} (\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified DMAy Streamx interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ DMA\+\_\+\+Clear\+ITPending\+Bit} (\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$DMAy\+\_\+\+Streamx, uint32\+\_\+t DMA\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the DMAy Streamx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Interrupts and flags management functions. 

\begin{DoxyVerb} ===============================================================================
                  Interrupts and flags management functions
 ===============================================================================  

  This subsection provides functions allowing to
   - Check the DMA enable status
   - Check the FIFO status 
   - Configure the DMA Interrupts sources and check or clear the flags or pending bits status.   
   
 1. DMA Enable status:
   After configuring the DMA Stream (DMA_Init() function) and enabling the stream,
   it is recommended to check (or wait until) the DMA Stream is effectively enabled.
   A Stream may remain disabled if a configuration parameter is wrong.
   After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA
   Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, 
   the current data will be transferred and the Stream will be effectively disabled only after
   this data transfer completion.
   To monitor this state it is possible to use the following function:
     - FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 
 2. FIFO Status:
   It is possible to monitor the FIFO status when a transfer is ongoing using the following 
   function:
     - uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx); 
 
 3. DMA Interrupts and Flags:
  The user should identify which mode will be used in his application to manage the
  DMA controller events: Polling mode or Interrupt mode. 
    
  Polling Mode
  =============
    Each DMA stream can be managed through 4 event Flags:
    (x : DMA Stream number )
       1. DMA_FLAG_FEIFx  : to indicate that a FIFO Mode Transfer Error event occurred.
       2. DMA_FLAG_DMEIFx : to indicate that a Direct Mode Transfer Error event occurred.
       3. DMA_FLAG_TEIFx  : to indicate that a Transfer Error event occurred.
       4. DMA_FLAG_HTIFx  : to indicate that a Half-Transfer Complete event occurred.
       5. DMA_FLAG_TCIFx  : to indicate that a Transfer Complete event occurred .       

   In this Mode it is advised to use the following functions:
      - FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);
      - void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);

  Interrupt Mode
  ===============
    Each DMA Stream can be managed through 4 Interrupts:

    Interrupt Source
    ----------------
       1. DMA_IT_FEIFx  : specifies the interrupt source for the  FIFO Mode Transfer Error event.
       2. DMA_IT_DMEIFx : specifies the interrupt source for the Direct Mode Transfer Error event.
       3. DMA_IT_TEIFx  : specifies the interrupt source for the Transfer Error event.
       4. DMA_IT_HTIFx  : specifies the interrupt source for the Half-Transfer Complete event.
       5. DMA_IT_TCIFx  : specifies the interrupt source for the a Transfer Complete event. 
     
  In this Mode it is advised to use the following functions:
     - void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState);
     - ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);
     - void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);\end{DoxyVerb}
 

\doxysubsubsubsubsection{Function Documentation}
\label{group___d_m_a___group4_ga510d62b4051f5a5de164e84b266b851d} 
\index{Interrupts and flags management functions@{Interrupts and flags management functions}!DMA\_ClearFlag@{DMA\_ClearFlag}}
\index{DMA\_ClearFlag@{DMA\_ClearFlag}!Interrupts and flags management functions@{Interrupts and flags management functions}}
\doxysubsubsubsubsubsection{DMA\_ClearFlag()}
{\footnotesize\ttfamily void DMA\+\_\+\+Clear\+Flag (\begin{DoxyParamCaption}\item[{\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$}]{DMAy\+\_\+\+Streamx,  }\item[{uint32\+\_\+t}]{DMA\+\_\+\+FLAG }\end{DoxyParamCaption})}



Clears the DMAy Streamx\textquotesingle{}s pending flags. 


\begin{DoxyParams}{Parameters}
{\em DMAy\+\_\+\+Streamx} & where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. \\
\hline
{\em DMA\+\_\+\+FLAG} & specifies the flag to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item DMA\+\_\+\+FLAG\+\_\+\+TCIFx\+: Streamx transfer complete flag \item DMA\+\_\+\+FLAG\+\_\+\+HTIFx\+: Streamx half transfer complete flag \item DMA\+\_\+\+FLAG\+\_\+\+TEIFx\+: Streamx transfer error flag \item DMA\+\_\+\+FLAG\+\_\+\+DMEIFx\+: Streamx direct mode error flag \item DMA\+\_\+\+FLAG\+\_\+\+FEIFx\+: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream. ~\newline
 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___d_m_a___group4_gad5433018889cd36140d98bb380c4e76e} 
\index{Interrupts and flags management functions@{Interrupts and flags management functions}!DMA\_ClearITPendingBit@{DMA\_ClearITPendingBit}}
\index{DMA\_ClearITPendingBit@{DMA\_ClearITPendingBit}!Interrupts and flags management functions@{Interrupts and flags management functions}}
\doxysubsubsubsubsubsection{DMA\_ClearITPendingBit()}
{\footnotesize\ttfamily void DMA\+\_\+\+Clear\+ITPending\+Bit (\begin{DoxyParamCaption}\item[{\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$}]{DMAy\+\_\+\+Streamx,  }\item[{uint32\+\_\+t}]{DMA\+\_\+\+IT }\end{DoxyParamCaption})}



Clears the DMAy Streamx\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em DMAy\+\_\+\+Streamx} & where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. \\
\hline
{\em DMA\+\_\+\+IT} & specifies the DMA interrupt pending bit to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item DMA\+\_\+\+IT\+\_\+\+TCIFx\+: Streamx transfer complete interrupt \item DMA\+\_\+\+IT\+\_\+\+HTIFx\+: Streamx half transfer complete interrupt \item DMA\+\_\+\+IT\+\_\+\+TEIFx\+: Streamx transfer error interrupt \item DMA\+\_\+\+IT\+\_\+\+DMEIFx\+: Streamx direct mode error interrupt \item DMA\+\_\+\+IT\+\_\+\+FEIFx\+: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\label{group___d_m_a___group4_gaa4d631cdd6cd020106435f30c0c6fb15} 
\index{Interrupts and flags management functions@{Interrupts and flags management functions}!DMA\_GetCmdStatus@{DMA\_GetCmdStatus}}
\index{DMA\_GetCmdStatus@{DMA\_GetCmdStatus}!Interrupts and flags management functions@{Interrupts and flags management functions}}
\doxysubsubsubsubsubsection{DMA\_GetCmdStatus()}
{\footnotesize\ttfamily \textbf{ Functional\+State} DMA\+\_\+\+Get\+Cmd\+Status (\begin{DoxyParamCaption}\item[{\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$}]{DMAy\+\_\+\+Streamx }\end{DoxyParamCaption})}



Returns the status of EN bit for the specified DMAy Streamx. 


\begin{DoxyParams}{Parameters}
{\em DMAy\+\_\+\+Streamx} & where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream.\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
After configuring the DMA Stream (\doxyref{DMA\+\_\+\+Init()}{p.}{group___d_m_a___group1_gaced8a4149acfb0a50b50e63273a87148} function) and enabling the stream, it is recommended to check (or wait until) the DMA Stream is effectively enabled. A Stream may remain disabled if a configuration parameter is wrong. After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, the current data will be transferred and the Stream will be effectively disabled only after the transfer of this single data is finished. ~\newline

\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em Current} & state of the DMAy Streamx (ENABLE or DISABLE). \\
\hline
\end{DoxyRetVals}
\label{group___d_m_a___group4_ga9893809a7067861ec111f7d712ebf28d} 
\index{Interrupts and flags management functions@{Interrupts and flags management functions}!DMA\_GetFIFOStatus@{DMA\_GetFIFOStatus}}
\index{DMA\_GetFIFOStatus@{DMA\_GetFIFOStatus}!Interrupts and flags management functions@{Interrupts and flags management functions}}
\doxysubsubsubsubsubsection{DMA\_GetFIFOStatus()}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Get\+FIFOStatus (\begin{DoxyParamCaption}\item[{\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$}]{DMAy\+\_\+\+Streamx }\end{DoxyParamCaption})}



Returns the current DMAy Streamx FIFO filled level. 


\begin{DoxyParams}{Parameters}
{\em DMAy\+\_\+\+Streamx} & where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & FIFO filling state.
\begin{DoxyItemize}
\item DMA\+\_\+\+FIFOStatus\+\_\+\+Less1\+Quarter\+Full\+: when FIFO is less than 1 quarter-\/full and not empty.
\item DMA\+\_\+\+FIFOStatus\+\_\+1\+Quarter\+Full\+: if more than 1 quarter-\/full.
\item DMA\+\_\+\+FIFOStatus\+\_\+\+Half\+Full\+: if more than 1 half-\/full.
\item DMA\+\_\+\+FIFOStatus\+\_\+3\+Quarters\+Full\+: if more than 3 quarters-\/full.
\item DMA\+\_\+\+FIFOStatus\+\_\+\+Empty\+: when FIFO is empty
\item DMA\+\_\+\+FIFOStatus\+\_\+\+Full\+: when FIFO is full 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
\label{group___d_m_a___group4_ga10cfc0fe31d64a1fd8fb3efb4ae2a411} 
\index{Interrupts and flags management functions@{Interrupts and flags management functions}!DMA\_GetFlagStatus@{DMA\_GetFlagStatus}}
\index{DMA\_GetFlagStatus@{DMA\_GetFlagStatus}!Interrupts and flags management functions@{Interrupts and flags management functions}}
\doxysubsubsubsubsubsection{DMA\_GetFlagStatus()}
{\footnotesize\ttfamily \textbf{ Flag\+Status} DMA\+\_\+\+Get\+Flag\+Status (\begin{DoxyParamCaption}\item[{\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$}]{DMAy\+\_\+\+Streamx,  }\item[{uint32\+\_\+t}]{DMA\+\_\+\+FLAG }\end{DoxyParamCaption})}



Checks whether the specified DMAy Streamx flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em DMAy\+\_\+\+Streamx} & where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. \\
\hline
{\em DMA\+\_\+\+FLAG} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item DMA\+\_\+\+FLAG\+\_\+\+TCIFx\+: Streamx transfer complete flag \item DMA\+\_\+\+FLAG\+\_\+\+HTIFx\+: Streamx half transfer complete flag \item DMA\+\_\+\+FLAG\+\_\+\+TEIFx\+: Streamx transfer error flag \item DMA\+\_\+\+FLAG\+\_\+\+DMEIFx\+: Streamx direct mode error flag \item DMA\+\_\+\+FLAG\+\_\+\+FEIFx\+: Streamx FIFO error flag Where x can be 0 to 7 to select the DMA Stream. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of DMA\+\_\+\+FLAG (SET or RESET). \\
\hline
\end{DoxyRetVals}
\label{group___d_m_a___group4_gad0ccf5f6548bd7cf8f2cae30393bb716} 
\index{Interrupts and flags management functions@{Interrupts and flags management functions}!DMA\_GetITStatus@{DMA\_GetITStatus}}
\index{DMA\_GetITStatus@{DMA\_GetITStatus}!Interrupts and flags management functions@{Interrupts and flags management functions}}
\doxysubsubsubsubsubsection{DMA\_GetITStatus()}
{\footnotesize\ttfamily \textbf{ ITStatus} DMA\+\_\+\+Get\+ITStatus (\begin{DoxyParamCaption}\item[{\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$}]{DMAy\+\_\+\+Streamx,  }\item[{uint32\+\_\+t}]{DMA\+\_\+\+IT }\end{DoxyParamCaption})}



Checks whether the specified DMAy Streamx interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em DMAy\+\_\+\+Streamx} & where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. \\
\hline
{\em DMA\+\_\+\+IT} & specifies the DMA interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item DMA\+\_\+\+IT\+\_\+\+TCIFx\+: Streamx transfer complete interrupt \item DMA\+\_\+\+IT\+\_\+\+HTIFx\+: Streamx half transfer complete interrupt \item DMA\+\_\+\+IT\+\_\+\+TEIFx\+: Streamx transfer error interrupt \item DMA\+\_\+\+IT\+\_\+\+DMEIFx\+: Streamx direct mode error interrupt \item DMA\+\_\+\+IT\+\_\+\+FEIFx\+: Streamx FIFO error interrupt Where x can be 0 to 7 to select the DMA Stream. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of DMA\+\_\+\+IT (SET or RESET). \\
\hline
\end{DoxyRetVals}
\label{group___d_m_a___group4_gab9c469a3f5d4aca5c97dee798ffc2f05} 
\index{Interrupts and flags management functions@{Interrupts and flags management functions}!DMA\_ITConfig@{DMA\_ITConfig}}
\index{DMA\_ITConfig@{DMA\_ITConfig}!Interrupts and flags management functions@{Interrupts and flags management functions}}
\doxysubsubsubsubsubsection{DMA\_ITConfig()}
{\footnotesize\ttfamily void DMA\+\_\+\+ITConfig (\begin{DoxyParamCaption}\item[{\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$}]{DMAy\+\_\+\+Streamx,  }\item[{uint32\+\_\+t}]{DMA\+\_\+\+IT,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified DMAy Streamx interrupts. 


\begin{DoxyParams}{Parameters}
{\em DMAy\+\_\+\+Streamx} & where y can be 1 or 2 to select the DMA and x can be 0 to 7 to select the DMA Stream. \\
\hline
{\em DMA\+\_\+\+IT} & specifies the DMA interrupt sources to be enabled or disabled. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item DMA\+\_\+\+IT\+\_\+\+TC\+: Transfer complete interrupt mask \item DMA\+\_\+\+IT\+\_\+\+HT\+: Half transfer complete interrupt mask \item DMA\+\_\+\+IT\+\_\+\+TE\+: Transfer error interrupt mask \item DMA\+\_\+\+IT\+\_\+\+FE\+: FIFO error interrupt mask \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified DMA interrupts. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
