<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SBIR Phase I:  Rapid Application Development Architecture for Product, Process, and Cost Configuration Across Manufacturing Verticals</AwardTitle>
<AwardEffectiveDate>01/01/2004</AwardEffectiveDate>
<AwardExpirationDate>06/30/2004</AwardExpirationDate>
<AwardTotalIntnAmount>100000.00</AwardTotalIntnAmount>
<AwardAmount>100000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07070000</Code>
<Directorate>
<Abbreviation>ENG</Abbreviation>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<Abbreviation>IIP</Abbreviation>
<LongName>Div Of Industrial Innovation &amp; Partnersh</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Juan E. Figueroa</SignBlockName>
</ProgramOfficer>
<AbstractNarration>0339984&lt;br/&gt;&lt;br/&gt;This Small Business Innovation Research Phase I project explores the feasibility of developing &lt;br/&gt;software  architecture  for  backward  integration  of  the  knowledge  supply  chain  in  the &lt;br/&gt;manufacturing  industry.  It  is  well  known  that  the  decisions  made  during  early  stage  in &lt;br/&gt;design  affect  a  significant  portion  of  the  products  total  cost.  The  research objectives are to (1) Develop prototype architecture  of a tool that includes process  configuration  with  part  and  tooling  for  casting  initially.  (2)  Include  a  geometric analysis  of  the  artifact  .  Show  features  in geometry  that  concern  the  process  and  tooling through  a  generic  rules  engine  that  can  be  used  to  interface  with  the  geometry.  (3) Integrate a hybrid cost analysis approach that can be used dynamically with the design to &lt;br/&gt;come up with a method that can allow concurrent cost analysis with what if scenarios. (4) Eventually this tool will be generalized in phase II so that is extendable across verticals in manufacturing using a rapid application development (RAD) methodology.</AbstractNarration>
<MinAmdLetterDate>12/04/2003</MinAmdLetterDate>
<MaxAmdLetterDate>12/04/2003</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0339984</AwardID>
<Investigator>
<FirstName>Nainesh</FirstName>
<LastName>Rathod</LastName>
<EmailAddress>nainesh.rathod@imaginestics.com</EmailAddress>
<StartDate>12/04/2003</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>IMAGINESTICS LLC</Name>
<CityName>WEST LAFAYETTE</CityName>
<ZipCode>479061334</ZipCode>
<PhoneNumber>7654641700</PhoneNumber>
<StreetAddress>3495 Kent Avenue, Suite A100</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Indiana</StateName>
<StateCode>IN</StateCode>
</Institution>
<FoaInformation>
<Code>0522400</Code>
<Name>Information Systems</Name>
</FoaInformation>
<ProgramElement>
<Code>5371</Code>
<Text>SBIR Phase I</Text>
</ProgramElement>
<ProgramReference>
<Code>9139</Code>
<Text>INFORMATION INFRASTRUCTURE &amp; TECH APPL</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9216</Code>
<Text>ADVANCED SOFTWARE TECH &amp; ALGOR</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
