/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [8:0] _03_;
  wire [29:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [37:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [37:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = in_data[74] ? celloutsig_0_39z : celloutsig_0_16z[13];
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[176] : in_data[165];
  assign celloutsig_0_7z = celloutsig_0_3z ? celloutsig_0_5z : in_data[87];
  assign celloutsig_0_0z = ~(in_data[44] | in_data[38]);
  assign celloutsig_1_0z = ~(in_data[186] | in_data[179]);
  assign celloutsig_0_14z = ~(celloutsig_0_2z[1] | in_data[71]);
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_2z[1]) & (celloutsig_0_2z[0] | celloutsig_0_1z));
  assign celloutsig_1_18z = celloutsig_1_17z | ~(celloutsig_1_5z);
  assign celloutsig_0_17z = ~(_01_ ^ celloutsig_0_12z[11]);
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 3'h0;
    else _02_ <= in_data[141:139];
  reg [8:0] _15_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 9'h000;
    else _15_ <= { in_data[53:47], celloutsig_0_14z, celloutsig_0_14z };
  assign { _03_[8:6], _01_, _03_[4:0] } = _15_;
  reg [29:0] _16_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 30'h00000000;
    else _16_ <= { celloutsig_0_16z[4:1], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_2z };
  assign { _04_[29:16], _00_, _04_[14:0] } = _16_;
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z } & in_data[69:62];
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z } / { 1'h1, celloutsig_1_7z[7:0], _02_, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >= in_data[118:116];
  assign celloutsig_0_39z = celloutsig_0_10z & ~(_01_);
  assign celloutsig_1_10z = { celloutsig_1_7z[6:0], celloutsig_1_9z, celloutsig_1_3z } % { 1'h1, _02_[1:0], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_2z = in_data[13:11] % { 1'h1, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_40z = { _04_[14:9], celloutsig_0_7z } != celloutsig_0_18z[8:2];
  assign celloutsig_1_9z = { in_data[172:155], celloutsig_1_7z } != in_data[169:142];
  assign celloutsig_0_10z = celloutsig_0_9z[5:1] !== { celloutsig_0_9z[3:1], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[126:121] | { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = { in_data[89:68], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z } | { in_data[52:42], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_6z } | { celloutsig_0_11z[34:0], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_1_4z = celloutsig_1_1z & celloutsig_1_3z[3];
  assign celloutsig_1_17z = celloutsig_1_4z & celloutsig_1_8z;
  assign celloutsig_0_1z = | in_data[34:20];
  assign celloutsig_1_8z = ~^ { in_data[190:184], celloutsig_1_7z, _02_, celloutsig_1_4z, _02_, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_9z[7:1], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_5z = ^ celloutsig_0_4z[5:2];
  assign celloutsig_1_5z = ^ celloutsig_1_3z[3:0];
  assign celloutsig_0_3z = ^ in_data[68:63];
  assign celloutsig_0_4z = { celloutsig_0_2z[2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } << { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_6z = in_data[33:25] << { in_data[26], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_7z = { _02_, _02_, _02_, celloutsig_1_1z } >>> { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_13z = { _02_, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_4z } >>> celloutsig_1_11z[7:0];
  assign celloutsig_1_19z = celloutsig_1_13z[6:4] >>> { celloutsig_1_10z[2:1], celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_6z[8:1], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_7z } - { celloutsig_0_11z[14:3], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_18z = { celloutsig_0_11z[10:5], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_5z } - { celloutsig_0_6z[6], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_17z };
  assign _03_[5] = _01_;
  assign _04_[15] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
