0.7
2020.2
Oct 19 2021
02:56:52
/home/agustin/Escritorio/Github/fpga_verification/Part_2/Section_8/Section_8.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
/home/agustin/Escritorio/Github/fpga_verification/Part_2/Section_8/Section_8.srcs/sim_1/imports/new/tb.sv,1694797992,systemVerilog,,,,ahb_if;tb,,uvm,,,,,,
/home/agustin/Escritorio/Github/fpga_verification/Part_2/Section_8/Section_8.srcs/sources_1/imports/new/ahb.sv,1694798096,systemVerilog,/home/agustin/Escritorio/Github/fpga_verification/Part_2/Section_8/Section_8.srcs/sim_1/imports/new/tb.sv,/home/agustin/Escritorio/Github/fpga_verification/Part_2/Section_8/Section_8.srcs/sim_1/imports/new/tb.sv,,$unit_ahb_sv;ahb_slave,,uvm,,,,,,
